
========================================================================

** ELF Header Information

    File Name: bsp_led.o

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_REL (Relocatable object) (1)
    Machine: EM_ARM (ARM)

    Entry offset (in SHF_ENTRYSECT section): 0x00000000
    Flags: None (0x05000000)

    ARM ELF revision: 5 (ABI version 2)

    Built with
    Component: ARM Compiler 5.05 update 2 (build 169) Tool: armasm [4d0f2f]
    Component: ARM Compiler 5.05 update 2 (build 169) Tool: armlink [4d0f33]

    Header size: 52 bytes (0x34)
    Program header entry size: 0 bytes (0x0)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 0
    Section header entries: 231

    Program header offset: 0 (0x00000000)
    Section header offset: 478264 (0x00074c38)

    Section header string table index: 228

========================================================================

** Section #1 '.rev16_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 4 bytes (alignment 4)
    Address: 0x00000000


** Section #2 '.revsh_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 4 bytes (alignment 4)
    Address: 0x00000000


** Section #3 '.rrx_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 6 bytes (alignment 4)
    Address: 0x00000000


** Section #4 'i.LED_GPIO_Config' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 88 bytes (alignment 4)
    Address: 0x00000000


** Section #175 '.reli.LED_GPIO_Config' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #174 '.symtab'
    4 relocations applied to section #4 'i.LED_GPIO_Config'


** Section #5 '.debug_info' (SHT_PROGBITS)
    Size   : 308 bytes

  000000: Header:
    size 0x130 bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\User\\led\\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: armasm [4d0f2f]
  000071:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407¿˝≥Ã\develop\1-πÃº˛ø‚¿˝≥Ã\MDK±‡“Îπ˝≥Ãº∞Œƒº˛»´Ω‚\MDKŒƒº˛œÍΩ‚-GPIO ‰≥ˆ°™∂‡≤ ¡˜ÀÆµ∆\Project\RVMDK£®uv5£©
  0000f4:   DW_AT_low_pc .rev16_text
  0000f8:   DW_AT_high_pc 0x4+.rev16_text
  0000fc:   DW_AT_stmt_list 0x0
  000100:   2  = 0x2e (DW_TAG_subprogram)
  000101:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____REV16
  000127:     DW_AT_low_pc .rev16_text
  00012b:     DW_AT_high_pc 0x4+.rev16_text
  00012f:   0  null
  000130: 0  padding
  000131: 0  padding
  000132: 0  padding
  000133: 0  padding


** Section #176 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #174 '.symtab'
    6 relocations applied to section #5 '.debug_info'


** Section #6 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 73
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\Libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 4c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "core_cmInstr.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 49 6e 73 74 72 2e 68 00 01 00 00
  000052:  file ""                      : 00
  000053:  DW_LNE_set_address .rev16_text: 00 05 02 00 00 00 00
  00005a:  DW_LNS_advance_line 139      : 03 8b 01
  00005d:  DW_LNS_copy                  : 01                00000000: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:140.0 [
  00005e:  SPECIAL(1, 2)                : 1a                00000002: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:141.0 [
  00005f:  DW_LNS_advance_pc 0x2        : 02 02
  000061:  DW_LNE_end sequence          : 00 01 01          00000004: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:141.0 [


** Section #177 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #6 '.debug_line'


** Section #7 '.debug_info' (SHT_PROGBITS)
    Size   : 308 bytes

  000000: Header:
    size 0x130 bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\User\\led\\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: armasm [4d0f2f]
  000071:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407¿˝≥Ã\develop\1-πÃº˛ø‚¿˝≥Ã\MDK±‡“Îπ˝≥Ãº∞Œƒº˛»´Ω‚\MDKŒƒº˛œÍΩ‚-GPIO ‰≥ˆ°™∂‡≤ ¡˜ÀÆµ∆\Project\RVMDK£®uv5£©
  0000f4:   DW_AT_low_pc .revsh_text
  0000f8:   DW_AT_high_pc 0x4+.revsh_text
  0000fc:   DW_AT_stmt_list 0x0
  000100:   2  = 0x2e (DW_TAG_subprogram)
  000101:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____REVSH
  000127:     DW_AT_low_pc .revsh_text
  00012b:     DW_AT_high_pc 0x4+.revsh_text
  00012f:   0  null
  000130: 0  padding
  000131: 0  padding
  000132: 0  padding
  000133: 0  padding


** Section #178 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #174 '.symtab'
    6 relocations applied to section #7 '.debug_info'


** Section #8 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 73
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\Libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 4c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "core_cmInstr.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 49 6e 73 74 72 2e 68 00 01 00 00
  000052:  file ""                      : 00
  000053:  DW_LNE_set_address .revsh_text: 00 05 02 00 00 00 00
  00005a:  DW_LNS_advance_line 154      : 03 9a 01
  00005d:  DW_LNS_copy                  : 01                00000000: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:155.0 [
  00005e:  SPECIAL(1, 2)                : 1a                00000002: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:156.0 [
  00005f:  DW_LNS_advance_pc 0x2        : 02 02
  000061:  DW_LNE_end sequence          : 00 01 01          00000004: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:156.0 [


** Section #179 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #8 '.debug_line'


** Section #9 '.debug_info' (SHT_PROGBITS)
    Size   : 304 bytes

  000000: Header:
    size 0x12c bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\User\\led\\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: armasm [4d0f2f]
  000071:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407¿˝≥Ã\develop\1-πÃº˛ø‚¿˝≥Ã\MDK±‡“Îπ˝≥Ãº∞Œƒº˛»´Ω‚\MDKŒƒº˛œÍΩ‚-GPIO ‰≥ˆ°™∂‡≤ ¡˜ÀÆµ∆\Project\RVMDK£®uv5£©
  0000f4:   DW_AT_low_pc .rrx_text
  0000f8:   DW_AT_high_pc 0x6+.rrx_text
  0000fc:   DW_AT_stmt_list 0x0
  000100:   2  = 0x2e (DW_TAG_subprogram)
  000101:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____RRX
  000125:     DW_AT_low_pc .rrx_text
  000129:     DW_AT_high_pc 0x6+.rrx_text
  00012d:   0  null
  00012e: 0  padding
  00012f: 0  padding


** Section #180 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #174 '.symtab'
    6 relocations applied to section #9 '.debug_info'


** Section #10 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 73
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\Libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 4c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "core_cmInstr.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 49 6e 73 74 72 2e 68 00 01 00 00
  000052:  file ""                      : 00
  000053:  DW_LNE_set_address .rrx_text : 00 05 02 00 00 00 00
  00005a:  DW_LNS_advance_line 329      : 03 c9 02
  00005d:  DW_LNS_copy                  : 01                00000000: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:330.0 [
  00005e:  SPECIAL(1, 4)                : 26                00000004: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:331.0 [
  00005f:  DW_LNS_advance_pc 0x2        : 02 02
  000061:  DW_LNE_end sequence          : 00 01 01          00000006: ..\\..\\Libraries\\CMSIS\\Include\\core_cmInstr.h:331.0 [


** Section #181 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #10 '.debug_line'


** Section #11 '.debug_frame' (SHT_PROGBITS)
    Size   : 68 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000034: CIE 000000, init loc 000000, range 000004


** Section #182 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'
    2 relocations applied to section #11 '.debug_frame'


** Section #12 '.debug_frame' (SHT_PROGBITS)
    Size   : 68 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000034: CIE 000000, init loc 000000, range 000004


** Section #183 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'
    2 relocations applied to section #12 '.debug_frame'


** Section #13 '.debug_frame' (SHT_PROGBITS)
    Size   : 68 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000034: CIE 000000, init loc 000000, range 000006


** Section #184 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'
    2 relocations applied to section #13 '.debug_frame'


** Section #14 '.debug_frame' (SHT_PROGBITS)
    Size   : 84 bytes

  CIE 000000: version 3, "armcc+", code align 000002, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000034: CIE 000000, init loc 000000, range 000054
    DW_CFA_advance_loc +0x4 = 0x000004
    DW_CFA_def_cfa_offset_sf =0x20
    DW_CFA_offset r4=0xffffffe8
    DW_CFA_offset r5=0xffffffec
    DW_CFA_offset r6=0xfffffff0
    DW_CFA_offset r7=0xfffffff4
    DW_CFA_offset r8=0xfffffff8
    DW_CFA_offset r14=0xfffffffc
    DW_CFA_nop 


** Section #185 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'
    2 relocations applied to section #14 '.debug_frame'


** Section #15 '.debug_info' (SHT_PROGBITS)
    Size   : 284 bytes

  000000: Header:
    size 0x118 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00010f:   DW_AT_macro_info 0x0
  000113:   DW_AT_stmt_list 0x0
  000117:   0  null
  000118: 0  padding
  000119: 0  padding
  00011a: 0  padding
  00011b: 0  padding


** Section #186 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #15 '.debug_info'


** Section #16 '.debug_info' (SHT_PROGBITS)
    Size   : 352 bytes

  000000: Header:
    size 0x15c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 5  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00010f:   DW_AT_low_pc i.LED_GPIO_Config
  000113:   DW_AT_high_pc 0x54+i.LED_GPIO_Config
  000117:   DW_AT_stmt_list 0x0
  00011b:   63  = 0x2e (DW_TAG_subprogram)
  00011c:     DW_AT_sibling 0x15b
  00011e:     DW_AT_decl_file 0x1
  00011f:     DW_AT_decl_line 0x19
  000120:     DW_AT_decl_column 0x6
  000121:     DW_AT_name LED_GPIO_Config
  000131:     DW_AT_external 0x1
  000132:     DW_AT_low_pc i.LED_GPIO_Config
  000136:     DW_AT_high_pc 0x54+i.LED_GPIO_Config
  00013a:     DW_AT_frame_base 0x0
  00013e:     89  = 0x34 (DW_TAG_variable)
  00013f:       DW_AT_name GPIO_InitStructure
  000152:       DW_AT_type indirect DW_FORM_ref_addr 0x325+__ARM_grp..debug_info$stm32f4xx_gpio.h$.2_Ms4000_N5ZfUS8K9u6_700000
  000157:       DW_AT_location  block size 0x2 = { DW_OP_fbreg -32 }
  00015a:     0  null
  00015b:   0  null
  00015c: 0  padding
  00015d: 0  padding
  00015e: 0  padding
  00015f: 0  padding


** Section #187 '.rel.debug_info' (SHT_REL)
    Size   : 64 bytes (alignment 4)
    Symbol table #174 '.symtab'
    8 relocations applied to section #16 '.debug_info'


** Section #17 '.debug_line' (SHT_PROGBITS)
    Size   : 60 bytes

  000000: Header:
    length 56 (not including this field)
    version 3
    prologue length 47
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory ""                 : 00
  00001c:  file "..\..\User\led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  000038:  file ""                      : 00
  000039:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\led\bsp_led.c:1.0


** Section #18 '.debug_line' (SHT_PROGBITS)
    Size   : 148 bytes

  000000: Header:
    length 144 (not including this field)
    version 3
    prologue length 48
    minimum instruction length 2
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory ""                 : 00
  000028:  file "led\bsp_led.c": dir 1 time 0x0 length 0: 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 01 00 00
  000039:  file ""                      : 00
  00003a:  DW_LNE_set_address i.LED_GPIO_Config: 00 05 02 00 00 00 00
  000041:  DW_LNS_set_column 1          : 05 01
  000043:  DW_LNS_advance_line 25       : 03 19
  000045:  DW_LNS_negate_stmt           : 06
  000046:  DW_LNS_copy                  : 01                00000000: ..\..\User\led\bsp_led.c:26.1 [
  000047:  DW_LNS_negate_stmt           : 06
  000048:  SPECIAL(0, 1)                : 13                00000002: ..\..\User\led\bsp_led.c:26.1
  000049:  DW_LNS_set_column 3          : 05 03
  00004b:  DW_LNS_negate_stmt           : 06
  00004c:  SPECIAL(5, 1)                : 18                00000004: ..\..\User\led\bsp_led.c:31.3 [
  00004d:  DW_LNS_negate_stmt           : 06
  00004e:  SPECIAL(0, 1)                : 13                00000006: ..\..\User\led\bsp_led.c:31.3
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  SPECIAL(5, 3)                : 24                0000000c: ..\..\User\led\bsp_led.c:36.3 [
  000051:  DW_LNS_negate_stmt           : 06
  000052:  SPECIAL(0, 1)                : 13                0000000e: ..\..\User\led\bsp_led.c:36.3
  000053:  DW_LNS_negate_stmt           : 06
  000054:  SPECIAL(3, 1)                : 16                00000010: ..\..\User\led\bsp_led.c:39.3 [
  000055:  DW_LNS_negate_stmt           : 06
  000056:  SPECIAL(0, 1)                : 13                00000012: ..\..\User\led\bsp_led.c:39.3
  000057:  DW_LNS_set_column 5          : 05 05
  000059:  DW_LNS_negate_stmt           : 06
  00005a:  SPECIAL(3, 2)                : 1c                00000016: ..\..\User\led\bsp_led.c:42.5 [
  00005b:  DW_LNS_negate_stmt           : 06
  00005c:  SPECIAL(0, 1)                : 13                00000018: ..\..\User\led\bsp_led.c:42.5
  00005d:  DW_LNS_negate_stmt           : 06
  00005e:  SPECIAL(3, 2)                : 1c                0000001c: ..\..\User\led\bsp_led.c:45.5 [
  00005f:  DW_LNS_negate_stmt           : 06
  000060:  SPECIAL(0, 1)                : 13                0000001e: ..\..\User\led\bsp_led.c:45.5
  000061:  DW_LNS_set_column 3          : 05 03
  000063:  DW_LNS_negate_stmt           : 06
  000064:  SPECIAL(3, 1)                : 16                00000020: ..\..\User\led\bsp_led.c:48.3 [
  000065:  DW_LNS_negate_stmt           : 06
  000066:  SPECIAL(0, 1)                : 13                00000022: ..\..\User\led\bsp_led.c:48.3
  000067:  SPECIAL(3, 1)                : 16                00000024: ..\..\User\led\bsp_led.c:51.3
  000068:  DW_LNS_negate_stmt           : 06
  000069:  SPECIAL(0, 1)                : 13                00000026: ..\..\User\led\bsp_led.c:51.3 [
  00006a:  DW_LNS_negate_stmt           : 06
  00006b:  SPECIAL(0, 1)                : 13                00000028: ..\..\User\led\bsp_led.c:51.3
  00006c:  DW_LNS_negate_stmt           : 06
  00006d:  SPECIAL(3, 3)                : 22                0000002e: ..\..\User\led\bsp_led.c:54.3 [
  00006e:  DW_LNS_negate_stmt           : 06
  00006f:  SPECIAL(0, 1)                : 13                00000030: ..\..\User\led\bsp_led.c:54.3
  000070:  DW_LNS_set_column 5          : 05 05
  000072:  DW_LNS_negate_stmt           : 06
  000073:  SPECIAL(1, 1)                : 14                00000032: ..\..\User\led\bsp_led.c:55.5 [
  000074:  DW_LNS_negate_stmt           : 06
  000075:  SPECIAL(0, 1)                : 13                00000034: ..\..\User\led\bsp_led.c:55.5
  000076:  DW_LNS_set_column 3          : 05 03
  000078:  DW_LNS_negate_stmt           : 06
  000079:  SPECIAL(3, 3)                : 22                0000003a: ..\..\User\led\bsp_led.c:58.3 [
  00007a:  DW_LNS_negate_stmt           : 06
  00007b:  SPECIAL(0, 1)                : 13                0000003c: ..\..\User\led\bsp_led.c:58.3
  00007c:  DW_LNS_set_column 5          : 05 05
  00007e:  DW_LNS_negate_stmt           : 06
  00007f:  SPECIAL(1, 1)                : 14                0000003e: ..\..\User\led\bsp_led.c:59.5 [
  000080:  DW_LNS_negate_stmt           : 06
  000081:  SPECIAL(0, 1)                : 13                00000040: ..\..\User\led\bsp_led.c:59.5
  000082:  DW_LNS_set_column 3          : 05 03
  000084:  DW_LNS_negate_stmt           : 06
  000085:  SPECIAL(3, 3)                : 22                00000046: ..\..\User\led\bsp_led.c:62.3 [
  000086:  DW_LNS_negate_stmt           : 06
  000087:  SPECIAL(0, 1)                : 13                00000048: ..\..\User\led\bsp_led.c:62.3
  000088:  DW_LNS_negate_stmt           : 06
  000089:  SPECIAL(0, 2)                : 19                0000004c: ..\..\User\led\bsp_led.c:62.3 [
  00008a:  DW_LNS_set_column 1          : 05 01
  00008c:  SPECIAL(1, 2)                : 1a                00000050: ..\..\User\led\bsp_led.c:63.1 [
  00008d:  DW_LNS_negate_stmt           : 06
  00008e:  SPECIAL(0, 1)                : 13                00000052: ..\..\User\led\bsp_led.c:63.1
  00008f:  DW_LNS_advance_pc 0x1        : 02 01
  000091:  DW_LNE_end sequence          : 00 01 01          00000054: ..\..\User\led\bsp_led.c:63.1


** Section #188 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #18 '.debug_line'


** Section #19 '.debug_loc' (SHT_PROGBITS)
    Size   : 32 bytes

0x000000 [0x0 : 0x4] len 2 DW_OP_breg13 0
0x00000c [0x4 : 0x54] len 2 DW_OP_breg13 32
0x000018 End List


** Section #20 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 1008 bytes

  000000: line 0 define __DATE__ "Jan  6 2017"
  000019: line 0 define __TIME__ "08:57:33"
  00002f: line 0 define __STDC__ 1
  00003c: line 0 define __STDC_VERSION__ 199409L
  000057: line 0 define __EDG__ 1
  000063: line 0 define __EDG_VERSION__ 407
  000079: line 0 define __EDG_SIZE_TYPE__ unsigned int
  00009a: line 0 define __EDG_PTRDIFF_TYPE__ int
  0000b5: line 0 define __sizeof_int 4
  0000c6: line 0 define __sizeof_long 4
  0000d8: line 0 define __sizeof_ptr 4
  0000e9: line 0 define __ARMCC_VERSION 5050169
  000103: line 0 define __TARGET_CPU_CORTEX_M4 1
  00011e: line 0 define __TARGET_FPU_SOFTVFP 1
  000137: line 0 define __TARGET_FPU_SOFTVFP 1
  000150: line 0 define __MICROLIB 1
  00015f: line 0 define __UVISION_VERSION 515
  000177: line 0 define STM32F407xx 1
  000187: line 0 define USE_STDPERIPH_DRIVER 1
  0001a0: line 0 define STM32F40_41xxx 1
  0001b3: line 0 define __CC_ARM 1
  0001c0: line 0 define __arm 1
  0001ca: line 0 define __arm__ 1
  0001d6: line 0 define __TARGET_ARCH_7E_M 1
  0001ed: line 0 define __TARGET_ARCH_ARM 0
  000203: line 0 define __TARGET_ARCH_THUMB 4
  00021b: line 0 define __TARGET_ARCH_A64 0
  000231: line 0 define __TARGET_ARCH_AARCH32 1
  00024b: line 0 define __TARGET_PROFILE_M 1
  000262: line 0 define __TARGET_FEATURE_HALFWORD 1
  000280: line 0 define __TARGET_FEATURE_THUMB 1
  00029b: line 0 define __TARGET_FEATURE_MULTIPLY 1
  0002b9: line 0 define __TARGET_FEATURE_DSPMUL 1
  0002d5: line 0 define __TARGET_FEATURE_DOUBLEWORD 1
  0002f5: line 0 define __TARGET_FEATURE_DIVIDE 1
  000311: line 0 define __TARGET_FEATURE_UNALIGNED 1
  000330: line 0 define __TARGET_FEATURE_CLZ 1
  000349: line 0 define __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 0
  000377: line 0 define __APCS_INTERWORK 1
  00038c: line 0 define __thumb 1
  000398: line 0 define __thumb__ 1
  0003a6: line 0 define __t32__ 1
  0003b2: line 0 define __OPTIMISE_SPACE 1
  0003c7: line 0 define __OPTIMISE_LEVEL 1
  0003dc: line 0 define __SOFTFP__ 1
  0003eb: include at line 0 - file 1
  0003ee: end include
  0003ef: end of translation unit


** Section #21 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp_.debug_info$9
0x0000000a:    352 bytes generated for unit
0x0000000e:      Offset 0x11b (0x11b)
0x00000012:        4c 45 44 5f 47 50 49 4f 5f 43 6f 6e    LED_GPIO_Con
0x0000001e:        66 69 67 00                            fig
0x00000022:    End of list for compilation unit (zero offset)


** Section #189 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #21 '.debug_pubnames'


** Section #22 '__ARM_asm.debug_abbrev.1' (SHT_GROUP)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #23 '.debug_abbrev' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  00000000  1:    children: DW_TAG_compile_unit
    000003 DW_AT_name                 DW_FORM_string
    000005 DW_AT_producer             DW_FORM_string
    000007 DW_AT_comp_dir             DW_FORM_string
    000009 DW_AT_low_pc               DW_FORM_addr
    00000b DW_AT_high_pc              DW_FORM_addr
    00000d DW_AT_stmt_list            DW_FORM_data4
  00000011  2: no children: DW_TAG_subprogram
    000014 DW_AT_name                 DW_FORM_string
    000016 DW_AT_low_pc               DW_FORM_addr
    000018 DW_AT_high_pc              DW_FORM_addr


** Section #24 '__ARM_grp.stdint.h.2_0G1000_EJPU_PN7o63_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #25 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2196 bytes

  000000: include at line 0 - file 1
  000003: line 11 define __stdint_h 
  000011: line 12 define __ARMCLIB_VERSION 5050157
  00002d: line 19 define __INT64 __int64
  00003f: line 20 define __INT64_C_SUFFIX__ ll
  000057: line 22 define __PASTE2(x,y) x ## y
  00006e: line 23 define __PASTE(x,y) __PASTE2(x, y)
  00008c: line 24 define __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
  0000c6: line 25 define __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
  000106: line 28 define __LONGLONG long long
  00011d: line 35 define __STDINT_DECLS 
  00012f: line 37 undef __CLIBNS
  00013a: line 44 define __CLIBNS 
  000146: line 115 define INT8_MIN -128
  000156: line 116 define INT16_MIN -32768
  000169: line 117 define INT32_MIN (~0x7fffffff)
  000183: line 118 define INT64_MIN __INT64_C(~0x7fffffffffffffff)
  0001ae: line 121 define INT8_MAX 127
  0001bd: line 122 define INT16_MAX 32767
  0001cf: line 123 define INT32_MAX 2147483647
  0001e6: line 124 define INT64_MAX __INT64_C(9223372036854775807)
  000211: line 127 define UINT8_MAX 255
  000221: line 128 define UINT16_MAX 65535
  000235: line 129 define UINT32_MAX 4294967295u
  00024f: line 130 define UINT64_MAX __UINT64_C(18446744073709551615)
  00027e: line 135 define INT_LEAST8_MIN -128
  000295: line 136 define INT_LEAST16_MIN -32768
  0002af: line 137 define INT_LEAST32_MIN (~0x7fffffff)
  0002d0: line 138 define INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000302: line 141 define INT_LEAST8_MAX 127
  000318: line 142 define INT_LEAST16_MAX 32767
  000331: line 143 define INT_LEAST32_MAX 2147483647
  00034f: line 144 define INT_LEAST64_MAX __INT64_C(9223372036854775807)
  000381: line 147 define UINT_LEAST8_MAX 255
  000398: line 148 define UINT_LEAST16_MAX 65535
  0003b2: line 149 define UINT_LEAST32_MAX 4294967295u
  0003d2: line 150 define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
  000407: line 155 define INT_FAST8_MIN (~0x7fffffff)
  000426: line 156 define INT_FAST16_MIN (~0x7fffffff)
  000446: line 157 define INT_FAST32_MIN (~0x7fffffff)
  000466: line 158 define INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000497: line 161 define INT_FAST8_MAX 2147483647
  0004b3: line 162 define INT_FAST16_MAX 2147483647
  0004d0: line 163 define INT_FAST32_MAX 2147483647
  0004ed: line 164 define INT_FAST64_MAX __INT64_C(9223372036854775807)
  00051e: line 167 define UINT_FAST8_MAX 4294967295u
  00053c: line 168 define UINT_FAST16_MAX 4294967295u
  00055b: line 169 define UINT_FAST32_MAX 4294967295u
  00057a: line 170 define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
  0005ae: line 178 define INTPTR_MIN INT32_MIN
  0005c6: line 185 define INTPTR_MAX INT32_MAX
  0005de: line 192 define UINTPTR_MAX INT32_MAX
  0005f7: line 198 define INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)
  000627: line 201 define INTMAX_MAX __ESCAPE__(9223372036854775807ll)
  000657: line 204 define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
  00068a: line 213 define PTRDIFF_MIN INT32_MIN
  0006a3: line 214 define PTRDIFF_MAX INT32_MAX
  0006bc: line 218 define SIG_ATOMIC_MIN (~0x7fffffff)
  0006dc: line 219 define SIG_ATOMIC_MAX 2147483647
  0006f9: line 225 define SIZE_MAX UINT32_MAX
  000710: line 231 undef WCHAR_MIN
  00071d: line 232 undef WCHAR_MAX
  00072a: line 238 define WCHAR_MIN 0
  000739: line 239 define WCHAR_MAX 65535
  00074c: line 243 define WINT_MIN (~0x7fffffff)
  000766: line 244 define WINT_MAX 2147483647
  00077d: line 251 define INT8_C(x) (x)
  00078e: line 252 define INT16_C(x) (x)
  0007a0: line 253 define INT32_C(x) (x)
  0007b2: line 254 define INT64_C(x) __INT64_C(x)
  0007cd: line 256 define UINT8_C(x) (x ## u)
  0007e4: line 257 define UINT16_C(x) (x ## u)
  0007fc: line 258 define UINT32_C(x) (x ## u)
  000814: line 259 define UINT64_C(x) __UINT64_C(x)
  000831: line 262 define INTMAX_C(x) __ESCAPE__(x ## ll)
  000854: line 263 define UINTMAX_C(x) __ESCAPE__(x ## ull)
  000879: line 306 undef __INT64
  000884: line 307 undef __LONGLONG
  000892: end include
  000893: end of translation unit


** Section #26 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "stdint.h": dir 1 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h:1.0 [


** Section #27 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 780 bytes

  000000: Header:
    size 0x308 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h
  000039:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000080:   DW_AT_language DW_LANG_C89
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   4  = 0x24 (DW_TAG_base_type)
  00008b:     DW_AT_byte_size 0x1
  00008c:     DW_AT_encoding DW_ATE_signed_char
  00008d:     DW_AT_name signed char
  000099:   4  = 0x24 (DW_TAG_base_type)
  00009a:     DW_AT_byte_size 0x2
  00009b:     DW_AT_encoding DW_ATE_signed
  00009c:     DW_AT_name short
  0000a2:   4  = 0x24 (DW_TAG_base_type)
  0000a3:     DW_AT_byte_size 0x4
  0000a4:     DW_AT_encoding DW_ATE_signed
  0000a5:     DW_AT_name int
  0000a9:   4  = 0x24 (DW_TAG_base_type)
  0000aa:     DW_AT_byte_size 0x8
  0000ab:     DW_AT_encoding DW_ATE_signed
  0000ac:     DW_AT_name long long
  0000b6:   4  = 0x24 (DW_TAG_base_type)
  0000b7:     DW_AT_byte_size 0x1
  0000b8:     DW_AT_encoding DW_ATE_unsigned_char
  0000b9:     DW_AT_name unsigned char
  0000c7:   4  = 0x24 (DW_TAG_base_type)
  0000c8:     DW_AT_byte_size 0x2
  0000c9:     DW_AT_encoding DW_ATE_unsigned
  0000ca:     DW_AT_name unsigned short
  0000d9:   4  = 0x24 (DW_TAG_base_type)
  0000da:     DW_AT_byte_size 0x4
  0000db:     DW_AT_encoding DW_ATE_unsigned
  0000dc:     DW_AT_name unsigned int
  0000e9:   4  = 0x24 (DW_TAG_base_type)
  0000ea:     DW_AT_byte_size 0x8
  0000eb:     DW_AT_encoding DW_ATE_unsigned
  0000ec:     DW_AT_name unsigned long long
  0000ff:   80  = 0x16 (DW_TAG_typedef)
  000100:     DW_AT_name int8_t
  000107:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00010a:     DW_AT_decl_file 0x1
  00010b:     DW_AT_decl_line 0x38
  00010c:     DW_AT_decl_column 0x20
  00010d:   80  = 0x16 (DW_TAG_typedef)
  00010e:     DW_AT_name int16_t
  000116:     DW_AT_type indirect DW_FORM_ref2 0x99
  000119:     DW_AT_decl_file 0x1
  00011a:     DW_AT_decl_line 0x39
  00011b:     DW_AT_decl_column 0x20
  00011c:   80  = 0x16 (DW_TAG_typedef)
  00011d:     DW_AT_name int32_t
  000125:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000128:     DW_AT_decl_file 0x1
  000129:     DW_AT_decl_line 0x3a
  00012a:     DW_AT_decl_column 0x20
  00012b:   80  = 0x16 (DW_TAG_typedef)
  00012c:     DW_AT_name int64_t
  000134:     DW_AT_type indirect DW_FORM_ref2 0xa9
  000137:     DW_AT_decl_file 0x1
  000138:     DW_AT_decl_line 0x3b
  000139:     DW_AT_decl_column 0x20
  00013a:   80  = 0x16 (DW_TAG_typedef)
  00013b:     DW_AT_name uint8_t
  000143:     DW_AT_type indirect DW_FORM_ref2 0xb6
  000146:     DW_AT_decl_file 0x1
  000147:     DW_AT_decl_line 0x3e
  000148:     DW_AT_decl_column 0x20
  000149:   80  = 0x16 (DW_TAG_typedef)
  00014a:     DW_AT_name uint16_t
  000153:     DW_AT_type indirect DW_FORM_ref2 0xc7
  000156:     DW_AT_decl_file 0x1
  000157:     DW_AT_decl_line 0x3f
  000158:     DW_AT_decl_column 0x20
  000159:   80  = 0x16 (DW_TAG_typedef)
  00015a:     DW_AT_name uint32_t
  000163:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000166:     DW_AT_decl_file 0x1
  000167:     DW_AT_decl_line 0x40
  000168:     DW_AT_decl_column 0x20
  000169:   80  = 0x16 (DW_TAG_typedef)
  00016a:     DW_AT_name uint64_t
  000173:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000176:     DW_AT_decl_file 0x1
  000177:     DW_AT_decl_line 0x41
  000178:     DW_AT_decl_column 0x20
  000179:   80  = 0x16 (DW_TAG_typedef)
  00017a:     DW_AT_name int_least8_t
  000187:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00018a:     DW_AT_decl_file 0x1
  00018b:     DW_AT_decl_line 0x47
  00018c:     DW_AT_decl_column 0x20
  00018d:   80  = 0x16 (DW_TAG_typedef)
  00018e:     DW_AT_name int_least16_t
  00019c:     DW_AT_type indirect DW_FORM_ref2 0x99
  00019f:     DW_AT_decl_file 0x1
  0001a0:     DW_AT_decl_line 0x48
  0001a1:     DW_AT_decl_column 0x20
  0001a2:   80  = 0x16 (DW_TAG_typedef)
  0001a3:     DW_AT_name int_least32_t
  0001b1:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0001b4:     DW_AT_decl_file 0x1
  0001b5:     DW_AT_decl_line 0x49
  0001b6:     DW_AT_decl_column 0x20
  0001b7:   80  = 0x16 (DW_TAG_typedef)
  0001b8:     DW_AT_name int_least64_t
  0001c6:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0001c9:     DW_AT_decl_file 0x1
  0001ca:     DW_AT_decl_line 0x4a
  0001cb:     DW_AT_decl_column 0x20
  0001cc:   80  = 0x16 (DW_TAG_typedef)
  0001cd:     DW_AT_name uint_least8_t
  0001db:     DW_AT_type indirect DW_FORM_ref2 0xb6
  0001de:     DW_AT_decl_file 0x1
  0001df:     DW_AT_decl_line 0x4d
  0001e0:     DW_AT_decl_column 0x20
  0001e1:   80  = 0x16 (DW_TAG_typedef)
  0001e2:     DW_AT_name uint_least16_t
  0001f1:     DW_AT_type indirect DW_FORM_ref2 0xc7
  0001f4:     DW_AT_decl_file 0x1
  0001f5:     DW_AT_decl_line 0x4e
  0001f6:     DW_AT_decl_column 0x20
  0001f7:   80  = 0x16 (DW_TAG_typedef)
  0001f8:     DW_AT_name uint_least32_t
  000207:     DW_AT_type indirect DW_FORM_ref2 0xd9
  00020a:     DW_AT_decl_file 0x1
  00020b:     DW_AT_decl_line 0x4f
  00020c:     DW_AT_decl_column 0x20
  00020d:   80  = 0x16 (DW_TAG_typedef)
  00020e:     DW_AT_name uint_least64_t
  00021d:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000220:     DW_AT_decl_file 0x1
  000221:     DW_AT_decl_line 0x50
  000222:     DW_AT_decl_column 0x20
  000223:   80  = 0x16 (DW_TAG_typedef)
  000224:     DW_AT_name int_fast8_t
  000230:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000233:     DW_AT_decl_file 0x1
  000234:     DW_AT_decl_line 0x55
  000235:     DW_AT_decl_column 0x20
  000236:   80  = 0x16 (DW_TAG_typedef)
  000237:     DW_AT_name int_fast16_t
  000244:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000247:     DW_AT_decl_file 0x1
  000248:     DW_AT_decl_line 0x56
  000249:     DW_AT_decl_column 0x20
  00024a:   80  = 0x16 (DW_TAG_typedef)
  00024b:     DW_AT_name int_fast32_t
  000258:     DW_AT_type indirect DW_FORM_ref2 0xa2
  00025b:     DW_AT_decl_file 0x1
  00025c:     DW_AT_decl_line 0x57
  00025d:     DW_AT_decl_column 0x20
  00025e:   80  = 0x16 (DW_TAG_typedef)
  00025f:     DW_AT_name int_fast64_t
  00026c:     DW_AT_type indirect DW_FORM_ref2 0xa9
  00026f:     DW_AT_decl_file 0x1
  000270:     DW_AT_decl_line 0x58
  000271:     DW_AT_decl_column 0x20
  000272:   80  = 0x16 (DW_TAG_typedef)
  000273:     DW_AT_name uint_fast8_t
  000280:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000283:     DW_AT_decl_file 0x1
  000284:     DW_AT_decl_line 0x5b
  000285:     DW_AT_decl_column 0x20
  000286:   80  = 0x16 (DW_TAG_typedef)
  000287:     DW_AT_name uint_fast16_t
  000295:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000298:     DW_AT_decl_file 0x1
  000299:     DW_AT_decl_line 0x5c
  00029a:     DW_AT_decl_column 0x20
  00029b:   80  = 0x16 (DW_TAG_typedef)
  00029c:     DW_AT_name uint_fast32_t
  0002aa:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002ad:     DW_AT_decl_file 0x1
  0002ae:     DW_AT_decl_line 0x5d
  0002af:     DW_AT_decl_column 0x20
  0002b0:   80  = 0x16 (DW_TAG_typedef)
  0002b1:     DW_AT_name uint_fast64_t
  0002bf:     DW_AT_type indirect DW_FORM_ref2 0xe9
  0002c2:     DW_AT_decl_file 0x1
  0002c3:     DW_AT_decl_line 0x5e
  0002c4:     DW_AT_decl_column 0x20
  0002c5:   80  = 0x16 (DW_TAG_typedef)
  0002c6:     DW_AT_name intptr_t
  0002cf:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0002d2:     DW_AT_decl_file 0x1
  0002d3:     DW_AT_decl_line 0x65
  0002d4:     DW_AT_decl_column 0x20
  0002d5:   80  = 0x16 (DW_TAG_typedef)
  0002d6:     DW_AT_name uintptr_t
  0002e0:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002e3:     DW_AT_decl_file 0x1
  0002e4:     DW_AT_decl_line 0x66
  0002e5:     DW_AT_decl_column 0x20
  0002e6:   80  = 0x16 (DW_TAG_typedef)
  0002e7:     DW_AT_name intmax_t
  0002f0:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0002f3:     DW_AT_decl_file 0x1
  0002f4:     DW_AT_decl_line 0x6a
  0002f5:     DW_AT_decl_column 0x21
  0002f6:   80  = 0x16 (DW_TAG_typedef)
  0002f7:     DW_AT_name uintmax_t
  000301:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000304:     DW_AT_decl_file 0x1
  000305:     DW_AT_decl_line 0x6b
  000306:     DW_AT_decl_column 0x21
  000307:   0  null
  000308: 0  padding
  000309: 0  padding
  00030a: 0  padding
  00030b: 0  padding


** Section #190 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #27 '.debug_info'


** Section #28 '__ARM_grp.core_cmInstr.h.2_QY0000_IIwuPT8YGw8_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #29 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 988 bytes

  000000: include at line 0 - file 1
  000003: line 39 define __CORE_CMINSTR_H 
  000017: line 60 define __NOP __nop
  000025: line 68 define __WFI __wfi
  000033: line 76 define __WFE __wfe
  000041: line 83 define __SEV __sev
  00004f: line 92 define __ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0)
  0000a2: line 103 define __DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0)
  0000f5: line 114 define __DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0)
  000148: line 127 define __REV __rev
  000156: line 169 define __ROR __ror
  000165: line 180 define __BKPT(value) __breakpoint(value)
  00018a: line 191 define __RBIT __rbit
  00019b: line 218 define __CLZ __clz
  0001aa: line 230 define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr))
  0001d5: line 240 define __LDREXH(ptr) ((uint16_t) __ldrex(ptr))
  000200: line 250 define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr))
  00022c: line 262 define __STREXB(value,ptr) __strex(value, ptr)
  000257: line 274 define __STREXH(value,ptr) __strex(value, ptr)
  000282: line 286 define __STREXW(value,ptr) __strex(value, ptr)
  0002ad: line 294 define __CLREX __clrex
  0002c0: line 305 define __SSAT __ssat
  0002d1: line 316 define __USAT __usat
  0002e2: line 343 define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr))
  00030b: line 353 define __LDRHT(ptr) ((uint16_t) __ldrt(ptr))
  000334: line 363 define __LDRT(ptr) ((uint32_t ) __ldrt(ptr))
  00035d: line 373 define __STRBT(value,ptr) __strt(value, ptr)
  000386: line 383 define __STRHT(value,ptr) __strt(value, ptr)
  0003af: line 393 define __STRT(value,ptr) __strt(value, ptr)
  0003d7: end include
  0003d8: end of translation unit


** Section #30 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "core_cmInstr.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 49 6e 73 74 72 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Include\core_cmInstr.h:1.0 [


** Section #31 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 304 bytes

  000000: Header:
    size 0x12c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Include\core_cmInstr.h
  000039:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000080:   DW_AT_language DW_LANG_C89
  000082:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000123:   DW_AT_macro_info 0x0
  000127:   DW_AT_stmt_list 0x0
  00012b:   0  null
  00012c: 0  padding
  00012d: 0  padding
  00012e: 0  padding
  00012f: 0  padding


** Section #191 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #31 '.debug_info'


** Section #32 '__ARM_grp.core_cmFunc.h.2_Mx1000_2CpkglVu1T2_O00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #33 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 96 bytes

  000000: include at line 0 - file 1
  000003: line 39 define __CORE_CMFUNC_H 
  000016: line 208 define __enable_fault_irq __enable_fiq
  000039: line 216 define __disable_fault_irq __disable_fiq
  00005e: end include
  00005f: end of translation unit


** Section #34 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 80 bytes

  000000: Header:
    length 76 (not including this field)
    version 3
    prologue length 67
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "core_cmFunc.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 46 75 6e 63 2e 68 00 01 00 00
  00004c:  file ""                      : 00
  00004d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Include\core_cmFunc.h:1.0


** Section #35 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1400 bytes

  000000: Header:
    size 0x574 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Include\core_cmFunc.h
  000038:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007f:   DW_AT_language DW_LANG_C89
  000081:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000122:   DW_AT_macro_info 0x0
  000126:   DW_AT_stmt_list 0x0
  00012a:   59  = 0x2e (DW_TAG_subprogram)
  00012b:     DW_AT_sibling 0x16a
  00012d:     DW_AT_decl_file 0x1
  00012e:     DW_AT_decl_line 0x40
  00012f:     DW_AT_decl_column 0x1a
  000130:     DW_AT_name __get_CONTROL
  00013e:     DW_AT_external 0x0
  00013f:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000144:     97  = 0x34 (DW_TAG_variable)
  000145:       DW_AT_name __result
  00014e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000153:       DW_AT_artificial 0x1
  000154:     89  = 0x34 (DW_TAG_variable)
  000155:       DW_AT_name __regControl
  000162:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000167:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000169:     0  null
  00016a:   60  = 0x2e (DW_TAG_subprogram)
  00016b:     DW_AT_sibling 0x1a3
  00016d:     DW_AT_decl_file 0x1
  00016e:     DW_AT_decl_line 0x4d
  00016f:     DW_AT_decl_column 0x16
  000170:     DW_AT_name __set_CONTROL
  00017e:     DW_AT_external 0x0
  00017f:     36  = 0x5 (DW_TAG_formal_parameter)
  000180:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000185:       DW_AT_name control
  00018d:     89  = 0x34 (DW_TAG_variable)
  00018e:       DW_AT_name __regControl
  00019b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a0:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0001a2:     0  null
  0001a3:   59  = 0x2e (DW_TAG_subprogram)
  0001a4:     DW_AT_sibling 0x1dd
  0001a6:     DW_AT_decl_file 0x1
  0001a7:     DW_AT_decl_line 0x5a
  0001a8:     DW_AT_decl_column 0x1a
  0001a9:     DW_AT_name __get_IPSR
  0001b4:     DW_AT_external 0x0
  0001b5:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001ba:     97  = 0x34 (DW_TAG_variable)
  0001bb:       DW_AT_name __result
  0001c4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c9:       DW_AT_artificial 0x1
  0001ca:     89  = 0x34 (DW_TAG_variable)
  0001cb:       DW_AT_name __regIPSR
  0001d5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001da:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0001dc:     0  null
  0001dd:   59  = 0x2e (DW_TAG_subprogram)
  0001de:     DW_AT_sibling 0x217
  0001e0:     DW_AT_decl_file 0x1
  0001e1:     DW_AT_decl_line 0x67
  0001e2:     DW_AT_decl_column 0x1a
  0001e3:     DW_AT_name __get_APSR
  0001ee:     DW_AT_external 0x0
  0001ef:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f4:     97  = 0x34 (DW_TAG_variable)
  0001f5:       DW_AT_name __result
  0001fe:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000203:       DW_AT_artificial 0x1
  000204:     89  = 0x34 (DW_TAG_variable)
  000205:       DW_AT_name __regAPSR
  00020f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000214:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000216:     0  null
  000217:   59  = 0x2e (DW_TAG_subprogram)
  000218:     DW_AT_sibling 0x251
  00021a:     DW_AT_decl_file 0x1
  00021b:     DW_AT_decl_line 0x74
  00021c:     DW_AT_decl_column 0x1a
  00021d:     DW_AT_name __get_xPSR
  000228:     DW_AT_external 0x0
  000229:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00022e:     97  = 0x34 (DW_TAG_variable)
  00022f:       DW_AT_name __result
  000238:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023d:       DW_AT_artificial 0x1
  00023e:     89  = 0x34 (DW_TAG_variable)
  00023f:       DW_AT_name __regXPSR
  000249:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00024e:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000250:     0  null
  000251:   59  = 0x2e (DW_TAG_subprogram)
  000252:     DW_AT_sibling 0x29a
  000254:     DW_AT_decl_file 0x1
  000255:     DW_AT_decl_line 0x81
  000257:     DW_AT_decl_column 0x1a
  000258:     DW_AT_name __get_PSP
  000262:     DW_AT_external 0x0
  000263:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000268:     97  = 0x34 (DW_TAG_variable)
  000269:       DW_AT_name __result
  000272:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000277:       DW_AT_artificial 0x1
  000278:     89  = 0x34 (DW_TAG_variable)
  000279:       DW_AT_name __regProcessStackPointer
  000292:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000297:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000299:     0  null
  00029a:   60  = 0x2e (DW_TAG_subprogram)
  00029b:     DW_AT_sibling 0x2e3
  00029d:     DW_AT_decl_file 0x1
  00029e:     DW_AT_decl_line 0x8e
  0002a0:     DW_AT_decl_column 0x16
  0002a1:     DW_AT_name __set_PSP
  0002ab:     DW_AT_external 0x0
  0002ac:     36  = 0x5 (DW_TAG_formal_parameter)
  0002ad:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b2:       DW_AT_name topOfProcStack
  0002c1:     89  = 0x34 (DW_TAG_variable)
  0002c2:       DW_AT_name __regProcessStackPointer
  0002db:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002e0:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0002e2:     0  null
  0002e3:   59  = 0x2e (DW_TAG_subprogram)
  0002e4:     DW_AT_sibling 0x329
  0002e6:     DW_AT_decl_file 0x1
  0002e7:     DW_AT_decl_line 0x9b
  0002e9:     DW_AT_decl_column 0x1a
  0002ea:     DW_AT_name __get_MSP
  0002f4:     DW_AT_external 0x0
  0002f5:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002fa:     97  = 0x34 (DW_TAG_variable)
  0002fb:       DW_AT_name __result
  000304:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000309:       DW_AT_artificial 0x1
  00030a:     89  = 0x34 (DW_TAG_variable)
  00030b:       DW_AT_name __regMainStackPointer
  000321:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000326:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000328:     0  null
  000329:   60  = 0x2e (DW_TAG_subprogram)
  00032a:     DW_AT_sibling 0x36f
  00032c:     DW_AT_decl_file 0x1
  00032d:     DW_AT_decl_line 0xa8
  00032f:     DW_AT_decl_column 0x16
  000330:     DW_AT_name __set_MSP
  00033a:     DW_AT_external 0x0
  00033b:     36  = 0x5 (DW_TAG_formal_parameter)
  00033c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000341:       DW_AT_name topOfMainStack
  000350:     89  = 0x34 (DW_TAG_variable)
  000351:       DW_AT_name __regMainStackPointer
  000367:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00036c:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00036e:     0  null
  00036f:   59  = 0x2e (DW_TAG_subprogram)
  000370:     DW_AT_sibling 0x3b0
  000372:     DW_AT_decl_file 0x1
  000373:     DW_AT_decl_line 0xb5
  000375:     DW_AT_decl_column 0x1a
  000376:     DW_AT_name __get_PRIMASK
  000384:     DW_AT_external 0x0
  000385:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00038a:     97  = 0x34 (DW_TAG_variable)
  00038b:       DW_AT_name __result
  000394:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000399:       DW_AT_artificial 0x1
  00039a:     89  = 0x34 (DW_TAG_variable)
  00039b:       DW_AT_name __regPriMask
  0003a8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003ad:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0003af:     0  null
  0003b0:   60  = 0x2e (DW_TAG_subprogram)
  0003b1:     DW_AT_sibling 0x3ea
  0003b3:     DW_AT_decl_file 0x1
  0003b4:     DW_AT_decl_line 0xc2
  0003b6:     DW_AT_decl_column 0x16
  0003b7:     DW_AT_name __set_PRIMASK
  0003c5:     DW_AT_external 0x0
  0003c6:     36  = 0x5 (DW_TAG_formal_parameter)
  0003c7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003cc:       DW_AT_name priMask
  0003d4:     89  = 0x34 (DW_TAG_variable)
  0003d5:       DW_AT_name __regPriMask
  0003e2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003e7:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0003e9:     0  null
  0003ea:   59  = 0x2e (DW_TAG_subprogram)
  0003eb:     DW_AT_sibling 0x42b
  0003ed:     DW_AT_decl_file 0x1
  0003ee:     DW_AT_decl_line 0xe1
  0003f0:     DW_AT_decl_column 0x1b
  0003f1:     DW_AT_name __get_BASEPRI
  0003ff:     DW_AT_external 0x0
  000400:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000405:     97  = 0x34 (DW_TAG_variable)
  000406:       DW_AT_name __result
  00040f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000414:       DW_AT_artificial 0x1
  000415:     89  = 0x34 (DW_TAG_variable)
  000416:       DW_AT_name __regBasePri
  000423:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000428:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00042a:     0  null
  00042b:   60  = 0x2e (DW_TAG_subprogram)
  00042c:     DW_AT_sibling 0x465
  00042e:     DW_AT_decl_file 0x1
  00042f:     DW_AT_decl_line 0xee
  000431:     DW_AT_decl_column 0x16
  000432:     DW_AT_name __set_BASEPRI
  000440:     DW_AT_external 0x0
  000441:     36  = 0x5 (DW_TAG_formal_parameter)
  000442:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000447:       DW_AT_name basePri
  00044f:     89  = 0x34 (DW_TAG_variable)
  000450:       DW_AT_name __regBasePri
  00045d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000462:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000464:     0  null
  000465:   60  = 0x2e (DW_TAG_subprogram)
  000466:     DW_AT_sibling 0x4a6
  000468:     DW_AT_decl_file 0x1
  000469:     DW_AT_decl_line 0xfc
  00046b:     DW_AT_decl_column 0x16
  00046c:     DW_AT_name __set_BASEPRI_MAX
  00047e:     DW_AT_external 0x0
  00047f:     36  = 0x5 (DW_TAG_formal_parameter)
  000480:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000485:       DW_AT_name basePri
  00048d:     89  = 0x34 (DW_TAG_variable)
  00048e:       DW_AT_name __regBasePriMax
  00049e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004a3:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0004a5:     0  null
  0004a6:   59  = 0x2e (DW_TAG_subprogram)
  0004a7:     DW_AT_sibling 0x4eb
  0004a9:     DW_AT_decl_file 0x1
  0004aa:     DW_AT_decl_line 0x109
  0004ac:     DW_AT_decl_column 0x1a
  0004ad:     DW_AT_name __get_FAULTMASK
  0004bd:     DW_AT_external 0x0
  0004be:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c3:     97  = 0x34 (DW_TAG_variable)
  0004c4:       DW_AT_name __result
  0004cd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004d2:       DW_AT_artificial 0x1
  0004d3:     89  = 0x34 (DW_TAG_variable)
  0004d4:       DW_AT_name __regFaultMask
  0004e3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004e8:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0004ea:     0  null
  0004eb:   60  = 0x2e (DW_TAG_subprogram)
  0004ec:     DW_AT_sibling 0x52b
  0004ee:     DW_AT_decl_file 0x1
  0004ef:     DW_AT_decl_line 0x116
  0004f1:     DW_AT_decl_column 0x16
  0004f2:     DW_AT_name __set_FAULTMASK
  000502:     DW_AT_external 0x0
  000503:     36  = 0x5 (DW_TAG_formal_parameter)
  000504:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000509:       DW_AT_name faultMask
  000513:     89  = 0x34 (DW_TAG_variable)
  000514:       DW_AT_name __regFaultMask
  000523:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000528:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00052a:     0  null
  00052b:   59  = 0x2e (DW_TAG_subprogram)
  00052c:     DW_AT_sibling 0x555
  00052e:     DW_AT_decl_file 0x1
  00052f:     DW_AT_decl_line 0x127
  000531:     DW_AT_decl_column 0x1a
  000532:     DW_AT_name __get_FPSCR
  00053e:     DW_AT_external 0x0
  00053f:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000544:     97  = 0x34 (DW_TAG_variable)
  000545:       DW_AT_name __result
  00054e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000553:       DW_AT_artificial 0x1
  000554:     0  null
  000555:   60  = 0x2e (DW_TAG_subprogram)
  000556:     DW_AT_sibling 0x576
  000558:     DW_AT_decl_file 0x1
  000559:     DW_AT_decl_line 0x138
  00055b:     DW_AT_decl_column 0x16
  00055c:     DW_AT_name __set_FPSCR
  000568:     DW_AT_external 0x0
  000569:     36  = 0x5 (DW_TAG_formal_parameter)
  00056a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00056f:       DW_AT_name fpscr
  000575:     0  null
  000576:   0  null
  000577: 0  padding


** Section #192 '.rel.debug_info' (SHT_REL)
    Size   : 376 bytes (alignment 4)
    Symbol table #174 '.symtab'
    47 relocations applied to section #35 '.debug_info'


** Section #36 '__ARM_grp.core_cmSimd.h.2_wc1000_iv3kMlj6562_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #37 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1496 bytes

  000000: include at line 0 - file 1
  000003: line 43 define __CORE_CMSIMD_H 
  000016: line 63 define __SADD8 __sadd8
  000028: line 64 define __QADD8 __qadd8
  00003a: line 65 define __SHADD8 __shadd8
  00004e: line 66 define __UADD8 __uadd8
  000060: line 67 define __UQADD8 __uqadd8
  000074: line 68 define __UHADD8 __uhadd8
  000088: line 69 define __SSUB8 __ssub8
  00009a: line 70 define __QSUB8 __qsub8
  0000ac: line 71 define __SHSUB8 __shsub8
  0000c0: line 72 define __USUB8 __usub8
  0000d2: line 73 define __UQSUB8 __uqsub8
  0000e6: line 74 define __UHSUB8 __uhsub8
  0000fa: line 75 define __SADD16 __sadd16
  00010e: line 76 define __QADD16 __qadd16
  000122: line 77 define __SHADD16 __shadd16
  000138: line 78 define __UADD16 __uadd16
  00014c: line 79 define __UQADD16 __uqadd16
  000162: line 80 define __UHADD16 __uhadd16
  000178: line 81 define __SSUB16 __ssub16
  00018c: line 82 define __QSUB16 __qsub16
  0001a0: line 83 define __SHSUB16 __shsub16
  0001b6: line 84 define __USUB16 __usub16
  0001ca: line 85 define __UQSUB16 __uqsub16
  0001e0: line 86 define __UHSUB16 __uhsub16
  0001f6: line 87 define __SASX __sasx
  000206: line 88 define __QASX __qasx
  000216: line 89 define __SHASX __shasx
  000228: line 90 define __UASX __uasx
  000238: line 91 define __UQASX __uqasx
  00024a: line 92 define __UHASX __uhasx
  00025c: line 93 define __SSAX __ssax
  00026c: line 94 define __QSAX __qsax
  00027c: line 95 define __SHSAX __shsax
  00028e: line 96 define __USAX __usax
  00029e: line 97 define __UQSAX __uqsax
  0002b0: line 98 define __UHSAX __uhsax
  0002c2: line 99 define __USAD8 __usad8
  0002d4: line 100 define __USADA8 __usada8
  0002e8: line 101 define __SSAT16 __ssat16
  0002fc: line 102 define __USAT16 __usat16
  000310: line 103 define __UXTB16 __uxtb16
  000324: line 104 define __UXTAB16 __uxtab16
  00033a: line 105 define __SXTB16 __sxtb16
  00034e: line 106 define __SXTAB16 __sxtab16
  000364: line 107 define __SMUAD __smuad
  000376: line 108 define __SMUADX __smuadx
  00038a: line 109 define __SMLAD __smlad
  00039c: line 110 define __SMLADX __smladx
  0003b0: line 111 define __SMLALD __smlald
  0003c4: line 112 define __SMLALDX __smlaldx
  0003da: line 113 define __SMUSD __smusd
  0003ec: line 114 define __SMUSDX __smusdx
  000400: line 115 define __SMLSD __smlsd
  000412: line 116 define __SMLSDX __smlsdx
  000426: line 117 define __SMLSLD __smlsld
  00043a: line 118 define __SMLSLDX __smlsldx
  000450: line 119 define __SEL __sel
  00045e: line 120 define __QADD __qadd
  00046e: line 121 define __QSUB __qsub
  00047e: line 123 define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )
  0004f5: line 126 define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )
  00056c: line 129 define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + ((int64_t)(ARG3) << 32) ) >> 32))
  0005d3: end include
  0005d4: end of translation unit


** Section #38 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 80 bytes

  000000: Header:
    length 76 (not including this field)
    version 3
    prologue length 67
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "core_cmSimd.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 53 69 6d 64 2e 68 00 01 00 00
  00004c:  file ""                      : 00
  00004d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Include\core_cmSimd.h:1.0


** Section #39 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 300 bytes

  000000: Header:
    size 0x128 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Include\core_cmSimd.h
  000038:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007f:   DW_AT_language DW_LANG_C89
  000081:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000122:   DW_AT_macro_info 0x0
  000126:   DW_AT_stmt_list 0x0
  00012a:   0  null
  00012b: 0  padding


** Section #193 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #39 '.debug_info'


** Section #40 '__ARM_grp.core_cm4.h.2_r$7200_rBaxD86$Euf_D60000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #41 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 21444 bytes

  000000: include at line 0 - file 1
  000003: line 43 define __CORE_CM4_H_GENERIC 
  00001b: line 71 define __CM4_CMSIS_VERSION_MAIN (0x04)
  00003d: line 72 define __CM4_CMSIS_VERSION_SUB (0x00)
  00005e: line 73 define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB )
  0000b2: line 76 define __CORTEX_M (0x04)
  0000c6: line 80 define __ASM __asm
  0000d4: line 81 define __INLINE __inline
  0000e8: line 82 define __STATIC_INLINE static __inline
  00010a: line 123 define __FPU_USED 0
  000119: include at line 187 - file 2
  00011d: end include
  00011e: include at line 188 - file 3
  000122: end include
  000123: include at line 189 - file 4
  000127: end include
  000128: include at line 190 - file 5
  00012c: end include
  00012d: line 201 define __CORE_CM4_H_DEPENDANT 
  000148: line 246 define __I volatile const
  00015e: line 248 define __O volatile
  00016e: line 249 define __IO volatile
  00017f: line 295 define APSR_N_Pos 31
  000190: line 296 define APSR_N_Msk (1UL << APSR_N_Pos)
  0001b2: line 298 define APSR_Z_Pos 30
  0001c3: line 299 define APSR_Z_Msk (1UL << APSR_Z_Pos)
  0001e5: line 301 define APSR_C_Pos 29
  0001f6: line 302 define APSR_C_Msk (1UL << APSR_C_Pos)
  000218: line 304 define APSR_V_Pos 28
  000229: line 305 define APSR_V_Msk (1UL << APSR_V_Pos)
  00024b: line 307 define APSR_Q_Pos 27
  00025c: line 308 define APSR_Q_Msk (1UL << APSR_Q_Pos)
  00027e: line 310 define APSR_GE_Pos 16
  000290: line 311 define APSR_GE_Msk (0xFUL << APSR_GE_Pos)
  0002b6: line 327 define IPSR_ISR_Pos 0
  0002c8: line 328 define IPSR_ISR_Msk (0x1FFUL )
  0002e3: line 353 define xPSR_N_Pos 31
  0002f4: line 354 define xPSR_N_Msk (1UL << xPSR_N_Pos)
  000316: line 356 define xPSR_Z_Pos 30
  000327: line 357 define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
  000349: line 359 define xPSR_C_Pos 29
  00035a: line 360 define xPSR_C_Msk (1UL << xPSR_C_Pos)
  00037c: line 362 define xPSR_V_Pos 28
  00038d: line 363 define xPSR_V_Msk (1UL << xPSR_V_Pos)
  0003af: line 365 define xPSR_Q_Pos 27
  0003c0: line 366 define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
  0003e2: line 368 define xPSR_IT_Pos 25
  0003f4: line 369 define xPSR_IT_Msk (3UL << xPSR_IT_Pos)
  000418: line 371 define xPSR_T_Pos 24
  000429: line 372 define xPSR_T_Msk (1UL << xPSR_T_Pos)
  00044b: line 374 define xPSR_GE_Pos 16
  00045d: line 375 define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)
  000483: line 377 define xPSR_ISR_Pos 0
  000495: line 378 define xPSR_ISR_Msk (0x1FFUL )
  0004b0: line 396 define CONTROL_FPCA_Pos 2
  0004c6: line 397 define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)
  0004f4: line 399 define CONTROL_SPSEL_Pos 1
  00050b: line 400 define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
  00053b: line 402 define CONTROL_nPRIV_Pos 0
  000552: line 403 define CONTROL_nPRIV_Msk (1UL )
  00056e: line 434 define NVIC_STIR_INTID_Pos 0
  000587: line 435 define NVIC_STIR_INTID_Msk (0x1FFUL )
  0005a9: line 474 define SCB_CPUID_IMPLEMENTER_Pos 24
  0005c9: line 475 define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
  00060c: line 477 define SCB_CPUID_VARIANT_Pos 20
  000628: line 478 define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
  000662: line 480 define SCB_CPUID_ARCHITECTURE_Pos 16
  000683: line 481 define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
  0006c7: line 483 define SCB_CPUID_PARTNO_Pos 4
  0006e1: line 484 define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
  00071b: line 486 define SCB_CPUID_REVISION_Pos 0
  000737: line 487 define SCB_CPUID_REVISION_Msk (0xFUL )
  00075a: line 490 define SCB_ICSR_NMIPENDSET_Pos 31
  000778: line 491 define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
  0007b4: line 493 define SCB_ICSR_PENDSVSET_Pos 28
  0007d1: line 494 define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
  00080b: line 496 define SCB_ICSR_PENDSVCLR_Pos 27
  000828: line 497 define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
  000862: line 499 define SCB_ICSR_PENDSTSET_Pos 26
  00087f: line 500 define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
  0008b9: line 502 define SCB_ICSR_PENDSTCLR_Pos 25
  0008d6: line 503 define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
  000910: line 505 define SCB_ICSR_ISRPREEMPT_Pos 23
  00092e: line 506 define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
  00096a: line 508 define SCB_ICSR_ISRPENDING_Pos 22
  000988: line 509 define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
  0009c4: line 511 define SCB_ICSR_VECTPENDING_Pos 12
  0009e3: line 512 define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
  000a25: line 514 define SCB_ICSR_RETTOBASE_Pos 11
  000a42: line 515 define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
  000a7c: line 517 define SCB_ICSR_VECTACTIVE_Pos 0
  000a99: line 518 define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
  000abf: line 521 define SCB_VTOR_TBLOFF_Pos 7
  000ad8: line 522 define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
  000b14: line 525 define SCB_AIRCR_VECTKEY_Pos 16
  000b30: line 526 define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
  000b6d: line 528 define SCB_AIRCR_VECTKEYSTAT_Pos 16
  000b8d: line 529 define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
  000bd2: line 531 define SCB_AIRCR_ENDIANESS_Pos 15
  000bf0: line 532 define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
  000c2c: line 534 define SCB_AIRCR_PRIGROUP_Pos 8
  000c48: line 535 define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
  000c82: line 537 define SCB_AIRCR_SYSRESETREQ_Pos 2
  000ca1: line 538 define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
  000ce1: line 540 define SCB_AIRCR_VECTCLRACTIVE_Pos 1
  000d02: line 541 define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
  000d46: line 543 define SCB_AIRCR_VECTRESET_Pos 0
  000d63: line 544 define SCB_AIRCR_VECTRESET_Msk (1UL )
  000d85: line 547 define SCB_SCR_SEVONPEND_Pos 4
  000da0: line 548 define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
  000dd8: line 550 define SCB_SCR_SLEEPDEEP_Pos 2
  000df3: line 551 define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
  000e2b: line 553 define SCB_SCR_SLEEPONEXIT_Pos 1
  000e48: line 554 define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
  000e84: line 557 define SCB_CCR_STKALIGN_Pos 9
  000e9e: line 558 define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
  000ed4: line 560 define SCB_CCR_BFHFNMIGN_Pos 8
  000eef: line 561 define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
  000f27: line 563 define SCB_CCR_DIV_0_TRP_Pos 4
  000f42: line 564 define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
  000f7a: line 566 define SCB_CCR_UNALIGN_TRP_Pos 3
  000f97: line 567 define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
  000fd3: line 569 define SCB_CCR_USERSETMPEND_Pos 1
  000ff1: line 570 define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
  00102f: line 572 define SCB_CCR_NONBASETHRDENA_Pos 0
  00104f: line 573 define SCB_CCR_NONBASETHRDENA_Msk (1UL )
  001074: line 576 define SCB_SHCSR_USGFAULTENA_Pos 18
  001094: line 577 define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
  0010d4: line 579 define SCB_SHCSR_BUSFAULTENA_Pos 17
  0010f4: line 580 define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
  001134: line 582 define SCB_SHCSR_MEMFAULTENA_Pos 16
  001154: line 583 define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
  001194: line 585 define SCB_SHCSR_SVCALLPENDED_Pos 15
  0011b5: line 586 define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
  0011f7: line 588 define SCB_SHCSR_BUSFAULTPENDED_Pos 14
  00121a: line 589 define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
  001260: line 591 define SCB_SHCSR_MEMFAULTPENDED_Pos 13
  001283: line 592 define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
  0012c9: line 594 define SCB_SHCSR_USGFAULTPENDED_Pos 12
  0012ec: line 595 define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
  001332: line 597 define SCB_SHCSR_SYSTICKACT_Pos 11
  001351: line 598 define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
  00138f: line 600 define SCB_SHCSR_PENDSVACT_Pos 10
  0013ad: line 601 define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
  0013e9: line 603 define SCB_SHCSR_MONITORACT_Pos 8
  001407: line 604 define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
  001445: line 606 define SCB_SHCSR_SVCALLACT_Pos 7
  001462: line 607 define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
  00149e: line 609 define SCB_SHCSR_USGFAULTACT_Pos 3
  0014bd: line 610 define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
  0014fd: line 612 define SCB_SHCSR_BUSFAULTACT_Pos 1
  00151c: line 613 define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
  00155c: line 615 define SCB_SHCSR_MEMFAULTACT_Pos 0
  00157b: line 616 define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
  00159f: line 619 define SCB_CFSR_USGFAULTSR_Pos 16
  0015bd: line 620 define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
  0015fe: line 622 define SCB_CFSR_BUSFAULTSR_Pos 8
  00161b: line 623 define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
  00165a: line 625 define SCB_CFSR_MEMFAULTSR_Pos 0
  001677: line 626 define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
  00169c: line 629 define SCB_HFSR_DEBUGEVT_Pos 31
  0016b8: line 630 define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
  0016f0: line 632 define SCB_HFSR_FORCED_Pos 30
  00170a: line 633 define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
  00173e: line 635 define SCB_HFSR_VECTTBL_Pos 1
  001758: line 636 define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
  00178e: line 639 define SCB_DFSR_EXTERNAL_Pos 4
  0017a9: line 640 define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
  0017e1: line 642 define SCB_DFSR_VCATCH_Pos 3
  0017fa: line 643 define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
  00182e: line 645 define SCB_DFSR_DWTTRAP_Pos 2
  001848: line 646 define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
  00187e: line 648 define SCB_DFSR_BKPT_Pos 1
  001895: line 649 define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
  0018c5: line 651 define SCB_DFSR_HALTED_Pos 0
  0018de: line 652 define SCB_DFSR_HALTED_Msk (1UL )
  0018fc: line 673 define SCnSCB_ICTR_INTLINESNUM_Pos 0
  00191d: line 674 define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
  001945: line 677 define SCnSCB_ACTLR_DISOOFP_Pos 9
  001963: line 678 define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos)
  0019a1: line 680 define SCnSCB_ACTLR_DISFPCA_Pos 8
  0019bf: line 681 define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos)
  0019fd: line 683 define SCnSCB_ACTLR_DISFOLD_Pos 2
  001a1b: line 684 define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
  001a59: line 686 define SCnSCB_ACTLR_DISDEFWBUF_Pos 1
  001a7a: line 687 define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
  001abe: line 689 define SCnSCB_ACTLR_DISMCYCINT_Pos 0
  001adf: line 690 define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
  001b05: line 712 define SysTick_CTRL_COUNTFLAG_Pos 16
  001b26: line 713 define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
  001b68: line 715 define SysTick_CTRL_CLKSOURCE_Pos 2
  001b88: line 716 define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
  001bca: line 718 define SysTick_CTRL_TICKINT_Pos 1
  001be8: line 719 define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
  001c26: line 721 define SysTick_CTRL_ENABLE_Pos 0
  001c43: line 722 define SysTick_CTRL_ENABLE_Msk (1UL )
  001c65: line 725 define SysTick_LOAD_RELOAD_Pos 0
  001c82: line 726 define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
  001cab: line 729 define SysTick_VAL_CURRENT_Pos 0
  001cc8: line 730 define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
  001cf1: line 733 define SysTick_CALIB_NOREF_Pos 31
  001d0f: line 734 define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
  001d4b: line 736 define SysTick_CALIB_SKEW_Pos 30
  001d68: line 737 define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
  001da2: line 739 define SysTick_CALIB_TENMS_Pos 0
  001dbf: line 740 define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
  001de8: line 790 define ITM_TPR_PRIVMASK_Pos 0
  001e02: line 791 define ITM_TPR_PRIVMASK_Msk (0xFUL )
  001e23: line 794 define ITM_TCR_BUSY_Pos 23
  001e3a: line 795 define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
  001e68: line 797 define ITM_TCR_TraceBusID_Pos 16
  001e85: line 798 define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
  001ec2: line 800 define ITM_TCR_GTSFREQ_Pos 10
  001edc: line 801 define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
  001f10: line 803 define ITM_TCR_TSPrescale_Pos 8
  001f2c: line 804 define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
  001f66: line 806 define ITM_TCR_SWOENA_Pos 4
  001f7e: line 807 define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
  001fb0: line 809 define ITM_TCR_DWTENA_Pos 3
  001fc8: line 810 define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
  001ffa: line 812 define ITM_TCR_SYNCENA_Pos 2
  002013: line 813 define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
  002047: line 815 define ITM_TCR_TSENA_Pos 1
  00205e: line 816 define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
  00208e: line 818 define ITM_TCR_ITMENA_Pos 0
  0020a6: line 819 define ITM_TCR_ITMENA_Msk (1UL )
  0020c3: line 822 define ITM_IWR_ATVALIDM_Pos 0
  0020dd: line 823 define ITM_IWR_ATVALIDM_Msk (1UL )
  0020fc: line 826 define ITM_IRR_ATREADYM_Pos 0
  002116: line 827 define ITM_IRR_ATREADYM_Msk (1UL )
  002135: line 830 define ITM_IMCR_INTEGRATION_Pos 0
  002153: line 831 define ITM_IMCR_INTEGRATION_Msk (1UL )
  002176: line 834 define ITM_LSR_ByteAcc_Pos 2
  00218f: line 835 define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
  0021c3: line 837 define ITM_LSR_Access_Pos 1
  0021db: line 838 define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
  00220d: line 840 define ITM_LSR_Present_Pos 0
  002226: line 841 define ITM_LSR_Present_Msk (1UL )
  002244: line 882 define DWT_CTRL_NUMCOMP_Pos 28
  00225f: line 883 define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
  002297: line 885 define DWT_CTRL_NOTRCPKT_Pos 27
  0022b3: line 886 define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
  0022ed: line 888 define DWT_CTRL_NOEXTTRIG_Pos 26
  00230a: line 889 define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
  002346: line 891 define DWT_CTRL_NOCYCCNT_Pos 25
  002362: line 892 define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
  00239c: line 894 define DWT_CTRL_NOPRFCNT_Pos 24
  0023b8: line 895 define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
  0023f2: line 897 define DWT_CTRL_CYCEVTENA_Pos 22
  00240f: line 898 define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
  00244b: line 900 define DWT_CTRL_FOLDEVTENA_Pos 21
  002469: line 901 define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
  0024a7: line 903 define DWT_CTRL_LSUEVTENA_Pos 20
  0024c4: line 904 define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
  002500: line 906 define DWT_CTRL_SLEEPEVTENA_Pos 19
  00251f: line 907 define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
  00255f: line 909 define DWT_CTRL_EXCEVTENA_Pos 18
  00257c: line 910 define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
  0025b8: line 912 define DWT_CTRL_CPIEVTENA_Pos 17
  0025d5: line 913 define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
  002611: line 915 define DWT_CTRL_EXCTRCENA_Pos 16
  00262e: line 916 define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
  00266a: line 918 define DWT_CTRL_PCSAMPLENA_Pos 12
  002688: line 919 define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
  0026c6: line 921 define DWT_CTRL_SYNCTAP_Pos 10
  0026e1: line 922 define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
  002719: line 924 define DWT_CTRL_CYCTAP_Pos 9
  002732: line 925 define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
  002768: line 927 define DWT_CTRL_POSTINIT_Pos 5
  002783: line 928 define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
  0027bd: line 930 define DWT_CTRL_POSTPRESET_Pos 1
  0027da: line 931 define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
  002818: line 933 define DWT_CTRL_CYCCNTENA_Pos 0
  002834: line 934 define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
  002857: line 937 define DWT_CPICNT_CPICNT_Pos 0
  002872: line 938 define DWT_CPICNT_CPICNT_Msk (0xFFUL )
  002895: line 941 define DWT_EXCCNT_EXCCNT_Pos 0
  0028b0: line 942 define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
  0028d3: line 945 define DWT_SLEEPCNT_SLEEPCNT_Pos 0
  0028f2: line 946 define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
  002919: line 949 define DWT_LSUCNT_LSUCNT_Pos 0
  002934: line 950 define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
  002957: line 953 define DWT_FOLDCNT_FOLDCNT_Pos 0
  002974: line 954 define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
  002999: line 957 define DWT_MASK_MASK_Pos 0
  0029b0: line 958 define DWT_MASK_MASK_Msk (0x1FUL )
  0029cf: line 961 define DWT_FUNCTION_MATCHED_Pos 24
  0029ee: line 962 define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
  002a2e: line 964 define DWT_FUNCTION_DATAVADDR1_Pos 16
  002a50: line 965 define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
  002a96: line 967 define DWT_FUNCTION_DATAVADDR0_Pos 12
  002ab8: line 968 define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
  002afe: line 970 define DWT_FUNCTION_DATAVSIZE_Pos 10
  002b1f: line 971 define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
  002b63: line 973 define DWT_FUNCTION_LNK1ENA_Pos 9
  002b81: line 974 define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
  002bc1: line 976 define DWT_FUNCTION_DATAVMATCH_Pos 8
  002be2: line 977 define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
  002c28: line 979 define DWT_FUNCTION_CYCMATCH_Pos 7
  002c47: line 980 define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
  002c89: line 982 define DWT_FUNCTION_EMITRANGE_Pos 5
  002ca9: line 983 define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
  002ced: line 985 define DWT_FUNCTION_FUNCTION_Pos 0
  002d0c: line 986 define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
  002d32: line 1028 define TPI_ACPR_PRESCALER_Pos 0
  002d4e: line 1029 define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
  002d74: line 1032 define TPI_SPPR_TXMODE_Pos 0
  002d8d: line 1033 define TPI_SPPR_TXMODE_Msk (0x3UL )
  002dad: line 1036 define TPI_FFSR_FtNonStop_Pos 3
  002dc9: line 1037 define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
  002e05: line 1039 define TPI_FFSR_TCPresent_Pos 2
  002e21: line 1040 define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
  002e5d: line 1042 define TPI_FFSR_FtStopped_Pos 1
  002e79: line 1043 define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
  002eb5: line 1045 define TPI_FFSR_FlInProg_Pos 0
  002ed0: line 1046 define TPI_FFSR_FlInProg_Msk (0x1UL )
  002ef2: line 1049 define TPI_FFCR_TrigIn_Pos 8
  002f0b: line 1050 define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
  002f41: line 1052 define TPI_FFCR_EnFCont_Pos 1
  002f5b: line 1053 define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
  002f93: line 1056 define TPI_TRIGGER_TRIGGER_Pos 0
  002fb0: line 1057 define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
  002fd4: line 1060 define TPI_FIFO0_ITM_ATVALID_Pos 29
  002ff4: line 1061 define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
  003036: line 1063 define TPI_FIFO0_ITM_bytecount_Pos 27
  003058: line 1064 define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
  00309e: line 1066 define TPI_FIFO0_ETM_ATVALID_Pos 26
  0030be: line 1067 define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
  003100: line 1069 define TPI_FIFO0_ETM_bytecount_Pos 24
  003122: line 1070 define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
  003168: line 1072 define TPI_FIFO0_ETM2_Pos 16
  003181: line 1073 define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
  0031b6: line 1075 define TPI_FIFO0_ETM1_Pos 8
  0031ce: line 1076 define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
  003203: line 1078 define TPI_FIFO0_ETM0_Pos 0
  00321b: line 1079 define TPI_FIFO0_ETM0_Msk (0xFFUL )
  00323b: line 1082 define TPI_ITATBCTR2_ATREADY_Pos 0
  00325a: line 1083 define TPI_ITATBCTR2_ATREADY_Msk (0x1UL )
  003280: line 1086 define TPI_FIFO1_ITM_ATVALID_Pos 29
  0032a0: line 1087 define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
  0032e2: line 1089 define TPI_FIFO1_ITM_bytecount_Pos 27
  003304: line 1090 define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
  00334a: line 1092 define TPI_FIFO1_ETM_ATVALID_Pos 26
  00336a: line 1093 define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
  0033ac: line 1095 define TPI_FIFO1_ETM_bytecount_Pos 24
  0033ce: line 1096 define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
  003414: line 1098 define TPI_FIFO1_ITM2_Pos 16
  00342d: line 1099 define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
  003462: line 1101 define TPI_FIFO1_ITM1_Pos 8
  00347a: line 1102 define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
  0034af: line 1104 define TPI_FIFO1_ITM0_Pos 0
  0034c7: line 1105 define TPI_FIFO1_ITM0_Msk (0xFFUL )
  0034e7: line 1108 define TPI_ITATBCTR0_ATREADY_Pos 0
  003506: line 1109 define TPI_ITATBCTR0_ATREADY_Msk (0x1UL )
  00352c: line 1112 define TPI_ITCTRL_Mode_Pos 0
  003545: line 1113 define TPI_ITCTRL_Mode_Msk (0x1UL )
  003565: line 1116 define TPI_DEVID_NRZVALID_Pos 11
  003582: line 1117 define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
  0035be: line 1119 define TPI_DEVID_MANCVALID_Pos 10
  0035dc: line 1120 define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
  00361a: line 1122 define TPI_DEVID_PTINVALID_Pos 9
  003637: line 1123 define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
  003675: line 1125 define TPI_DEVID_MinBufSz_Pos 6
  003691: line 1126 define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
  0036cd: line 1128 define TPI_DEVID_AsynClkIn_Pos 5
  0036ea: line 1129 define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
  003728: line 1131 define TPI_DEVID_NrTraceInput_Pos 0
  003748: line 1132 define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
  003770: line 1135 define TPI_DEVTYPE_MajorType_Pos 4
  00378f: line 1136 define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
  0037d1: line 1138 define TPI_DEVTYPE_SubType_Pos 0
  0037ee: line 1139 define TPI_DEVTYPE_SubType_Msk (0xFUL )
  003812: line 1169 define MPU_TYPE_IREGION_Pos 16
  00382d: line 1170 define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
  003866: line 1172 define MPU_TYPE_DREGION_Pos 8
  003880: line 1173 define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
  0038b9: line 1175 define MPU_TYPE_SEPARATE_Pos 0
  0038d4: line 1176 define MPU_TYPE_SEPARATE_Msk (1UL )
  0038f4: line 1179 define MPU_CTRL_PRIVDEFENA_Pos 2
  003911: line 1180 define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
  00394d: line 1182 define MPU_CTRL_HFNMIENA_Pos 1
  003968: line 1183 define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
  0039a0: line 1185 define MPU_CTRL_ENABLE_Pos 0
  0039b9: line 1186 define MPU_CTRL_ENABLE_Msk (1UL )
  0039d7: line 1189 define MPU_RNR_REGION_Pos 0
  0039ef: line 1190 define MPU_RNR_REGION_Msk (0xFFUL )
  003a0f: line 1193 define MPU_RBAR_ADDR_Pos 5
  003a26: line 1194 define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
  003a5e: line 1196 define MPU_RBAR_VALID_Pos 4
  003a76: line 1197 define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
  003aa8: line 1199 define MPU_RBAR_REGION_Pos 0
  003ac1: line 1200 define MPU_RBAR_REGION_Msk (0xFUL )
  003ae1: line 1203 define MPU_RASR_ATTRS_Pos 16
  003afa: line 1204 define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
  003b31: line 1206 define MPU_RASR_XN_Pos 28
  003b47: line 1207 define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
  003b73: line 1209 define MPU_RASR_AP_Pos 24
  003b89: line 1210 define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
  003bb7: line 1212 define MPU_RASR_TEX_Pos 19
  003bce: line 1213 define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
  003bfe: line 1215 define MPU_RASR_S_Pos 18
  003c13: line 1216 define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
  003c3d: line 1218 define MPU_RASR_C_Pos 17
  003c52: line 1219 define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
  003c7c: line 1221 define MPU_RASR_B_Pos 16
  003c91: line 1222 define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
  003cbb: line 1224 define MPU_RASR_SRD_Pos 8
  003cd1: line 1225 define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
  003d02: line 1227 define MPU_RASR_SIZE_Pos 1
  003d19: line 1228 define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
  003d4c: line 1230 define MPU_RASR_ENABLE_Pos 0
  003d65: line 1231 define MPU_RASR_ENABLE_Msk (1UL )
  003d83: line 1257 define FPU_FPCCR_ASPEN_Pos 31
  003d9d: line 1258 define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)
  003dd1: line 1260 define FPU_FPCCR_LSPEN_Pos 30
  003deb: line 1261 define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)
  003e1f: line 1263 define FPU_FPCCR_MONRDY_Pos 8
  003e39: line 1264 define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)
  003e6f: line 1266 define FPU_FPCCR_BFRDY_Pos 6
  003e88: line 1267 define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)
  003ebc: line 1269 define FPU_FPCCR_MMRDY_Pos 5
  003ed5: line 1270 define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)
  003f09: line 1272 define FPU_FPCCR_HFRDY_Pos 4
  003f22: line 1273 define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)
  003f56: line 1275 define FPU_FPCCR_THREAD_Pos 3
  003f70: line 1276 define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)
  003fa6: line 1278 define FPU_FPCCR_USER_Pos 1
  003fbe: line 1279 define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)
  003ff0: line 1281 define FPU_FPCCR_LSPACT_Pos 0
  00400a: line 1282 define FPU_FPCCR_LSPACT_Msk (1UL )
  004029: line 1285 define FPU_FPCAR_ADDRESS_Pos 3
  004044: line 1286 define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
  004085: line 1289 define FPU_FPDSCR_AHP_Pos 26
  00409e: line 1290 define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)
  0040d0: line 1292 define FPU_FPDSCR_DN_Pos 25
  0040e8: line 1293 define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)
  004118: line 1295 define FPU_FPDSCR_FZ_Pos 24
  004130: line 1296 define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)
  004160: line 1298 define FPU_FPDSCR_RMode_Pos 22
  00417b: line 1299 define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)
  0041b1: line 1302 define FPU_MVFR0_FP_rounding_modes_Pos 28
  0041d7: line 1303 define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)
  004225: line 1305 define FPU_MVFR0_Short_vectors_Pos 24
  004247: line 1306 define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)
  00428d: line 1308 define FPU_MVFR0_Square_root_Pos 20
  0042ad: line 1309 define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)
  0042ef: line 1311 define FPU_MVFR0_Divide_Pos 16
  00430a: line 1312 define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)
  004342: line 1314 define FPU_MVFR0_FP_excep_trapping_Pos 12
  004368: line 1315 define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)
  0043b6: line 1317 define FPU_MVFR0_Double_precision_Pos 8
  0043da: line 1318 define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)
  004426: line 1320 define FPU_MVFR0_Single_precision_Pos 4
  00444a: line 1321 define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)
  004496: line 1323 define FPU_MVFR0_A_SIMD_registers_Pos 0
  0044ba: line 1324 define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )
  0044e5: line 1327 define FPU_MVFR1_FP_fused_MAC_Pos 28
  004506: line 1328 define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
  00454a: line 1330 define FPU_MVFR1_FP_HPFP_Pos 24
  004566: line 1331 define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
  0045a0: line 1333 define FPU_MVFR1_D_NaN_mode_Pos 4
  0045be: line 1334 define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
  0045fe: line 1336 define FPU_MVFR1_FtZ_mode_Pos 0
  00461a: line 1337 define FPU_MVFR1_FtZ_mode_Msk (0xFUL )
  00463d: line 1360 define CoreDebug_DHCSR_DBGKEY_Pos 16
  00465e: line 1361 define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
  0046a5: line 1363 define CoreDebug_DHCSR_S_RESET_ST_Pos 25
  0046ca: line 1364 define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
  004714: line 1366 define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
  00473a: line 1367 define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
  004786: line 1369 define CoreDebug_DHCSR_S_LOCKUP_Pos 19
  0047a9: line 1370 define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
  0047ef: line 1372 define CoreDebug_DHCSR_S_SLEEP_Pos 18
  004811: line 1373 define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
  004855: line 1375 define CoreDebug_DHCSR_S_HALT_Pos 17
  004876: line 1376 define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
  0048b8: line 1378 define CoreDebug_DHCSR_S_REGRDY_Pos 16
  0048db: line 1379 define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
  004921: line 1381 define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5
  004946: line 1382 define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
  004992: line 1384 define CoreDebug_DHCSR_C_MASKINTS_Pos 3
  0049b6: line 1385 define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
  004a00: line 1387 define CoreDebug_DHCSR_C_STEP_Pos 2
  004a20: line 1388 define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
  004a62: line 1390 define CoreDebug_DHCSR_C_HALT_Pos 1
  004a82: line 1391 define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
  004ac4: line 1393 define CoreDebug_DHCSR_C_DEBUGEN_Pos 0
  004ae7: line 1394 define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
  004b0f: line 1397 define CoreDebug_DCRSR_REGWnR_Pos 16
  004b30: line 1398 define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
  004b72: line 1400 define CoreDebug_DCRSR_REGSEL_Pos 0
  004b92: line 1401 define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
  004bba: line 1404 define CoreDebug_DEMCR_TRCENA_Pos 24
  004bdb: line 1405 define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
  004c1d: line 1407 define CoreDebug_DEMCR_MON_REQ_Pos 19
  004c3f: line 1408 define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
  004c83: line 1410 define CoreDebug_DEMCR_MON_STEP_Pos 18
  004ca6: line 1411 define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
  004cec: line 1413 define CoreDebug_DEMCR_MON_PEND_Pos 17
  004d0f: line 1414 define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
  004d55: line 1416 define CoreDebug_DEMCR_MON_EN_Pos 16
  004d76: line 1417 define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
  004db8: line 1419 define CoreDebug_DEMCR_VC_HARDERR_Pos 10
  004ddd: line 1420 define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
  004e27: line 1422 define CoreDebug_DEMCR_VC_INTERR_Pos 9
  004e4a: line 1423 define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
  004e92: line 1425 define CoreDebug_DEMCR_VC_BUSERR_Pos 8
  004eb5: line 1426 define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
  004efd: line 1428 define CoreDebug_DEMCR_VC_STATERR_Pos 7
  004f21: line 1429 define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
  004f6b: line 1431 define CoreDebug_DEMCR_VC_CHKERR_Pos 6
  004f8e: line 1432 define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
  004fd6: line 1434 define CoreDebug_DEMCR_VC_NOCPERR_Pos 5
  004ffa: line 1435 define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
  005044: line 1437 define CoreDebug_DEMCR_VC_MMERR_Pos 4
  005066: line 1438 define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
  0050ac: line 1440 define CoreDebug_DEMCR_VC_CORERESET_Pos 0
  0050d2: line 1441 define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
  0050fd: line 1453 define SCS_BASE (0xE000E000UL)
  005118: line 1454 define ITM_BASE (0xE0000000UL)
  005133: line 1455 define DWT_BASE (0xE0001000UL)
  00514e: line 1456 define TPI_BASE (0xE0040000UL)
  005169: line 1457 define CoreDebug_BASE (0xE000EDF0UL)
  00518a: line 1458 define SysTick_BASE (SCS_BASE + 0x0010UL)
  0051b0: line 1459 define NVIC_BASE (SCS_BASE + 0x0100UL)
  0051d3: line 1460 define SCB_BASE (SCS_BASE + 0x0D00UL)
  0051f5: line 1462 define SCnSCB ((SCnSCB_Type *) SCS_BASE )
  00521b: line 1463 define SCB ((SCB_Type *) SCB_BASE )
  00523b: line 1464 define SysTick ((SysTick_Type *) SysTick_BASE )
  005267: line 1465 define NVIC ((NVIC_Type *) NVIC_BASE )
  00528a: line 1466 define ITM ((ITM_Type *) ITM_BASE )
  0052aa: line 1467 define DWT ((DWT_Type *) DWT_BASE )
  0052ca: line 1468 define TPI ((TPI_Type *) TPI_BASE )
  0052ea: line 1469 define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
  00531b: line 1472 define MPU_BASE (SCS_BASE + 0x0D90UL)
  00533d: line 1473 define MPU ((MPU_Type *) MPU_BASE )
  00535d: line 1477 define FPU_BASE (SCS_BASE + 0x0F30UL)
  00537f: line 1478 define FPU ((FPU_Type *) FPU_BASE )
  00539f: line 1787 define ITM_RXBUFFER_EMPTY 0x5AA55AA5
  0053c0: end include
  0053c1: end of translation unit


** Section #42 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 180 bytes

  000000: Header:
    length 176 (not including this field)
    version 3
    prologue length 165
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  00005f:  directory ""                 : 00
  000060:  file "core_cm4.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 34 2e 68 00 01 00 00
  00006e:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  00007a:  file "core_cmInstr.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 49 6e 73 74 72 2e 68 00 01 00 00
  00008c:  file "core_cmFunc.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 46 75 6e 63 2e 68 00 01 00 00
  00009d:  file "core_cmSimd.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 53 69 6d 64 2e 68 00 01 00 00
  0000ae:  file ""                      : 00
  0000af:  DW_LNS_negate_stmt           : 06
  0000b0:  DW_LNS_negate_stmt           : 06
  0000b1:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Include\core_cm4.h:1.0


** Section #43 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 4616 bytes

  000000: Header:
    size 0x1204 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Include\core_cm4.h
  000035:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00007c:   DW_AT_language DW_LANG_C89
  00007e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00011f:   DW_AT_macro_info 0x0
  000123:   DW_AT_stmt_list 0x0
  000127:   42  = 0x13 (DW_TAG_structure_type)
  000128:     DW_AT_sibling 0x1af
  00012a:     DW_AT_byte_size 0x4
  00012b:     33  = 0xd (DW_TAG_member)
  00012c:       DW_AT_name _reserved0
  000137:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00013c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00013f:       DW_AT_byte_size 0x4
  000140:       DW_AT_bit_size 0x10
  000141:       DW_AT_bit_offset 0x10
  000142:     33  = 0xd (DW_TAG_member)
  000143:       DW_AT_name GE
  000146:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014e:       DW_AT_byte_size 0x4
  00014f:       DW_AT_bit_size 0x4
  000150:       DW_AT_bit_offset 0xc
  000151:     33  = 0xd (DW_TAG_member)
  000152:       DW_AT_name _reserved1
  00015d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000162:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000165:       DW_AT_byte_size 0x4
  000166:       DW_AT_bit_size 0x7
  000167:       DW_AT_bit_offset 0x5
  000168:     33  = 0xd (DW_TAG_member)
  000169:       DW_AT_name Q
  00016b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000170:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000173:       DW_AT_byte_size 0x4
  000174:       DW_AT_bit_size 0x1
  000175:       DW_AT_bit_offset 0x4
  000176:     33  = 0xd (DW_TAG_member)
  000177:       DW_AT_name V
  000179:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000181:       DW_AT_byte_size 0x4
  000182:       DW_AT_bit_size 0x1
  000183:       DW_AT_bit_offset 0x3
  000184:     33  = 0xd (DW_TAG_member)
  000185:       DW_AT_name C
  000187:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00018f:       DW_AT_byte_size 0x4
  000190:       DW_AT_bit_size 0x1
  000191:       DW_AT_bit_offset 0x2
  000192:     33  = 0xd (DW_TAG_member)
  000193:       DW_AT_name Z
  000195:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00019d:       DW_AT_byte_size 0x4
  00019e:       DW_AT_bit_size 0x1
  00019f:       DW_AT_bit_offset 0x1
  0001a0:     33  = 0xd (DW_TAG_member)
  0001a1:       DW_AT_name N
  0001a3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001ab:       DW_AT_byte_size 0x4
  0001ac:       DW_AT_bit_size 0x1
  0001ad:       DW_AT_bit_offset 0x0
  0001ae:     0  null
  0001af:   83  = 0x17 (DW_TAG_union_type)
  0001b0:     DW_AT_sibling 0x1c2
  0001b2:     DW_AT_byte_size 0x4
  0001b3:     31  = 0xd (DW_TAG_member)
  0001b4:       DW_AT_name b
  0001b6:       DW_AT_type indirect DW_FORM_ref2 0x127
  0001b9:     31  = 0xd (DW_TAG_member)
  0001ba:       DW_AT_name w
  0001bc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c1:     0  null
  0001c2:   80  = 0x16 (DW_TAG_typedef)
  0001c3:     DW_AT_name APSR_Type
  0001cd:     DW_AT_type indirect DW_FORM_ref2 0x1af
  0001d0:     DW_AT_decl_file 0x1
  0001d1:     DW_AT_decl_line 0x124
  0001d3:     DW_AT_decl_column 0x3
  0001d4:   42  = 0x13 (DW_TAG_structure_type)
  0001d5:     DW_AT_sibling 0x200
  0001d7:     DW_AT_byte_size 0x4
  0001d8:     33  = 0xd (DW_TAG_member)
  0001d9:       DW_AT_name ISR
  0001dd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001e5:       DW_AT_byte_size 0x4
  0001e6:       DW_AT_bit_size 0x9
  0001e7:       DW_AT_bit_offset 0x17
  0001e8:     33  = 0xd (DW_TAG_member)
  0001e9:       DW_AT_name _reserved0
  0001f4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001fc:       DW_AT_byte_size 0x4
  0001fd:       DW_AT_bit_size 0x17
  0001fe:       DW_AT_bit_offset 0x0
  0001ff:     0  null
  000200:   83  = 0x17 (DW_TAG_union_type)
  000201:     DW_AT_sibling 0x213
  000203:     DW_AT_byte_size 0x4
  000204:     31  = 0xd (DW_TAG_member)
  000205:       DW_AT_name b
  000207:       DW_AT_type indirect DW_FORM_ref2 0x1d4
  00020a:     31  = 0xd (DW_TAG_member)
  00020b:       DW_AT_name w
  00020d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000212:     0  null
  000213:   80  = 0x16 (DW_TAG_typedef)
  000214:     DW_AT_name IPSR_Type
  00021e:     DW_AT_type indirect DW_FORM_ref2 0x200
  000221:     DW_AT_decl_file 0x1
  000222:     DW_AT_decl_line 0x144
  000224:     DW_AT_decl_column 0x3
  000225:   42  = 0x13 (DW_TAG_structure_type)
  000226:     DW_AT_sibling 0x2da
  000228:     DW_AT_byte_size 0x4
  000229:     33  = 0xd (DW_TAG_member)
  00022a:       DW_AT_name ISR
  00022e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000233:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000236:       DW_AT_byte_size 0x4
  000237:       DW_AT_bit_size 0x9
  000238:       DW_AT_bit_offset 0x17
  000239:     33  = 0xd (DW_TAG_member)
  00023a:       DW_AT_name _reserved0
  000245:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00024a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00024d:       DW_AT_byte_size 0x4
  00024e:       DW_AT_bit_size 0x7
  00024f:       DW_AT_bit_offset 0x10
  000250:     33  = 0xd (DW_TAG_member)
  000251:       DW_AT_name GE
  000254:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000259:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00025c:       DW_AT_byte_size 0x4
  00025d:       DW_AT_bit_size 0x4
  00025e:       DW_AT_bit_offset 0xc
  00025f:     33  = 0xd (DW_TAG_member)
  000260:       DW_AT_name _reserved1
  00026b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000270:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000273:       DW_AT_byte_size 0x4
  000274:       DW_AT_bit_size 0x4
  000275:       DW_AT_bit_offset 0x8
  000276:     33  = 0xd (DW_TAG_member)
  000277:       DW_AT_name T
  000279:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00027e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000281:       DW_AT_byte_size 0x4
  000282:       DW_AT_bit_size 0x1
  000283:       DW_AT_bit_offset 0x7
  000284:     33  = 0xd (DW_TAG_member)
  000285:       DW_AT_name IT
  000288:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00028d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000290:       DW_AT_byte_size 0x4
  000291:       DW_AT_bit_size 0x2
  000292:       DW_AT_bit_offset 0x5
  000293:     33  = 0xd (DW_TAG_member)
  000294:       DW_AT_name Q
  000296:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00029b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00029e:       DW_AT_byte_size 0x4
  00029f:       DW_AT_bit_size 0x1
  0002a0:       DW_AT_bit_offset 0x4
  0002a1:     33  = 0xd (DW_TAG_member)
  0002a2:       DW_AT_name V
  0002a4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002ac:       DW_AT_byte_size 0x4
  0002ad:       DW_AT_bit_size 0x1
  0002ae:       DW_AT_bit_offset 0x3
  0002af:     33  = 0xd (DW_TAG_member)
  0002b0:       DW_AT_name C
  0002b2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002ba:       DW_AT_byte_size 0x4
  0002bb:       DW_AT_bit_size 0x1
  0002bc:       DW_AT_bit_offset 0x2
  0002bd:     33  = 0xd (DW_TAG_member)
  0002be:       DW_AT_name Z
  0002c0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002c5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002c8:       DW_AT_byte_size 0x4
  0002c9:       DW_AT_bit_size 0x1
  0002ca:       DW_AT_bit_offset 0x1
  0002cb:     33  = 0xd (DW_TAG_member)
  0002cc:       DW_AT_name N
  0002ce:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002d6:       DW_AT_byte_size 0x4
  0002d7:       DW_AT_bit_size 0x1
  0002d8:       DW_AT_bit_offset 0x0
  0002d9:     0  null
  0002da:   83  = 0x17 (DW_TAG_union_type)
  0002db:     DW_AT_sibling 0x2ed
  0002dd:     DW_AT_byte_size 0x4
  0002de:     31  = 0xd (DW_TAG_member)
  0002df:       DW_AT_name b
  0002e1:       DW_AT_type indirect DW_FORM_ref2 0x225
  0002e4:     31  = 0xd (DW_TAG_member)
  0002e5:       DW_AT_name w
  0002e7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ec:     0  null
  0002ed:   80  = 0x16 (DW_TAG_typedef)
  0002ee:     DW_AT_name xPSR_Type
  0002f8:     DW_AT_type indirect DW_FORM_ref2 0x2da
  0002fb:     DW_AT_decl_file 0x1
  0002fc:     DW_AT_decl_line 0x15e
  0002fe:     DW_AT_decl_column 0x3
  0002ff:   42  = 0x13 (DW_TAG_structure_type)
  000300:     DW_AT_sibling 0x350
  000302:     DW_AT_byte_size 0x4
  000303:     33  = 0xd (DW_TAG_member)
  000304:       DW_AT_name nPRIV
  00030a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00030f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000312:       DW_AT_byte_size 0x4
  000313:       DW_AT_bit_size 0x1
  000314:       DW_AT_bit_offset 0x1f
  000315:     33  = 0xd (DW_TAG_member)
  000316:       DW_AT_name SPSEL
  00031c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000321:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000324:       DW_AT_byte_size 0x4
  000325:       DW_AT_bit_size 0x1
  000326:       DW_AT_bit_offset 0x1e
  000327:     33  = 0xd (DW_TAG_member)
  000328:       DW_AT_name FPCA
  00032d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000332:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000335:       DW_AT_byte_size 0x4
  000336:       DW_AT_bit_size 0x1
  000337:       DW_AT_bit_offset 0x1d
  000338:     33  = 0xd (DW_TAG_member)
  000339:       DW_AT_name _reserved0
  000344:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000349:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00034c:       DW_AT_byte_size 0x4
  00034d:       DW_AT_bit_size 0x1d
  00034e:       DW_AT_bit_offset 0x0
  00034f:     0  null
  000350:   83  = 0x17 (DW_TAG_union_type)
  000351:     DW_AT_sibling 0x363
  000353:     DW_AT_byte_size 0x4
  000354:     31  = 0xd (DW_TAG_member)
  000355:       DW_AT_name b
  000357:       DW_AT_type indirect DW_FORM_ref2 0x2ff
  00035a:     31  = 0xd (DW_TAG_member)
  00035b:       DW_AT_name w
  00035d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000362:     0  null
  000363:   80  = 0x16 (DW_TAG_typedef)
  000364:     DW_AT_name CONTROL_Type
  000371:     DW_AT_type indirect DW_FORM_ref2 0x350
  000374:     DW_AT_decl_file 0x1
  000375:     DW_AT_decl_line 0x189
  000377:     DW_AT_decl_column 0x3
  000378:   42  = 0x13 (DW_TAG_structure_type)
  000379:     DW_AT_sibling 0x4ba
  00037b:     DW_AT_byte_size 0xe04
  00037d:     3  = 0x1 (DW_TAG_array_type)
  00037e:       DW_AT_sibling 0x386
  000380:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000383:       1  = 0x21 (DW_TAG_subrange_type)
  000384:         DW_AT_upper_bound 0x7
  000385:       0  null
  000386:     30  = 0xd (DW_TAG_member)
  000387:       DW_AT_name ISER
  00038c:       DW_AT_type indirect DW_FORM_ref2 0x37d
  00038f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000392:     3  = 0x1 (DW_TAG_array_type)
  000393:       DW_AT_sibling 0x39d
  000395:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00039a:       1  = 0x21 (DW_TAG_subrange_type)
  00039b:         DW_AT_upper_bound 0x17
  00039c:       0  null
  00039d:     30  = 0xd (DW_TAG_member)
  00039e:       DW_AT_name RESERVED0
  0003a8:       DW_AT_type indirect DW_FORM_ref2 0x392
  0003ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0003ae:     3  = 0x1 (DW_TAG_array_type)
  0003af:       DW_AT_sibling 0x3b7
  0003b1:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0003b4:       1  = 0x21 (DW_TAG_subrange_type)
  0003b5:         DW_AT_upper_bound 0x7
  0003b6:       0  null
  0003b7:     30  = 0xd (DW_TAG_member)
  0003b8:       DW_AT_name ICER
  0003bd:       DW_AT_type indirect DW_FORM_ref2 0x3ae
  0003c0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  0003c4:     3  = 0x1 (DW_TAG_array_type)
  0003c5:       DW_AT_sibling 0x3cf
  0003c7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003cc:       1  = 0x21 (DW_TAG_subrange_type)
  0003cd:         DW_AT_upper_bound 0x17
  0003ce:       0  null
  0003cf:     30  = 0xd (DW_TAG_member)
  0003d0:       DW_AT_name RSERVED1
  0003d9:       DW_AT_type indirect DW_FORM_ref2 0x3c4
  0003dc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  0003e0:     3  = 0x1 (DW_TAG_array_type)
  0003e1:       DW_AT_sibling 0x3e9
  0003e3:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0003e6:       1  = 0x21 (DW_TAG_subrange_type)
  0003e7:         DW_AT_upper_bound 0x7
  0003e8:       0  null
  0003e9:     30  = 0xd (DW_TAG_member)
  0003ea:       DW_AT_name ISPR
  0003ef:       DW_AT_type indirect DW_FORM_ref2 0x3e0
  0003f2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  0003f6:     3  = 0x1 (DW_TAG_array_type)
  0003f7:       DW_AT_sibling 0x401
  0003f9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003fe:       1  = 0x21 (DW_TAG_subrange_type)
  0003ff:         DW_AT_upper_bound 0x17
  000400:       0  null
  000401:     30  = 0xd (DW_TAG_member)
  000402:       DW_AT_name RESERVED2
  00040c:       DW_AT_type indirect DW_FORM_ref2 0x3f6
  00040f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  000413:     3  = 0x1 (DW_TAG_array_type)
  000414:       DW_AT_sibling 0x41c
  000416:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000419:       1  = 0x21 (DW_TAG_subrange_type)
  00041a:         DW_AT_upper_bound 0x7
  00041b:       0  null
  00041c:     30  = 0xd (DW_TAG_member)
  00041d:       DW_AT_name ICPR
  000422:       DW_AT_type indirect DW_FORM_ref2 0x413
  000425:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  000429:     3  = 0x1 (DW_TAG_array_type)
  00042a:       DW_AT_sibling 0x434
  00042c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000431:       1  = 0x21 (DW_TAG_subrange_type)
  000432:         DW_AT_upper_bound 0x17
  000433:       0  null
  000434:     30  = 0xd (DW_TAG_member)
  000435:       DW_AT_name RESERVED3
  00043f:       DW_AT_type indirect DW_FORM_ref2 0x429
  000442:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  000446:     3  = 0x1 (DW_TAG_array_type)
  000447:       DW_AT_sibling 0x44f
  000449:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00044c:       1  = 0x21 (DW_TAG_subrange_type)
  00044d:         DW_AT_upper_bound 0x7
  00044e:       0  null
  00044f:     30  = 0xd (DW_TAG_member)
  000450:       DW_AT_name IABR
  000455:       DW_AT_type indirect DW_FORM_ref2 0x446
  000458:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  00045c:     3  = 0x1 (DW_TAG_array_type)
  00045d:       DW_AT_sibling 0x467
  00045f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000464:       1  = 0x21 (DW_TAG_subrange_type)
  000465:         DW_AT_upper_bound 0x37
  000466:       0  null
  000467:     30  = 0xd (DW_TAG_member)
  000468:       DW_AT_name RESERVED4
  000472:       DW_AT_type indirect DW_FORM_ref2 0x45c
  000475:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  000479:     3  = 0x1 (DW_TAG_array_type)
  00047a:       DW_AT_sibling 0x483
  00047c:       DW_AT_type indirect DW_FORM_ref2 0x4c0
  00047f:       1  = 0x21 (DW_TAG_subrange_type)
  000480:         DW_AT_upper_bound 0xef
  000482:       0  null
  000483:     30  = 0xd (DW_TAG_member)
  000484:       DW_AT_name IP
  000487:       DW_AT_type indirect DW_FORM_ref2 0x479
  00048a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  00048e:     3  = 0x1 (DW_TAG_array_type)
  00048f:       DW_AT_sibling 0x49a
  000491:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000496:       1  = 0x21 (DW_TAG_subrange_type)
  000497:         DW_AT_upper_bound 0x283
  000499:       0  null
  00049a:     30  = 0xd (DW_TAG_member)
  00049b:       DW_AT_name RESERVED5
  0004a5:       DW_AT_type indirect DW_FORM_ref2 0x48e
  0004a8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1008 }
  0004ac:     30  = 0xd (DW_TAG_member)
  0004ad:       DW_AT_name STIR
  0004b2:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0004b5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  0004b9:     0  null
  0004ba:   116  = 0x35 (DW_TAG_volatile_type)
  0004bb:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c0:   116  = 0x35 (DW_TAG_volatile_type)
  0004c1:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c6:   80  = 0x16 (DW_TAG_typedef)
  0004c7:     DW_AT_name NVIC_Type
  0004d1:     DW_AT_type indirect DW_FORM_ref2 0x378
  0004d4:     DW_AT_decl_file 0x1
  0004d5:     DW_AT_decl_line 0x1af
  0004d7:     DW_AT_decl_column 0x4
  0004d8:   42  = 0x13 (DW_TAG_structure_type)
  0004d9:     DW_AT_sibling 0x60e
  0004db:     DW_AT_byte_size 0x8c
  0004dd:     30  = 0xd (DW_TAG_member)
  0004de:       DW_AT_name CPUID
  0004e4:       DW_AT_type indirect DW_FORM_ref2 0x614
  0004e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0004ea:     30  = 0xd (DW_TAG_member)
  0004eb:       DW_AT_name ICSR
  0004f0:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0004f3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0004f6:     30  = 0xd (DW_TAG_member)
  0004f7:       DW_AT_name VTOR
  0004fc:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0004ff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000502:     30  = 0xd (DW_TAG_member)
  000503:       DW_AT_name AIRCR
  000509:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00050c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00050f:     30  = 0xd (DW_TAG_member)
  000510:       DW_AT_name SCR
  000514:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000517:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00051a:     30  = 0xd (DW_TAG_member)
  00051b:       DW_AT_name CCR
  00051f:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000522:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000525:     3  = 0x1 (DW_TAG_array_type)
  000526:       DW_AT_sibling 0x52e
  000528:       DW_AT_type indirect DW_FORM_ref2 0x4c0
  00052b:       1  = 0x21 (DW_TAG_subrange_type)
  00052c:         DW_AT_upper_bound 0xb
  00052d:       0  null
  00052e:     30  = 0xd (DW_TAG_member)
  00052f:       DW_AT_name SHP
  000533:       DW_AT_type indirect DW_FORM_ref2 0x525
  000536:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000539:     30  = 0xd (DW_TAG_member)
  00053a:       DW_AT_name SHCSR
  000540:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000543:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000546:     30  = 0xd (DW_TAG_member)
  000547:       DW_AT_name CFSR
  00054c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00054f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000552:     30  = 0xd (DW_TAG_member)
  000553:       DW_AT_name HFSR
  000558:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00055b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00055e:     30  = 0xd (DW_TAG_member)
  00055f:       DW_AT_name DFSR
  000564:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000567:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00056a:     30  = 0xd (DW_TAG_member)
  00056b:       DW_AT_name MMFAR
  000571:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000574:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000577:     30  = 0xd (DW_TAG_member)
  000578:       DW_AT_name BFAR
  00057d:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000580:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  000583:     30  = 0xd (DW_TAG_member)
  000584:       DW_AT_name AFSR
  000589:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00058c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00058f:     3  = 0x1 (DW_TAG_array_type)
  000590:       DW_AT_sibling 0x598
  000592:       DW_AT_type indirect DW_FORM_ref2 0x614
  000595:       1  = 0x21 (DW_TAG_subrange_type)
  000596:         DW_AT_upper_bound 0x1
  000597:       0  null
  000598:     30  = 0xd (DW_TAG_member)
  000599:       DW_AT_name PFR
  00059d:       DW_AT_type indirect DW_FORM_ref2 0x58f
  0005a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0005a3:     30  = 0xd (DW_TAG_member)
  0005a4:       DW_AT_name DFR
  0005a8:       DW_AT_type indirect DW_FORM_ref2 0x614
  0005ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0005ae:     30  = 0xd (DW_TAG_member)
  0005af:       DW_AT_name ADR
  0005b3:       DW_AT_type indirect DW_FORM_ref2 0x614
  0005b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0005b9:     3  = 0x1 (DW_TAG_array_type)
  0005ba:       DW_AT_sibling 0x5c2
  0005bc:       DW_AT_type indirect DW_FORM_ref2 0x614
  0005bf:       1  = 0x21 (DW_TAG_subrange_type)
  0005c0:         DW_AT_upper_bound 0x3
  0005c1:       0  null
  0005c2:     30  = 0xd (DW_TAG_member)
  0005c3:       DW_AT_name MMFR
  0005c8:       DW_AT_type indirect DW_FORM_ref2 0x5b9
  0005cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0005ce:     3  = 0x1 (DW_TAG_array_type)
  0005cf:       DW_AT_sibling 0x5d7
  0005d1:       DW_AT_type indirect DW_FORM_ref2 0x614
  0005d4:       1  = 0x21 (DW_TAG_subrange_type)
  0005d5:         DW_AT_upper_bound 0x4
  0005d6:       0  null
  0005d7:     30  = 0xd (DW_TAG_member)
  0005d8:       DW_AT_name ISAR
  0005dd:       DW_AT_type indirect DW_FORM_ref2 0x5ce
  0005e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0005e3:     3  = 0x1 (DW_TAG_array_type)
  0005e4:       DW_AT_sibling 0x5ee
  0005e6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005eb:       1  = 0x21 (DW_TAG_subrange_type)
  0005ec:         DW_AT_upper_bound 0x4
  0005ed:       0  null
  0005ee:     30  = 0xd (DW_TAG_member)
  0005ef:       DW_AT_name RESERVED0
  0005f9:       DW_AT_type indirect DW_FORM_ref2 0x5e3
  0005fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  0005ff:     30  = 0xd (DW_TAG_member)
  000600:       DW_AT_name CPACR
  000606:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000609:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00060d:     0  null
  00060e:   17  = 0x26 (DW_TAG_const_type)
  00060f:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000614:   116  = 0x35 (DW_TAG_volatile_type)
  000615:     DW_AT_type indirect DW_FORM_ref2 0x60e
  000618:   80  = 0x16 (DW_TAG_typedef)
  000619:     DW_AT_name SCB_Type
  000622:     DW_AT_type indirect DW_FORM_ref2 0x4d8
  000625:     DW_AT_decl_file 0x1
  000626:     DW_AT_decl_line 0x1d7
  000628:     DW_AT_decl_column 0x3
  000629:   42  = 0x13 (DW_TAG_structure_type)
  00062a:     DW_AT_sibling 0x663
  00062c:     DW_AT_byte_size 0xc
  00062d:     3  = 0x1 (DW_TAG_array_type)
  00062e:       DW_AT_sibling 0x638
  000630:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000635:       1  = 0x21 (DW_TAG_subrange_type)
  000636:         DW_AT_upper_bound 0x0
  000637:       0  null
  000638:     30  = 0xd (DW_TAG_member)
  000639:       DW_AT_name RESERVED0
  000643:       DW_AT_type indirect DW_FORM_ref2 0x62d
  000646:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000649:     30  = 0xd (DW_TAG_member)
  00064a:       DW_AT_name ICTR
  00064f:       DW_AT_type indirect DW_FORM_ref2 0x614
  000652:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000655:     30  = 0xd (DW_TAG_member)
  000656:       DW_AT_name ACTLR
  00065c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00065f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000662:     0  null
  000663:   80  = 0x16 (DW_TAG_typedef)
  000664:     DW_AT_name SCnSCB_Type
  000670:     DW_AT_type indirect DW_FORM_ref2 0x629
  000673:     DW_AT_decl_file 0x1
  000674:     DW_AT_decl_line 0x29e
  000676:     DW_AT_decl_column 0x3
  000677:   42  = 0x13 (DW_TAG_structure_type)
  000678:     DW_AT_sibling 0x6ac
  00067a:     DW_AT_byte_size 0x10
  00067b:     30  = 0xd (DW_TAG_member)
  00067c:       DW_AT_name CTRL
  000681:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000684:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000687:     30  = 0xd (DW_TAG_member)
  000688:       DW_AT_name LOAD
  00068d:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000690:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000693:     30  = 0xd (DW_TAG_member)
  000694:       DW_AT_name VAL
  000698:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00069b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00069e:     30  = 0xd (DW_TAG_member)
  00069f:       DW_AT_name CALIB
  0006a5:       DW_AT_type indirect DW_FORM_ref2 0x614
  0006a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0006ab:     0  null
  0006ac:   80  = 0x16 (DW_TAG_typedef)
  0006ad:     DW_AT_name SysTick_Type
  0006ba:     DW_AT_type indirect DW_FORM_ref2 0x677
  0006bd:     DW_AT_decl_file 0x1
  0006be:     DW_AT_decl_line 0x2c5
  0006c0:     DW_AT_decl_column 0x3
  0006c1:   83  = 0x17 (DW_TAG_union_type)
  0006c2:     DW_AT_sibling 0x6dd
  0006c4:     DW_AT_byte_size 0x4
  0006c5:     31  = 0xd (DW_TAG_member)
  0006c6:       DW_AT_name u8
  0006c9:       DW_AT_type indirect DW_FORM_ref2 0x4c0
  0006cc:     31  = 0xd (DW_TAG_member)
  0006cd:       DW_AT_name u16
  0006d1:       DW_AT_type indirect DW_FORM_ref2 0x6dd
  0006d4:     31  = 0xd (DW_TAG_member)
  0006d5:       DW_AT_name u32
  0006d9:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0006dc:     0  null
  0006dd:   116  = 0x35 (DW_TAG_volatile_type)
  0006de:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0006e3:   42  = 0x13 (DW_TAG_structure_type)
  0006e4:     DW_AT_sibling 0x8aa
  0006e6:     DW_AT_byte_size 0x1000
  0006e8:     3  = 0x1 (DW_TAG_array_type)
  0006e9:       DW_AT_sibling 0x6f1
  0006eb:       DW_AT_type indirect DW_FORM_ref2 0x8aa
  0006ee:       1  = 0x21 (DW_TAG_subrange_type)
  0006ef:         DW_AT_upper_bound 0x1f
  0006f0:       0  null
  0006f1:     30  = 0xd (DW_TAG_member)
  0006f2:       DW_AT_name PORT
  0006f7:       DW_AT_type indirect DW_FORM_ref2 0x6e8
  0006fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0006fd:     3  = 0x1 (DW_TAG_array_type)
  0006fe:       DW_AT_sibling 0x709
  000700:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000705:       1  = 0x21 (DW_TAG_subrange_type)
  000706:         DW_AT_upper_bound 0x35f
  000708:       0  null
  000709:     30  = 0xd (DW_TAG_member)
  00070a:       DW_AT_name RESERVED0
  000714:       DW_AT_type indirect DW_FORM_ref2 0x6fd
  000717:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00071b:     30  = 0xd (DW_TAG_member)
  00071c:       DW_AT_name TER
  000720:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000723:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  000727:     3  = 0x1 (DW_TAG_array_type)
  000728:       DW_AT_sibling 0x732
  00072a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00072f:       1  = 0x21 (DW_TAG_subrange_type)
  000730:         DW_AT_upper_bound 0xe
  000731:       0  null
  000732:     30  = 0xd (DW_TAG_member)
  000733:       DW_AT_name RESERVED1
  00073d:       DW_AT_type indirect DW_FORM_ref2 0x727
  000740:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3588 }
  000744:     30  = 0xd (DW_TAG_member)
  000745:       DW_AT_name TPR
  000749:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00074c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3648 }
  000750:     3  = 0x1 (DW_TAG_array_type)
  000751:       DW_AT_sibling 0x75b
  000753:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000758:       1  = 0x21 (DW_TAG_subrange_type)
  000759:         DW_AT_upper_bound 0xe
  00075a:       0  null
  00075b:     30  = 0xd (DW_TAG_member)
  00075c:       DW_AT_name RESERVED2
  000766:       DW_AT_type indirect DW_FORM_ref2 0x750
  000769:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3652 }
  00076d:     30  = 0xd (DW_TAG_member)
  00076e:       DW_AT_name TCR
  000772:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000775:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3712 }
  000779:     3  = 0x1 (DW_TAG_array_type)
  00077a:       DW_AT_sibling 0x784
  00077c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000781:       1  = 0x21 (DW_TAG_subrange_type)
  000782:         DW_AT_upper_bound 0x1c
  000783:       0  null
  000784:     30  = 0xd (DW_TAG_member)
  000785:       DW_AT_name RESERVED3
  00078f:       DW_AT_type indirect DW_FORM_ref2 0x779
  000792:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3716 }
  000796:     30  = 0xd (DW_TAG_member)
  000797:       DW_AT_name IWR
  00079b:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00079e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3832 }
  0007a2:     30  = 0xd (DW_TAG_member)
  0007a3:       DW_AT_name IRR
  0007a7:       DW_AT_type indirect DW_FORM_ref2 0x614
  0007aa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3836 }
  0007ae:     30  = 0xd (DW_TAG_member)
  0007af:       DW_AT_name IMCR
  0007b4:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0007b7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3840 }
  0007bb:     3  = 0x1 (DW_TAG_array_type)
  0007bc:       DW_AT_sibling 0x7c6
  0007be:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007c3:       1  = 0x21 (DW_TAG_subrange_type)
  0007c4:         DW_AT_upper_bound 0x2a
  0007c5:       0  null
  0007c6:     30  = 0xd (DW_TAG_member)
  0007c7:       DW_AT_name RESERVED4
  0007d1:       DW_AT_type indirect DW_FORM_ref2 0x7bb
  0007d4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3844 }
  0007d8:     30  = 0xd (DW_TAG_member)
  0007d9:       DW_AT_name LAR
  0007dd:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0007e0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4016 }
  0007e4:     30  = 0xd (DW_TAG_member)
  0007e5:       DW_AT_name LSR
  0007e9:       DW_AT_type indirect DW_FORM_ref2 0x614
  0007ec:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4020 }
  0007f0:     3  = 0x1 (DW_TAG_array_type)
  0007f1:       DW_AT_sibling 0x7fb
  0007f3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007f8:       1  = 0x21 (DW_TAG_subrange_type)
  0007f9:         DW_AT_upper_bound 0x5
  0007fa:       0  null
  0007fb:     30  = 0xd (DW_TAG_member)
  0007fc:       DW_AT_name RESERVED5
  000806:       DW_AT_type indirect DW_FORM_ref2 0x7f0
  000809:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4024 }
  00080d:     30  = 0xd (DW_TAG_member)
  00080e:       DW_AT_name PID4
  000813:       DW_AT_type indirect DW_FORM_ref2 0x614
  000816:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4048 }
  00081a:     30  = 0xd (DW_TAG_member)
  00081b:       DW_AT_name PID5
  000820:       DW_AT_type indirect DW_FORM_ref2 0x614
  000823:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4052 }
  000827:     30  = 0xd (DW_TAG_member)
  000828:       DW_AT_name PID6
  00082d:       DW_AT_type indirect DW_FORM_ref2 0x614
  000830:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4056 }
  000834:     30  = 0xd (DW_TAG_member)
  000835:       DW_AT_name PID7
  00083a:       DW_AT_type indirect DW_FORM_ref2 0x614
  00083d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4060 }
  000841:     30  = 0xd (DW_TAG_member)
  000842:       DW_AT_name PID0
  000847:       DW_AT_type indirect DW_FORM_ref2 0x614
  00084a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4064 }
  00084e:     30  = 0xd (DW_TAG_member)
  00084f:       DW_AT_name PID1
  000854:       DW_AT_type indirect DW_FORM_ref2 0x614
  000857:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4068 }
  00085b:     30  = 0xd (DW_TAG_member)
  00085c:       DW_AT_name PID2
  000861:       DW_AT_type indirect DW_FORM_ref2 0x614
  000864:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4072 }
  000868:     30  = 0xd (DW_TAG_member)
  000869:       DW_AT_name PID3
  00086e:       DW_AT_type indirect DW_FORM_ref2 0x614
  000871:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4076 }
  000875:     30  = 0xd (DW_TAG_member)
  000876:       DW_AT_name CID0
  00087b:       DW_AT_type indirect DW_FORM_ref2 0x614
  00087e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4080 }
  000882:     30  = 0xd (DW_TAG_member)
  000883:       DW_AT_name CID1
  000888:       DW_AT_type indirect DW_FORM_ref2 0x614
  00088b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4084 }
  00088f:     30  = 0xd (DW_TAG_member)
  000890:       DW_AT_name CID2
  000895:       DW_AT_type indirect DW_FORM_ref2 0x614
  000898:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4088 }
  00089c:     30  = 0xd (DW_TAG_member)
  00089d:       DW_AT_name CID3
  0008a2:       DW_AT_type indirect DW_FORM_ref2 0x614
  0008a5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4092 }
  0008a9:     0  null
  0008aa:   116  = 0x35 (DW_TAG_volatile_type)
  0008ab:     DW_AT_type indirect DW_FORM_ref2 0x6c1
  0008ae:   80  = 0x16 (DW_TAG_typedef)
  0008af:     DW_AT_name ITM_Type
  0008b8:     DW_AT_type indirect DW_FORM_ref2 0x6e3
  0008bb:     DW_AT_decl_file 0x1
  0008bc:     DW_AT_decl_line 0x313
  0008be:     DW_AT_decl_column 0x3
  0008bf:   42  = 0x13 (DW_TAG_structure_type)
  0008c0:     DW_AT_sibling 0xa33
  0008c2:     DW_AT_byte_size 0x5c
  0008c3:     30  = 0xd (DW_TAG_member)
  0008c4:       DW_AT_name CTRL
  0008c9:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0008cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0008cf:     30  = 0xd (DW_TAG_member)
  0008d0:       DW_AT_name CYCCNT
  0008d7:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0008da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0008dd:     30  = 0xd (DW_TAG_member)
  0008de:       DW_AT_name CPICNT
  0008e5:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0008e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0008eb:     30  = 0xd (DW_TAG_member)
  0008ec:       DW_AT_name EXCCNT
  0008f3:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0008f6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0008f9:     30  = 0xd (DW_TAG_member)
  0008fa:       DW_AT_name SLEEPCNT
  000903:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000906:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000909:     30  = 0xd (DW_TAG_member)
  00090a:       DW_AT_name LSUCNT
  000911:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000914:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000917:     30  = 0xd (DW_TAG_member)
  000918:       DW_AT_name FOLDCNT
  000920:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000923:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000926:     30  = 0xd (DW_TAG_member)
  000927:       DW_AT_name PCSR
  00092c:       DW_AT_type indirect DW_FORM_ref2 0x614
  00092f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000932:     30  = 0xd (DW_TAG_member)
  000933:       DW_AT_name COMP0
  000939:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00093c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00093f:     30  = 0xd (DW_TAG_member)
  000940:       DW_AT_name MASK0
  000946:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000949:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00094c:     30  = 0xd (DW_TAG_member)
  00094d:       DW_AT_name FUNCTION0
  000957:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  00095a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00095d:     3  = 0x1 (DW_TAG_array_type)
  00095e:       DW_AT_sibling 0x968
  000960:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000965:       1  = 0x21 (DW_TAG_subrange_type)
  000966:         DW_AT_upper_bound 0x0
  000967:       0  null
  000968:     30  = 0xd (DW_TAG_member)
  000969:       DW_AT_name RESERVED0
  000973:       DW_AT_type indirect DW_FORM_ref2 0x95d
  000976:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000979:     30  = 0xd (DW_TAG_member)
  00097a:       DW_AT_name COMP1
  000980:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000983:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000986:     30  = 0xd (DW_TAG_member)
  000987:       DW_AT_name MASK1
  00098d:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000990:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000993:     30  = 0xd (DW_TAG_member)
  000994:       DW_AT_name FUNCTION1
  00099e:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0009a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  0009a4:     3  = 0x1 (DW_TAG_array_type)
  0009a5:       DW_AT_sibling 0x9af
  0009a7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0009ac:       1  = 0x21 (DW_TAG_subrange_type)
  0009ad:         DW_AT_upper_bound 0x0
  0009ae:       0  null
  0009af:     30  = 0xd (DW_TAG_member)
  0009b0:       DW_AT_name RESERVED1
  0009ba:       DW_AT_type indirect DW_FORM_ref2 0x9a4
  0009bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  0009c0:     30  = 0xd (DW_TAG_member)
  0009c1:       DW_AT_name COMP2
  0009c7:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0009ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0009cd:     30  = 0xd (DW_TAG_member)
  0009ce:       DW_AT_name MASK2
  0009d4:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0009d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0009da:     30  = 0xd (DW_TAG_member)
  0009db:       DW_AT_name FUNCTION2
  0009e5:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  0009e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0009eb:     3  = 0x1 (DW_TAG_array_type)
  0009ec:       DW_AT_sibling 0x9f6
  0009ee:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0009f3:       1  = 0x21 (DW_TAG_subrange_type)
  0009f4:         DW_AT_upper_bound 0x0
  0009f5:       0  null
  0009f6:     30  = 0xd (DW_TAG_member)
  0009f7:       DW_AT_name RESERVED2
  000a01:       DW_AT_type indirect DW_FORM_ref2 0x9eb
  000a04:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  000a07:     30  = 0xd (DW_TAG_member)
  000a08:       DW_AT_name COMP3
  000a0e:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a11:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  000a14:     30  = 0xd (DW_TAG_member)
  000a15:       DW_AT_name MASK3
  000a1b:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a1e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  000a21:     30  = 0xd (DW_TAG_member)
  000a22:       DW_AT_name FUNCTION3
  000a2c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a2f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  000a32:     0  null
  000a33:   80  = 0x16 (DW_TAG_typedef)
  000a34:     DW_AT_name DWT_Type
  000a3d:     DW_AT_type indirect DW_FORM_ref2 0x8bf
  000a40:     DW_AT_decl_file 0x1
  000a41:     DW_AT_decl_line 0x36f
  000a43:     DW_AT_decl_column 0x3
  000a44:   42  = 0x13 (DW_TAG_structure_type)
  000a45:     DW_AT_sibling 0xc0e
  000a47:     DW_AT_byte_size 0xfd0
  000a49:     30  = 0xd (DW_TAG_member)
  000a4a:       DW_AT_name SSPSR
  000a50:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a53:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000a56:     30  = 0xd (DW_TAG_member)
  000a57:       DW_AT_name CSPSR
  000a5d:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a60:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000a63:     3  = 0x1 (DW_TAG_array_type)
  000a64:       DW_AT_sibling 0xa6e
  000a66:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a6b:       1  = 0x21 (DW_TAG_subrange_type)
  000a6c:         DW_AT_upper_bound 0x1
  000a6d:       0  null
  000a6e:     30  = 0xd (DW_TAG_member)
  000a6f:       DW_AT_name RESERVED0
  000a79:       DW_AT_type indirect DW_FORM_ref2 0xa63
  000a7c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000a7f:     30  = 0xd (DW_TAG_member)
  000a80:       DW_AT_name ACPR
  000a85:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000a88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000a8b:     3  = 0x1 (DW_TAG_array_type)
  000a8c:       DW_AT_sibling 0xa96
  000a8e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000a93:       1  = 0x21 (DW_TAG_subrange_type)
  000a94:         DW_AT_upper_bound 0x36
  000a95:       0  null
  000a96:     30  = 0xd (DW_TAG_member)
  000a97:       DW_AT_name RESERVED1
  000aa1:       DW_AT_type indirect DW_FORM_ref2 0xa8b
  000aa4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000aa7:     30  = 0xd (DW_TAG_member)
  000aa8:       DW_AT_name SPPR
  000aad:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000ab0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  000ab4:     3  = 0x1 (DW_TAG_array_type)
  000ab5:       DW_AT_sibling 0xac0
  000ab7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000abc:       1  = 0x21 (DW_TAG_subrange_type)
  000abd:         DW_AT_upper_bound 0x82
  000abf:       0  null
  000ac0:     30  = 0xd (DW_TAG_member)
  000ac1:       DW_AT_name RESERVED2
  000acb:       DW_AT_type indirect DW_FORM_ref2 0xab4
  000ace:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  000ad2:     30  = 0xd (DW_TAG_member)
  000ad3:       DW_AT_name FFSR
  000ad8:       DW_AT_type indirect DW_FORM_ref2 0x614
  000adb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  000adf:     30  = 0xd (DW_TAG_member)
  000ae0:       DW_AT_name FFCR
  000ae5:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000ae8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 772 }
  000aec:     30  = 0xd (DW_TAG_member)
  000aed:       DW_AT_name FSCR
  000af2:       DW_AT_type indirect DW_FORM_ref2 0x614
  000af5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 776 }
  000af9:     3  = 0x1 (DW_TAG_array_type)
  000afa:       DW_AT_sibling 0xb05
  000afc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b01:       1  = 0x21 (DW_TAG_subrange_type)
  000b02:         DW_AT_upper_bound 0x2f6
  000b04:       0  null
  000b05:     30  = 0xd (DW_TAG_member)
  000b06:       DW_AT_name RESERVED3
  000b10:       DW_AT_type indirect DW_FORM_ref2 0xaf9
  000b13:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 780 }
  000b17:     30  = 0xd (DW_TAG_member)
  000b18:       DW_AT_name TRIGGER
  000b20:       DW_AT_type indirect DW_FORM_ref2 0x614
  000b23:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3816 }
  000b27:     30  = 0xd (DW_TAG_member)
  000b28:       DW_AT_name FIFO0
  000b2e:       DW_AT_type indirect DW_FORM_ref2 0x614
  000b31:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3820 }
  000b35:     30  = 0xd (DW_TAG_member)
  000b36:       DW_AT_name ITATBCTR2
  000b40:       DW_AT_type indirect DW_FORM_ref2 0x614
  000b43:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3824 }
  000b47:     3  = 0x1 (DW_TAG_array_type)
  000b48:       DW_AT_sibling 0xb52
  000b4a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b4f:       1  = 0x21 (DW_TAG_subrange_type)
  000b50:         DW_AT_upper_bound 0x0
  000b51:       0  null
  000b52:     30  = 0xd (DW_TAG_member)
  000b53:       DW_AT_name RESERVED4
  000b5d:       DW_AT_type indirect DW_FORM_ref2 0xb47
  000b60:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3828 }
  000b64:     30  = 0xd (DW_TAG_member)
  000b65:       DW_AT_name ITATBCTR0
  000b6f:       DW_AT_type indirect DW_FORM_ref2 0x614
  000b72:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3832 }
  000b76:     30  = 0xd (DW_TAG_member)
  000b77:       DW_AT_name FIFO1
  000b7d:       DW_AT_type indirect DW_FORM_ref2 0x614
  000b80:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3836 }
  000b84:     30  = 0xd (DW_TAG_member)
  000b85:       DW_AT_name ITCTRL
  000b8c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000b8f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3840 }
  000b93:     3  = 0x1 (DW_TAG_array_type)
  000b94:       DW_AT_sibling 0xb9e
  000b96:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000b9b:       1  = 0x21 (DW_TAG_subrange_type)
  000b9c:         DW_AT_upper_bound 0x26
  000b9d:       0  null
  000b9e:     30  = 0xd (DW_TAG_member)
  000b9f:       DW_AT_name RESERVED5
  000ba9:       DW_AT_type indirect DW_FORM_ref2 0xb93
  000bac:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3844 }
  000bb0:     30  = 0xd (DW_TAG_member)
  000bb1:       DW_AT_name CLAIMSET
  000bba:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000bbd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4000 }
  000bc1:     30  = 0xd (DW_TAG_member)
  000bc2:       DW_AT_name CLAIMCLR
  000bcb:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000bce:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4004 }
  000bd2:     3  = 0x1 (DW_TAG_array_type)
  000bd3:       DW_AT_sibling 0xbdd
  000bd5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000bda:       1  = 0x21 (DW_TAG_subrange_type)
  000bdb:         DW_AT_upper_bound 0x7
  000bdc:       0  null
  000bdd:     30  = 0xd (DW_TAG_member)
  000bde:       DW_AT_name RESERVED7
  000be8:       DW_AT_type indirect DW_FORM_ref2 0xbd2
  000beb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4008 }
  000bef:     30  = 0xd (DW_TAG_member)
  000bf0:       DW_AT_name DEVID
  000bf6:       DW_AT_type indirect DW_FORM_ref2 0x614
  000bf9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4040 }
  000bfd:     30  = 0xd (DW_TAG_member)
  000bfe:       DW_AT_name DEVTYPE
  000c06:       DW_AT_type indirect DW_FORM_ref2 0x614
  000c09:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4044 }
  000c0d:     0  null
  000c0e:   80  = 0x16 (DW_TAG_typedef)
  000c0f:     DW_AT_name TPI_Type
  000c18:     DW_AT_type indirect DW_FORM_ref2 0xa44
  000c1b:     DW_AT_decl_file 0x1
  000c1c:     DW_AT_decl_line 0x401
  000c1e:     DW_AT_decl_column 0x3
  000c1f:   42  = 0x13 (DW_TAG_structure_type)
  000c20:     DW_AT_sibling 0xcb9
  000c22:     DW_AT_byte_size 0x2c
  000c23:     30  = 0xd (DW_TAG_member)
  000c24:       DW_AT_name TYPE
  000c29:       DW_AT_type indirect DW_FORM_ref2 0x614
  000c2c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000c2f:     30  = 0xd (DW_TAG_member)
  000c30:       DW_AT_name CTRL
  000c35:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c38:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000c3b:     30  = 0xd (DW_TAG_member)
  000c3c:       DW_AT_name RNR
  000c40:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c43:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000c46:     30  = 0xd (DW_TAG_member)
  000c47:       DW_AT_name RBAR
  000c4c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c4f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000c52:     30  = 0xd (DW_TAG_member)
  000c53:       DW_AT_name RASR
  000c58:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c5b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000c5e:     30  = 0xd (DW_TAG_member)
  000c5f:       DW_AT_name RBAR_A1
  000c67:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c6a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000c6d:     30  = 0xd (DW_TAG_member)
  000c6e:       DW_AT_name RASR_A1
  000c76:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c79:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000c7c:     30  = 0xd (DW_TAG_member)
  000c7d:       DW_AT_name RBAR_A2
  000c85:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000c8b:     30  = 0xd (DW_TAG_member)
  000c8c:       DW_AT_name RASR_A2
  000c94:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000c97:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000c9a:     30  = 0xd (DW_TAG_member)
  000c9b:       DW_AT_name RBAR_A3
  000ca3:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000ca6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000ca9:     30  = 0xd (DW_TAG_member)
  000caa:       DW_AT_name RASR_A3
  000cb2:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000cb5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000cb8:     0  null
  000cb9:   80  = 0x16 (DW_TAG_typedef)
  000cba:     DW_AT_name MPU_Type
  000cc3:     DW_AT_type indirect DW_FORM_ref2 0xc1f
  000cc6:     DW_AT_decl_file 0x1
  000cc7:     DW_AT_decl_line 0x48e
  000cc9:     DW_AT_decl_column 0x3
  000cca:   42  = 0x13 (DW_TAG_structure_type)
  000ccb:     DW_AT_sibling 0xd2d
  000ccd:     DW_AT_byte_size 0x18
  000cce:     3  = 0x1 (DW_TAG_array_type)
  000ccf:       DW_AT_sibling 0xcd9
  000cd1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000cd6:       1  = 0x21 (DW_TAG_subrange_type)
  000cd7:         DW_AT_upper_bound 0x0
  000cd8:       0  null
  000cd9:     30  = 0xd (DW_TAG_member)
  000cda:       DW_AT_name RESERVED0
  000ce4:       DW_AT_type indirect DW_FORM_ref2 0xcce
  000ce7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000cea:     30  = 0xd (DW_TAG_member)
  000ceb:       DW_AT_name FPCCR
  000cf1:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000cf4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000cf7:     30  = 0xd (DW_TAG_member)
  000cf8:       DW_AT_name FPCAR
  000cfe:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d01:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000d04:     30  = 0xd (DW_TAG_member)
  000d05:       DW_AT_name FPDSCR
  000d0c:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d0f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000d12:     30  = 0xd (DW_TAG_member)
  000d13:       DW_AT_name MVFR0
  000d19:       DW_AT_type indirect DW_FORM_ref2 0x614
  000d1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000d1f:     30  = 0xd (DW_TAG_member)
  000d20:       DW_AT_name MVFR1
  000d26:       DW_AT_type indirect DW_FORM_ref2 0x614
  000d29:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000d2c:     0  null
  000d2d:   80  = 0x16 (DW_TAG_typedef)
  000d2e:     DW_AT_name FPU_Type
  000d37:     DW_AT_type indirect DW_FORM_ref2 0xcca
  000d3a:     DW_AT_decl_file 0x1
  000d3b:     DW_AT_decl_line 0x4e6
  000d3d:     DW_AT_decl_column 0x3
  000d3e:   42  = 0x13 (DW_TAG_structure_type)
  000d3f:     DW_AT_sibling 0xd77
  000d41:     DW_AT_byte_size 0x10
  000d42:     30  = 0xd (DW_TAG_member)
  000d43:       DW_AT_name DHCSR
  000d49:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d4c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000d4f:     30  = 0xd (DW_TAG_member)
  000d50:       DW_AT_name DCRSR
  000d56:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d59:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000d5c:     30  = 0xd (DW_TAG_member)
  000d5d:       DW_AT_name DCRDR
  000d63:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d66:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000d69:     30  = 0xd (DW_TAG_member)
  000d6a:       DW_AT_name DEMCR
  000d70:       DW_AT_type indirect DW_FORM_ref2 0x4ba
  000d73:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000d76:     0  null
  000d77:   80  = 0x16 (DW_TAG_typedef)
  000d78:     DW_AT_name CoreDebug_Type
  000d87:     DW_AT_type indirect DW_FORM_ref2 0xd3e
  000d8a:     DW_AT_decl_file 0x1
  000d8b:     DW_AT_decl_line 0x54d
  000d8d:     DW_AT_decl_column 0x3
  000d8e:   116  = 0x35 (DW_TAG_volatile_type)
  000d8f:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d94:   113  = 0x34 (DW_TAG_variable)
  000d95:     DW_AT_name ITM_RxBuffer
  000da2:     DW_AT_type indirect DW_FORM_ref2 0xd8e
  000da5:     DW_AT_external 0x1
  000da6:     DW_AT_declaration 0x1
  000da7:   60  = 0x2e (DW_TAG_subprogram)
  000da8:     DW_AT_sibling 0xe04
  000daa:     DW_AT_decl_file 0x1
  000dab:     DW_AT_decl_line 0x5eb
  000dad:     DW_AT_decl_column 0x16
  000dae:     DW_AT_name NVIC_SetPriorityGrouping
  000dc7:     DW_AT_external 0x0
  000dc8:     36  = 0x5 (DW_TAG_formal_parameter)
  000dc9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000dce:       DW_AT_name PriorityGroup
  000ddc:     92  = 0x34 (DW_TAG_variable)
  000ddd:       DW_AT_name reg_value
  000de7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000dec:     92  = 0x34 (DW_TAG_variable)
  000ded:       DW_AT_name PriorityGroupTmp
  000dfe:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000e03:     0  null
  000e04:   59  = 0x2e (DW_TAG_subprogram)
  000e05:     DW_AT_sibling 0xe3b
  000e07:     DW_AT_decl_file 0x1
  000e08:     DW_AT_decl_line 0x5ff
  000e0a:     DW_AT_decl_column 0x1a
  000e0b:     DW_AT_name NVIC_GetPriorityGrouping
  000e24:     DW_AT_external 0x0
  000e25:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000e2a:     97  = 0x34 (DW_TAG_variable)
  000e2b:       DW_AT_name __result
  000e34:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000e39:       DW_AT_artificial 0x1
  000e3a:     0  null
  000e3b:   60  = 0x2e (DW_TAG_subprogram)
  000e3c:     DW_AT_sibling 0xe5e
  000e3e:     DW_AT_decl_file 0x1
  000e3f:     DW_AT_decl_line 0x60b
  000e41:     DW_AT_decl_column 0x16
  000e42:     DW_AT_name NVIC_EnableIRQ
  000e51:     DW_AT_external 0x0
  000e52:     36  = 0x5 (DW_TAG_formal_parameter)
  000e53:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000e58:       DW_AT_name IRQn
  000e5d:     0  null
  000e5e:   60  = 0x2e (DW_TAG_subprogram)
  000e5f:     DW_AT_sibling 0xe82
  000e61:     DW_AT_decl_file 0x1
  000e62:     DW_AT_decl_line 0x617
  000e64:     DW_AT_decl_column 0x16
  000e65:     DW_AT_name NVIC_DisableIRQ
  000e75:     DW_AT_external 0x0
  000e76:     36  = 0x5 (DW_TAG_formal_parameter)
  000e77:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000e7c:       DW_AT_name IRQn
  000e81:     0  null
  000e82:   59  = 0x2e (DW_TAG_subprogram)
  000e83:     DW_AT_sibling 0xebe
  000e85:     DW_AT_decl_file 0x1
  000e86:     DW_AT_decl_line 0x627
  000e88:     DW_AT_decl_column 0x1a
  000e89:     DW_AT_name NVIC_GetPendingIRQ
  000e9c:     DW_AT_external 0x0
  000e9d:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ea2:     36  = 0x5 (DW_TAG_formal_parameter)
  000ea3:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000ea8:       DW_AT_name IRQn
  000ead:     97  = 0x34 (DW_TAG_variable)
  000eae:       DW_AT_name __result
  000eb7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000ebc:       DW_AT_artificial 0x1
  000ebd:     0  null
  000ebe:   60  = 0x2e (DW_TAG_subprogram)
  000ebf:     DW_AT_sibling 0xee5
  000ec1:     DW_AT_decl_file 0x1
  000ec2:     DW_AT_decl_line 0x633
  000ec4:     DW_AT_decl_column 0x16
  000ec5:     DW_AT_name NVIC_SetPendingIRQ
  000ed8:     DW_AT_external 0x0
  000ed9:     36  = 0x5 (DW_TAG_formal_parameter)
  000eda:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000edf:       DW_AT_name IRQn
  000ee4:     0  null
  000ee5:   60  = 0x2e (DW_TAG_subprogram)
  000ee6:     DW_AT_sibling 0xf0e
  000ee8:     DW_AT_decl_file 0x1
  000ee9:     DW_AT_decl_line 0x63f
  000eeb:     DW_AT_decl_column 0x16
  000eec:     DW_AT_name NVIC_ClearPendingIRQ
  000f01:     DW_AT_external 0x0
  000f02:     36  = 0x5 (DW_TAG_formal_parameter)
  000f03:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000f08:       DW_AT_name IRQn
  000f0d:     0  null
  000f0e:   59  = 0x2e (DW_TAG_subprogram)
  000f0f:     DW_AT_sibling 0xf46
  000f11:     DW_AT_decl_file 0x1
  000f12:     DW_AT_decl_line 0x64e
  000f14:     DW_AT_decl_column 0x1a
  000f15:     DW_AT_name NVIC_GetActive
  000f24:     DW_AT_external 0x0
  000f25:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f2a:     36  = 0x5 (DW_TAG_formal_parameter)
  000f2b:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000f30:       DW_AT_name IRQn
  000f35:     97  = 0x34 (DW_TAG_variable)
  000f36:       DW_AT_name __result
  000f3f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f44:       DW_AT_artificial 0x1
  000f45:     0  null
  000f46:   60  = 0x2e (DW_TAG_subprogram)
  000f47:     DW_AT_sibling 0xf7a
  000f49:     DW_AT_decl_file 0x1
  000f4a:     DW_AT_decl_line 0x65d
  000f4c:     DW_AT_decl_column 0x16
  000f4d:     DW_AT_name NVIC_SetPriority
  000f5e:     DW_AT_external 0x0
  000f5f:     36  = 0x5 (DW_TAG_formal_parameter)
  000f60:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000f65:       DW_AT_name IRQn
  000f6a:     36  = 0x5 (DW_TAG_formal_parameter)
  000f6b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f70:       DW_AT_name priority
  000f79:     0  null
  000f7a:   59  = 0x2e (DW_TAG_subprogram)
  000f7b:     DW_AT_sibling 0xfb4
  000f7d:     DW_AT_decl_file 0x1
  000f7e:     DW_AT_decl_line 0x673
  000f80:     DW_AT_decl_column 0x1a
  000f81:     DW_AT_name NVIC_GetPriority
  000f92:     DW_AT_external 0x0
  000f93:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000f98:     36  = 0x5 (DW_TAG_formal_parameter)
  000f99:       DW_AT_type indirect DW_FORM_ref_addr 0x709+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000f9e:       DW_AT_name IRQn
  000fa3:     97  = 0x34 (DW_TAG_variable)
  000fa4:       DW_AT_name __result
  000fad:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fb2:       DW_AT_artificial 0x1
  000fb3:     0  null
  000fb4:   59  = 0x2e (DW_TAG_subprogram)
  000fb5:     DW_AT_sibling 0x1069
  000fb7:     DW_AT_decl_file 0x1
  000fb8:     DW_AT_decl_line 0x68b
  000fba:     DW_AT_decl_column 0x1a
  000fbb:     DW_AT_name NVIC_EncodePriority
  000fcf:     DW_AT_external 0x0
  000fd0:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fd5:     36  = 0x5 (DW_TAG_formal_parameter)
  000fd6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fdb:       DW_AT_name PriorityGroup
  000fe9:     36  = 0x5 (DW_TAG_formal_parameter)
  000fea:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000fef:       DW_AT_name PreemptPriority
  000fff:     36  = 0x5 (DW_TAG_formal_parameter)
  001000:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001005:       DW_AT_name SubPriority
  001011:     97  = 0x34 (DW_TAG_variable)
  001012:       DW_AT_name __result
  00101b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001020:       DW_AT_artificial 0x1
  001021:     92  = 0x34 (DW_TAG_variable)
  001022:       DW_AT_name PriorityGroupTmp
  001033:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001038:     92  = 0x34 (DW_TAG_variable)
  001039:       DW_AT_name PreemptPriorityBits
  00104d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001052:     92  = 0x34 (DW_TAG_variable)
  001053:       DW_AT_name SubPriorityBits
  001063:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001068:     0  null
  001069:   60  = 0x2e (DW_TAG_subprogram)
  00106a:     DW_AT_sibling 0x1116
  00106c:     DW_AT_decl_file 0x1
  00106d:     DW_AT_decl_line 0x6a7
  00106f:     DW_AT_decl_column 0x16
  001070:     DW_AT_name NVIC_DecodePriority
  001084:     DW_AT_external 0x0
  001085:     36  = 0x5 (DW_TAG_formal_parameter)
  001086:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00108b:       DW_AT_name Priority
  001094:     36  = 0x5 (DW_TAG_formal_parameter)
  001095:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00109a:       DW_AT_name PriorityGroup
  0010a8:     36  = 0x5 (DW_TAG_formal_parameter)
  0010a9:       DW_AT_type indirect DW_FORM_ref2 0x1116
  0010ac:       DW_AT_name pPreemptPriority
  0010bd:     36  = 0x5 (DW_TAG_formal_parameter)
  0010be:       DW_AT_type indirect DW_FORM_ref2 0x1116
  0010c1:       DW_AT_name pSubPriority
  0010ce:     92  = 0x34 (DW_TAG_variable)
  0010cf:       DW_AT_name PriorityGroupTmp
  0010e0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0010e5:     92  = 0x34 (DW_TAG_variable)
  0010e6:       DW_AT_name PreemptPriorityBits
  0010fa:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0010ff:     92  = 0x34 (DW_TAG_variable)
  001100:       DW_AT_name SubPriorityBits
  001110:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001115:     0  null
  001116:   34  = 0xf (DW_TAG_pointer_type)
  001117:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00111c:   60  = 0x2e (DW_TAG_subprogram)
  00111d:     DW_AT_sibling 0x1136
  00111f:     DW_AT_decl_file 0x1
  001120:     DW_AT_decl_line 0x6b9
  001122:     DW_AT_decl_column 0x16
  001123:     DW_AT_name NVIC_SystemReset
  001134:     DW_AT_external 0x0
  001135:     0  null
  001136:   59  = 0x2e (DW_TAG_subprogram)
  001137:     DW_AT_sibling 0x116f
  001139:     DW_AT_decl_file 0x1
  00113a:     DW_AT_decl_line 0x6e0
  00113c:     DW_AT_decl_column 0x1a
  00113d:     DW_AT_name SysTick_Config
  00114c:     DW_AT_external 0x0
  00114d:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001152:     36  = 0x5 (DW_TAG_formal_parameter)
  001153:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001158:       DW_AT_name ticks
  00115e:     97  = 0x34 (DW_TAG_variable)
  00115f:       DW_AT_name __result
  001168:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00116d:       DW_AT_artificial 0x1
  00116e:     0  null
  00116f:   59  = 0x2e (DW_TAG_subprogram)
  001170:     DW_AT_sibling 0x11a3
  001172:     DW_AT_decl_file 0x1
  001173:     DW_AT_decl_line 0x708
  001175:     DW_AT_decl_column 0x1a
  001176:     DW_AT_name ITM_SendChar
  001183:     DW_AT_external 0x0
  001184:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001189:     36  = 0x5 (DW_TAG_formal_parameter)
  00118a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00118f:       DW_AT_name ch
  001192:     97  = 0x34 (DW_TAG_variable)
  001193:       DW_AT_name __result
  00119c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011a1:       DW_AT_artificial 0x1
  0011a2:     0  null
  0011a3:   59  = 0x2e (DW_TAG_subprogram)
  0011a4:     DW_AT_sibling 0x11da
  0011a6:     DW_AT_decl_file 0x1
  0011a7:     DW_AT_decl_line 0x71b
  0011a9:     DW_AT_decl_column 0x19
  0011aa:     DW_AT_name ITM_ReceiveChar
  0011ba:     DW_AT_external 0x0
  0011bb:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011c0:     97  = 0x34 (DW_TAG_variable)
  0011c1:       DW_AT_name __result
  0011ca:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011cf:       DW_AT_artificial 0x1
  0011d0:     92  = 0x34 (DW_TAG_variable)
  0011d1:       DW_AT_name ch
  0011d4:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011d9:     0  null
  0011da:   59  = 0x2e (DW_TAG_subprogram)
  0011db:     DW_AT_sibling 0x1206
  0011dd:     DW_AT_decl_file 0x1
  0011de:     DW_AT_decl_line 0x72e
  0011e0:     DW_AT_decl_column 0x19
  0011e1:     DW_AT_name ITM_CheckChar
  0011ef:     DW_AT_external 0x0
  0011f0:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011f5:     97  = 0x34 (DW_TAG_variable)
  0011f6:       DW_AT_name __result
  0011ff:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001204:       DW_AT_artificial 0x1
  001205:     0  null
  001206:   0  null
  001207: 0  padding


** Section #194 '.rel.debug_info' (SHT_REL)
    Size   : 856 bytes (alignment 4)
    Symbol table #174 '.symtab'
    107 relocations applied to section #43 '.debug_info'


** Section #44 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 35 bytes

0x00000000:  Compilation unit (35 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$core_cm4.h$.2_r$7200_rBaxD86$Euf_D60000
0x0000000a:    4616 bytes generated for unit
0x0000000e:      Offset 0xd94 (0xd94)
0x00000012:        49 54 4d 5f 52 78 42 75 66 66 65 72    ITM_RxBuffer
0x0000001e:        00                                     
0x0000001f:    End of list for compilation unit (zero offset)


** Section #195 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #44 '.debug_pubnames'


** Section #45 '__ARM_grp.system_stm32f4xx.h.2_Wu2000_5CSOuGZ_0Ha_f00000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #46 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  000000: include at line 0 - file 1
  000003: line 40 define __SYSTEM_STM32F4XX_H 
  00001b: end include
  00001c: end of translation unit


** Section #47 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 108 bytes

  000000: Header:
    length 104 (not including this field)
    version 3
    prologue length 92
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00004e:  directory ""                 : 00
  00004f:  file "system_stm32f4xx.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 73 74 6d 33 32 66 34 78 78 2e 68 00 01 00 00
  000065:  file ""                      : 00
  000066:  DW_LNS_negate_stmt           : 06
  000067:  DW_LNS_negate_stmt           : 06
  000068:  DW_LNS_negate_stmt           : 06
  000069:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h:1.0 [


** Section #48 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 352 bytes

  000000: Header:
    size 0x15c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h
  000051:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000098:   DW_AT_language DW_LANG_C89
  00009a:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00013b:   DW_AT_macro_info 0x0
  00013f:   DW_AT_stmt_list 0x0
  000143:   113  = 0x34 (DW_TAG_variable)
  000144:     DW_AT_name SystemCoreClock
  000154:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000159:     DW_AT_external 0x1
  00015a:     DW_AT_declaration 0x1
  00015b:   0  null
  00015c: 0  padding
  00015d: 0  padding
  00015e: 0  padding
  00015f: 0  padding


** Section #196 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #174 '.symtab'
    4 relocations applied to section #48 '.debug_info'


** Section #49 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$system_stm32f4xx.h$.2_Wu2000_5CSOuGZ_0Ha_f00000
0x0000000a:    352 bytes generated for unit
0x0000000e:      Offset 0x143 (0x143)
0x00000012:        53 79 73 74 65 6d 43 6f 72 65 43 6c    SystemCoreCl
0x0000001e:        6f 63 6b 00                            ock
0x00000022:    End of list for compilation unit (zero offset)


** Section #197 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'
    1 relocations applied to section #49 '.debug_pubnames'


** Section #50 '__ARM_grp.stm32f4xx.h.2_U4O100_4IR$75CTS33_E10000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #51 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 225568 bytes

  000000: include at line 0 - file 1
  000003: line 54 define __STM32F4xx_H 
  000014: line 144 define HSE_VALUE ((uint32_t)25000000)
  000036: line 156 define HSE_STARTUP_TIMEOUT ((uint16_t)0x05000)
  000061: line 160 define HSI_VALUE ((uint32_t)16000000)
  000083: line 166 define __STM32F4XX_STDPERIPH_VERSION_MAIN (0x01)
  0000b0: line 167 define __STM32F4XX_STDPERIPH_VERSION_SUB1 (0x08)
  0000dd: line 168 define __STM32F4XX_STDPERIPH_VERSION_SUB2 (0x00)
  00010a: line 169 define __STM32F4XX_STDPERIPH_VERSION_RC (0x00)
  000135: line 170 define __STM32F4XX_STDPERIPH_VERSION ((__STM32F4XX_STDPERIPH_VERSION_MAIN << 24) |(__STM32F4XX_STDPERIPH_VERSION_SUB1 << 16) |(__STM32F4XX_STDPERIPH_VERSION_SUB2 << 8) |(__STM32F4XX_STDPERIPH_VERSION_RC))
  0001fe: line 186 define __CM4_REV 0x0001
  000212: line 187 define __MPU_PRESENT 1
  000225: line 188 define __NVIC_PRIO_BITS 4
  00023b: line 189 define __Vendor_SysTickConfig 0
  000257: line 190 define __FPU_PRESENT 1
  00026a: include at line 817 - file 2
  00026e: end include
  00026f: include at line 818 - file 3
  000273: end include
  000274: include at line 819 - file 4
  000278: end include
  000279: line 860 define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
  0002c5: line 2037 define FLASH_BASE ((uint32_t)0x08000000)
  0002ea: line 2038 define CCMDATARAM_BASE ((uint32_t)0x10000000)
  000314: line 2039 define SRAM1_BASE ((uint32_t)0x20000000)
  000339: line 2041 define SRAM2_BASE ((uint32_t)0x2001C000)
  00035e: line 2042 define SRAM3_BASE ((uint32_t)0x20020000)
  000383: line 2050 define PERIPH_BASE ((uint32_t)0x40000000)
  0003a9: line 2051 define BKPSRAM_BASE ((uint32_t)0x40024000)
  0003d0: line 2054 define FSMC_R_BASE ((uint32_t)0xA0000000)
  0003f6: line 2065 define CCMDATARAM_BB_BASE ((uint32_t)0x12000000)
  000423: line 2066 define SRAM1_BB_BASE ((uint32_t)0x22000000)
  00044b: line 2068 define SRAM2_BB_BASE ((uint32_t)0x22380000)
  000473: line 2069 define SRAM3_BB_BASE ((uint32_t)0x22400000)
  00049b: line 2077 define PERIPH_BB_BASE ((uint32_t)0x42000000)
  0004c4: line 2078 define BKPSRAM_BB_BASE ((uint32_t)0x42480000)
  0004ee: line 2081 define SRAM_BASE SRAM1_BASE
  000506: line 2082 define SRAM_BB_BASE SRAM1_BB_BASE
  000524: line 2086 define APB1PERIPH_BASE PERIPH_BASE
  000543: line 2087 define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
  000571: line 2088 define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000)
  00059f: line 2089 define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000)
  0005cd: line 2092 define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
  0005f5: line 2093 define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
  00061d: line 2094 define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
  000645: line 2095 define TIM5_BASE (APB1PERIPH_BASE + 0x0C00)
  00066d: line 2096 define TIM6_BASE (APB1PERIPH_BASE + 0x1000)
  000695: line 2097 define TIM7_BASE (APB1PERIPH_BASE + 0x1400)
  0006bd: line 2101 define TIM12_BASE (APB1PERIPH_BASE + 0x1800)
  0006e6: line 2102 define TIM13_BASE (APB1PERIPH_BASE + 0x1C00)
  00070f: line 2103 define TIM14_BASE (APB1PERIPH_BASE + 0x2000)
  000738: line 2104 define RTC_BASE (APB1PERIPH_BASE + 0x2800)
  00075f: line 2105 define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
  000787: line 2106 define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
  0007af: line 2107 define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400)
  0007da: line 2108 define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
  000802: line 2109 define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)
  00082a: line 2113 define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000)
  000855: line 2114 define USART2_BASE (APB1PERIPH_BASE + 0x4400)
  00087f: line 2115 define USART3_BASE (APB1PERIPH_BASE + 0x4800)
  0008a9: line 2116 define UART4_BASE (APB1PERIPH_BASE + 0x4C00)
  0008d2: line 2117 define UART5_BASE (APB1PERIPH_BASE + 0x5000)
  0008fb: line 2118 define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
  000923: line 2119 define I2C2_BASE (APB1PERIPH_BASE + 0x5800)
  00094b: line 2120 define I2C3_BASE (APB1PERIPH_BASE + 0x5C00)
  000973: line 2124 define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
  00099b: line 2125 define CAN2_BASE (APB1PERIPH_BASE + 0x6800)
  0009c3: line 2132 define PWR_BASE (APB1PERIPH_BASE + 0x7000)
  0009ea: line 2133 define DAC_BASE (APB1PERIPH_BASE + 0x7400)
  000a11: line 2134 define UART7_BASE (APB1PERIPH_BASE + 0x7800)
  000a3a: line 2135 define UART8_BASE (APB1PERIPH_BASE + 0x7C00)
  000a63: line 2138 define TIM1_BASE (APB2PERIPH_BASE + 0x0000)
  000a8b: line 2139 define TIM8_BASE (APB2PERIPH_BASE + 0x0400)
  000ab3: line 2140 define USART1_BASE (APB2PERIPH_BASE + 0x1000)
  000add: line 2141 define USART6_BASE (APB2PERIPH_BASE + 0x1400)
  000b07: line 2142 define UART9_BASE (APB2PERIPH_BASE + 0x1800U)
  000b31: line 2143 define UART10_BASE (APB2PERIPH_BASE + 0x1C00U)
  000b5c: line 2144 define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
  000b84: line 2145 define ADC2_BASE (APB2PERIPH_BASE + 0x2100)
  000bac: line 2146 define ADC3_BASE (APB2PERIPH_BASE + 0x2200)
  000bd4: line 2147 define ADC_BASE (APB2PERIPH_BASE + 0x2300)
  000bfb: line 2148 define SDIO_BASE (APB2PERIPH_BASE + 0x2C00)
  000c23: line 2149 define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
  000c4b: line 2150 define SPI4_BASE (APB2PERIPH_BASE + 0x3400)
  000c73: line 2151 define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800)
  000c9d: line 2152 define EXTI_BASE (APB2PERIPH_BASE + 0x3C00)
  000cc5: line 2153 define TIM9_BASE (APB2PERIPH_BASE + 0x4000)
  000ced: line 2154 define TIM10_BASE (APB2PERIPH_BASE + 0x4400)
  000d16: line 2155 define TIM11_BASE (APB2PERIPH_BASE + 0x4800)
  000d3f: line 2156 define SPI5_BASE (APB2PERIPH_BASE + 0x5000)
  000d67: line 2157 define SPI6_BASE (APB2PERIPH_BASE + 0x5400)
  000d8f: line 2158 define SAI1_BASE (APB2PERIPH_BASE + 0x5800)
  000db7: line 2159 define SAI1_Block_A_BASE (SAI1_BASE + 0x004)
  000de0: line 2160 define SAI1_Block_B_BASE (SAI1_BASE + 0x024)
  000e09: line 2166 define LTDC_BASE (APB2PERIPH_BASE + 0x6800)
  000e31: line 2167 define LTDC_Layer1_BASE (LTDC_BASE + 0x84)
  000e58: line 2168 define LTDC_Layer2_BASE (LTDC_BASE + 0x104)
  000e80: line 2207 define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
  000ea9: line 2208 define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400)
  000ed2: line 2209 define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800)
  000efb: line 2210 define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00)
  000f24: line 2211 define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000)
  000f4d: line 2212 define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400)
  000f76: line 2213 define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800)
  000f9f: line 2214 define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00)
  000fc8: line 2215 define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000)
  000ff1: line 2216 define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400)
  00101a: line 2217 define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800)
  001043: line 2218 define CRC_BASE (AHB1PERIPH_BASE + 0x3000)
  00106a: line 2219 define RCC_BASE (AHB1PERIPH_BASE + 0x3800)
  001091: line 2220 define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00)
  0010bc: line 2221 define DMA1_BASE (AHB1PERIPH_BASE + 0x6000)
  0010e4: line 2222 define DMA1_Stream0_BASE (DMA1_BASE + 0x010)
  00110d: line 2223 define DMA1_Stream1_BASE (DMA1_BASE + 0x028)
  001136: line 2224 define DMA1_Stream2_BASE (DMA1_BASE + 0x040)
  00115f: line 2225 define DMA1_Stream3_BASE (DMA1_BASE + 0x058)
  001188: line 2226 define DMA1_Stream4_BASE (DMA1_BASE + 0x070)
  0011b1: line 2227 define DMA1_Stream5_BASE (DMA1_BASE + 0x088)
  0011da: line 2228 define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0)
  001203: line 2229 define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8)
  00122c: line 2230 define DMA2_BASE (AHB1PERIPH_BASE + 0x6400)
  001254: line 2231 define DMA2_Stream0_BASE (DMA2_BASE + 0x010)
  00127d: line 2232 define DMA2_Stream1_BASE (DMA2_BASE + 0x028)
  0012a6: line 2233 define DMA2_Stream2_BASE (DMA2_BASE + 0x040)
  0012cf: line 2234 define DMA2_Stream3_BASE (DMA2_BASE + 0x058)
  0012f8: line 2235 define DMA2_Stream4_BASE (DMA2_BASE + 0x070)
  001321: line 2236 define DMA2_Stream5_BASE (DMA2_BASE + 0x088)
  00134a: line 2237 define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0)
  001373: line 2238 define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8)
  00139c: line 2239 define ETH_BASE (AHB1PERIPH_BASE + 0x8000)
  0013c3: line 2240 define ETH_MAC_BASE (ETH_BASE)
  0013de: line 2241 define ETH_MMC_BASE (ETH_BASE + 0x0100)
  001402: line 2242 define ETH_PTP_BASE (ETH_BASE + 0x0700)
  001426: line 2243 define ETH_DMA_BASE (ETH_BASE + 0x1000)
  00144a: line 2244 define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000)
  001473: line 2247 define DCMI_BASE (AHB2PERIPH_BASE + 0x50000)
  00149c: line 2248 define CRYP_BASE (AHB2PERIPH_BASE + 0x60000)
  0014c5: line 2249 define HASH_BASE (AHB2PERIPH_BASE + 0x60400)
  0014ee: line 2250 define HASH_DIGEST_BASE (AHB2PERIPH_BASE + 0x60710)
  00151e: line 2251 define RNG_BASE (AHB2PERIPH_BASE + 0x60800)
  001546: line 2255 define FSMC_Bank1_R_BASE (FSMC_R_BASE + 0x0000)
  001572: line 2256 define FSMC_Bank1E_R_BASE (FSMC_R_BASE + 0x0104)
  00159f: line 2257 define FSMC_Bank2_R_BASE (FSMC_R_BASE + 0x0060)
  0015cb: line 2258 define FSMC_Bank3_R_BASE (FSMC_R_BASE + 0x0080)
  0015f7: line 2259 define FSMC_Bank4_R_BASE (FSMC_R_BASE + 0x00A0)
  001623: line 2273 define DBGMCU_BASE ((uint32_t )0xE0042000)
  00164a: line 2285 define TIM2 ((TIM_TypeDef *) TIM2_BASE)
  00166e: line 2286 define TIM3 ((TIM_TypeDef *) TIM3_BASE)
  001692: line 2287 define TIM4 ((TIM_TypeDef *) TIM4_BASE)
  0016b6: line 2288 define TIM5 ((TIM_TypeDef *) TIM5_BASE)
  0016da: line 2289 define TIM6 ((TIM_TypeDef *) TIM6_BASE)
  0016fe: line 2290 define TIM7 ((TIM_TypeDef *) TIM7_BASE)
  001722: line 2291 define TIM12 ((TIM_TypeDef *) TIM12_BASE)
  001748: line 2292 define TIM13 ((TIM_TypeDef *) TIM13_BASE)
  00176e: line 2293 define TIM14 ((TIM_TypeDef *) TIM14_BASE)
  001794: line 2294 define RTC ((RTC_TypeDef *) RTC_BASE)
  0017b6: line 2295 define WWDG ((WWDG_TypeDef *) WWDG_BASE)
  0017db: line 2296 define IWDG ((IWDG_TypeDef *) IWDG_BASE)
  001800: line 2297 define I2S2ext ((SPI_TypeDef *) I2S2ext_BASE)
  00182a: line 2298 define SPI2 ((SPI_TypeDef *) SPI2_BASE)
  00184e: line 2299 define SPI3 ((SPI_TypeDef *) SPI3_BASE)
  001872: line 2303 define I2S3ext ((SPI_TypeDef *) I2S3ext_BASE)
  00189c: line 2304 define USART2 ((USART_TypeDef *) USART2_BASE)
  0018c6: line 2305 define USART3 ((USART_TypeDef *) USART3_BASE)
  0018f0: line 2306 define UART4 ((USART_TypeDef *) UART4_BASE)
  001918: line 2307 define UART5 ((USART_TypeDef *) UART5_BASE)
  001940: line 2308 define I2C1 ((I2C_TypeDef *) I2C1_BASE)
  001964: line 2309 define I2C2 ((I2C_TypeDef *) I2C2_BASE)
  001988: line 2310 define I2C3 ((I2C_TypeDef *) I2C3_BASE)
  0019ac: line 2317 define CAN1 ((CAN_TypeDef *) CAN1_BASE)
  0019d0: line 2318 define CAN2 ((CAN_TypeDef *) CAN2_BASE)
  0019f4: line 2325 define PWR ((PWR_TypeDef *) PWR_BASE)
  001a16: line 2326 define DAC ((DAC_TypeDef *) DAC_BASE)
  001a38: line 2327 define UART7 ((USART_TypeDef *) UART7_BASE)
  001a60: line 2328 define UART8 ((USART_TypeDef *) UART8_BASE)
  001a88: line 2329 define UART9 ((USART_TypeDef *) UART9_BASE)
  001ab0: line 2330 define UART10 ((USART_TypeDef *) UART10_BASE)
  001ada: line 2331 define TIM1 ((TIM_TypeDef *) TIM1_BASE)
  001afe: line 2332 define TIM8 ((TIM_TypeDef *) TIM8_BASE)
  001b22: line 2333 define USART1 ((USART_TypeDef *) USART1_BASE)
  001b4c: line 2334 define USART6 ((USART_TypeDef *) USART6_BASE)
  001b76: line 2335 define ADC ((ADC_Common_TypeDef *) ADC_BASE)
  001b9f: line 2336 define ADC1 ((ADC_TypeDef *) ADC1_BASE)
  001bc3: line 2337 define ADC2 ((ADC_TypeDef *) ADC2_BASE)
  001be7: line 2338 define ADC3 ((ADC_TypeDef *) ADC3_BASE)
  001c0b: line 2339 define SDIO ((SDIO_TypeDef *) SDIO_BASE)
  001c30: line 2340 define SPI1 ((SPI_TypeDef *) SPI1_BASE)
  001c54: line 2341 define SPI4 ((SPI_TypeDef *) SPI4_BASE)
  001c78: line 2342 define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
  001ca3: line 2343 define EXTI ((EXTI_TypeDef *) EXTI_BASE)
  001cc8: line 2344 define TIM9 ((TIM_TypeDef *) TIM9_BASE)
  001cec: line 2345 define TIM10 ((TIM_TypeDef *) TIM10_BASE)
  001d12: line 2346 define TIM11 ((TIM_TypeDef *) TIM11_BASE)
  001d38: line 2347 define SPI5 ((SPI_TypeDef *) SPI5_BASE)
  001d5c: line 2348 define SPI6 ((SPI_TypeDef *) SPI6_BASE)
  001d80: line 2349 define SAI1 ((SAI_TypeDef *) SAI1_BASE)
  001da4: line 2350 define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
  001ddd: line 2351 define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
  001e16: line 2357 define LTDC ((LTDC_TypeDef *)LTDC_BASE)
  001e3a: line 2358 define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
  001e72: line 2359 define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
  001eaa: line 2385 define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
  001ed1: line 2386 define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
  001ef8: line 2387 define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
  001f1f: line 2388 define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
  001f46: line 2389 define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
  001f6d: line 2390 define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
  001f94: line 2391 define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
  001fbb: line 2392 define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
  001fe2: line 2393 define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)
  002009: line 2394 define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
  002030: line 2395 define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
  002057: line 2396 define CRC ((CRC_TypeDef *) CRC_BASE)
  002079: line 2397 define RCC ((RCC_TypeDef *) RCC_BASE)
  00209b: line 2398 define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
  0020c5: line 2399 define DMA1 ((DMA_TypeDef *) DMA1_BASE)
  0020e9: line 2400 define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
  002124: line 2401 define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
  00215f: line 2402 define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
  00219a: line 2403 define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
  0021d5: line 2404 define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
  002210: line 2405 define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
  00224b: line 2406 define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
  002286: line 2407 define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
  0022c1: line 2408 define DMA2 ((DMA_TypeDef *) DMA2_BASE)
  0022e5: line 2409 define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
  002320: line 2410 define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
  00235b: line 2411 define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
  002396: line 2412 define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
  0023d1: line 2413 define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
  00240c: line 2414 define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
  002447: line 2415 define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
  002482: line 2416 define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
  0024bd: line 2417 define ETH ((ETH_TypeDef *) ETH_BASE)
  0024df: line 2418 define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)
  002506: line 2419 define DCMI ((DCMI_TypeDef *) DCMI_BASE)
  00252b: line 2420 define CRYP ((CRYP_TypeDef *) CRYP_BASE)
  002550: line 2421 define HASH ((HASH_TypeDef *) HASH_BASE)
  002575: line 2422 define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)
  0025af: line 2423 define RNG ((RNG_TypeDef *) RNG_BASE)
  0025d1: line 2426 define FSMC_Bank1 ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
  00260a: line 2427 define FSMC_Bank1E ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
  002646: line 2428 define FSMC_Bank2 ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
  00267f: line 2429 define FSMC_Bank3 ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
  0026b8: line 2430 define FSMC_Bank4 ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
  0026f1: line 2442 define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
  00271c: line 2466 define ADC_SR_AWD ((uint8_t)0x01)
  00273a: line 2467 define ADC_SR_EOC ((uint8_t)0x02)
  002758: line 2468 define ADC_SR_JEOC ((uint8_t)0x04)
  002777: line 2469 define ADC_SR_JSTRT ((uint8_t)0x08)
  002797: line 2470 define ADC_SR_STRT ((uint8_t)0x10)
  0027b6: line 2471 define ADC_SR_OVR ((uint8_t)0x20)
  0027d4: line 2474 define ADC_CR1_AWDCH ((uint32_t)0x0000001F)
  0027fc: line 2475 define ADC_CR1_AWDCH_0 ((uint32_t)0x00000001)
  002826: line 2476 define ADC_CR1_AWDCH_1 ((uint32_t)0x00000002)
  002850: line 2477 define ADC_CR1_AWDCH_2 ((uint32_t)0x00000004)
  00287a: line 2478 define ADC_CR1_AWDCH_3 ((uint32_t)0x00000008)
  0028a4: line 2479 define ADC_CR1_AWDCH_4 ((uint32_t)0x00000010)
  0028ce: line 2480 define ADC_CR1_EOCIE ((uint32_t)0x00000020)
  0028f6: line 2481 define ADC_CR1_AWDIE ((uint32_t)0x00000040)
  00291e: line 2482 define ADC_CR1_JEOCIE ((uint32_t)0x00000080)
  002947: line 2483 define ADC_CR1_SCAN ((uint32_t)0x00000100)
  00296e: line 2484 define ADC_CR1_AWDSGL ((uint32_t)0x00000200)
  002997: line 2485 define ADC_CR1_JAUTO ((uint32_t)0x00000400)
  0029bf: line 2486 define ADC_CR1_DISCEN ((uint32_t)0x00000800)
  0029e8: line 2487 define ADC_CR1_JDISCEN ((uint32_t)0x00001000)
  002a12: line 2488 define ADC_CR1_DISCNUM ((uint32_t)0x0000E000)
  002a3c: line 2489 define ADC_CR1_DISCNUM_0 ((uint32_t)0x00002000)
  002a68: line 2490 define ADC_CR1_DISCNUM_1 ((uint32_t)0x00004000)
  002a94: line 2491 define ADC_CR1_DISCNUM_2 ((uint32_t)0x00008000)
  002ac0: line 2492 define ADC_CR1_JAWDEN ((uint32_t)0x00400000)
  002ae9: line 2493 define ADC_CR1_AWDEN ((uint32_t)0x00800000)
  002b11: line 2494 define ADC_CR1_RES ((uint32_t)0x03000000)
  002b37: line 2495 define ADC_CR1_RES_0 ((uint32_t)0x01000000)
  002b5f: line 2496 define ADC_CR1_RES_1 ((uint32_t)0x02000000)
  002b87: line 2497 define ADC_CR1_OVRIE ((uint32_t)0x04000000)
  002baf: line 2500 define ADC_CR2_ADON ((uint32_t)0x00000001)
  002bd6: line 2501 define ADC_CR2_CONT ((uint32_t)0x00000002)
  002bfd: line 2502 define ADC_CR2_DMA ((uint32_t)0x00000100)
  002c23: line 2503 define ADC_CR2_DDS ((uint32_t)0x00000200)
  002c49: line 2504 define ADC_CR2_EOCS ((uint32_t)0x00000400)
  002c70: line 2505 define ADC_CR2_ALIGN ((uint32_t)0x00000800)
  002c98: line 2506 define ADC_CR2_JEXTSEL ((uint32_t)0x000F0000)
  002cc2: line 2507 define ADC_CR2_JEXTSEL_0 ((uint32_t)0x00010000)
  002cee: line 2508 define ADC_CR2_JEXTSEL_1 ((uint32_t)0x00020000)
  002d1a: line 2509 define ADC_CR2_JEXTSEL_2 ((uint32_t)0x00040000)
  002d46: line 2510 define ADC_CR2_JEXTSEL_3 ((uint32_t)0x00080000)
  002d72: line 2511 define ADC_CR2_JEXTEN ((uint32_t)0x00300000)
  002d9b: line 2512 define ADC_CR2_JEXTEN_0 ((uint32_t)0x00100000)
  002dc6: line 2513 define ADC_CR2_JEXTEN_1 ((uint32_t)0x00200000)
  002df1: line 2514 define ADC_CR2_JSWSTART ((uint32_t)0x00400000)
  002e1c: line 2515 define ADC_CR2_EXTSEL ((uint32_t)0x0F000000)
  002e45: line 2516 define ADC_CR2_EXTSEL_0 ((uint32_t)0x01000000)
  002e70: line 2517 define ADC_CR2_EXTSEL_1 ((uint32_t)0x02000000)
  002e9b: line 2518 define ADC_CR2_EXTSEL_2 ((uint32_t)0x04000000)
  002ec6: line 2519 define ADC_CR2_EXTSEL_3 ((uint32_t)0x08000000)
  002ef1: line 2520 define ADC_CR2_EXTEN ((uint32_t)0x30000000)
  002f19: line 2521 define ADC_CR2_EXTEN_0 ((uint32_t)0x10000000)
  002f43: line 2522 define ADC_CR2_EXTEN_1 ((uint32_t)0x20000000)
  002f6d: line 2523 define ADC_CR2_SWSTART ((uint32_t)0x40000000)
  002f97: line 2526 define ADC_SMPR1_SMP10 ((uint32_t)0x00000007)
  002fc1: line 2527 define ADC_SMPR1_SMP10_0 ((uint32_t)0x00000001)
  002fed: line 2528 define ADC_SMPR1_SMP10_1 ((uint32_t)0x00000002)
  003019: line 2529 define ADC_SMPR1_SMP10_2 ((uint32_t)0x00000004)
  003045: line 2530 define ADC_SMPR1_SMP11 ((uint32_t)0x00000038)
  00306f: line 2531 define ADC_SMPR1_SMP11_0 ((uint32_t)0x00000008)
  00309b: line 2532 define ADC_SMPR1_SMP11_1 ((uint32_t)0x00000010)
  0030c7: line 2533 define ADC_SMPR1_SMP11_2 ((uint32_t)0x00000020)
  0030f3: line 2534 define ADC_SMPR1_SMP12 ((uint32_t)0x000001C0)
  00311d: line 2535 define ADC_SMPR1_SMP12_0 ((uint32_t)0x00000040)
  003149: line 2536 define ADC_SMPR1_SMP12_1 ((uint32_t)0x00000080)
  003175: line 2537 define ADC_SMPR1_SMP12_2 ((uint32_t)0x00000100)
  0031a1: line 2538 define ADC_SMPR1_SMP13 ((uint32_t)0x00000E00)
  0031cb: line 2539 define ADC_SMPR1_SMP13_0 ((uint32_t)0x00000200)
  0031f7: line 2540 define ADC_SMPR1_SMP13_1 ((uint32_t)0x00000400)
  003223: line 2541 define ADC_SMPR1_SMP13_2 ((uint32_t)0x00000800)
  00324f: line 2542 define ADC_SMPR1_SMP14 ((uint32_t)0x00007000)
  003279: line 2543 define ADC_SMPR1_SMP14_0 ((uint32_t)0x00001000)
  0032a5: line 2544 define ADC_SMPR1_SMP14_1 ((uint32_t)0x00002000)
  0032d1: line 2545 define ADC_SMPR1_SMP14_2 ((uint32_t)0x00004000)
  0032fd: line 2546 define ADC_SMPR1_SMP15 ((uint32_t)0x00038000)
  003327: line 2547 define ADC_SMPR1_SMP15_0 ((uint32_t)0x00008000)
  003353: line 2548 define ADC_SMPR1_SMP15_1 ((uint32_t)0x00010000)
  00337f: line 2549 define ADC_SMPR1_SMP15_2 ((uint32_t)0x00020000)
  0033ab: line 2550 define ADC_SMPR1_SMP16 ((uint32_t)0x001C0000)
  0033d5: line 2551 define ADC_SMPR1_SMP16_0 ((uint32_t)0x00040000)
  003401: line 2552 define ADC_SMPR1_SMP16_1 ((uint32_t)0x00080000)
  00342d: line 2553 define ADC_SMPR1_SMP16_2 ((uint32_t)0x00100000)
  003459: line 2554 define ADC_SMPR1_SMP17 ((uint32_t)0x00E00000)
  003483: line 2555 define ADC_SMPR1_SMP17_0 ((uint32_t)0x00200000)
  0034af: line 2556 define ADC_SMPR1_SMP17_1 ((uint32_t)0x00400000)
  0034db: line 2557 define ADC_SMPR1_SMP17_2 ((uint32_t)0x00800000)
  003507: line 2558 define ADC_SMPR1_SMP18 ((uint32_t)0x07000000)
  003531: line 2559 define ADC_SMPR1_SMP18_0 ((uint32_t)0x01000000)
  00355d: line 2560 define ADC_SMPR1_SMP18_1 ((uint32_t)0x02000000)
  003589: line 2561 define ADC_SMPR1_SMP18_2 ((uint32_t)0x04000000)
  0035b5: line 2564 define ADC_SMPR2_SMP0 ((uint32_t)0x00000007)
  0035de: line 2565 define ADC_SMPR2_SMP0_0 ((uint32_t)0x00000001)
  003609: line 2566 define ADC_SMPR2_SMP0_1 ((uint32_t)0x00000002)
  003634: line 2567 define ADC_SMPR2_SMP0_2 ((uint32_t)0x00000004)
  00365f: line 2568 define ADC_SMPR2_SMP1 ((uint32_t)0x00000038)
  003688: line 2569 define ADC_SMPR2_SMP1_0 ((uint32_t)0x00000008)
  0036b3: line 2570 define ADC_SMPR2_SMP1_1 ((uint32_t)0x00000010)
  0036de: line 2571 define ADC_SMPR2_SMP1_2 ((uint32_t)0x00000020)
  003709: line 2572 define ADC_SMPR2_SMP2 ((uint32_t)0x000001C0)
  003732: line 2573 define ADC_SMPR2_SMP2_0 ((uint32_t)0x00000040)
  00375d: line 2574 define ADC_SMPR2_SMP2_1 ((uint32_t)0x00000080)
  003788: line 2575 define ADC_SMPR2_SMP2_2 ((uint32_t)0x00000100)
  0037b3: line 2576 define ADC_SMPR2_SMP3 ((uint32_t)0x00000E00)
  0037dc: line 2577 define ADC_SMPR2_SMP3_0 ((uint32_t)0x00000200)
  003807: line 2578 define ADC_SMPR2_SMP3_1 ((uint32_t)0x00000400)
  003832: line 2579 define ADC_SMPR2_SMP3_2 ((uint32_t)0x00000800)
  00385d: line 2580 define ADC_SMPR2_SMP4 ((uint32_t)0x00007000)
  003886: line 2581 define ADC_SMPR2_SMP4_0 ((uint32_t)0x00001000)
  0038b1: line 2582 define ADC_SMPR2_SMP4_1 ((uint32_t)0x00002000)
  0038dc: line 2583 define ADC_SMPR2_SMP4_2 ((uint32_t)0x00004000)
  003907: line 2584 define ADC_SMPR2_SMP5 ((uint32_t)0x00038000)
  003930: line 2585 define ADC_SMPR2_SMP5_0 ((uint32_t)0x00008000)
  00395b: line 2586 define ADC_SMPR2_SMP5_1 ((uint32_t)0x00010000)
  003986: line 2587 define ADC_SMPR2_SMP5_2 ((uint32_t)0x00020000)
  0039b1: line 2588 define ADC_SMPR2_SMP6 ((uint32_t)0x001C0000)
  0039da: line 2589 define ADC_SMPR2_SMP6_0 ((uint32_t)0x00040000)
  003a05: line 2590 define ADC_SMPR2_SMP6_1 ((uint32_t)0x00080000)
  003a30: line 2591 define ADC_SMPR2_SMP6_2 ((uint32_t)0x00100000)
  003a5b: line 2592 define ADC_SMPR2_SMP7 ((uint32_t)0x00E00000)
  003a84: line 2593 define ADC_SMPR2_SMP7_0 ((uint32_t)0x00200000)
  003aaf: line 2594 define ADC_SMPR2_SMP7_1 ((uint32_t)0x00400000)
  003ada: line 2595 define ADC_SMPR2_SMP7_2 ((uint32_t)0x00800000)
  003b05: line 2596 define ADC_SMPR2_SMP8 ((uint32_t)0x07000000)
  003b2e: line 2597 define ADC_SMPR2_SMP8_0 ((uint32_t)0x01000000)
  003b59: line 2598 define ADC_SMPR2_SMP8_1 ((uint32_t)0x02000000)
  003b84: line 2599 define ADC_SMPR2_SMP8_2 ((uint32_t)0x04000000)
  003baf: line 2600 define ADC_SMPR2_SMP9 ((uint32_t)0x38000000)
  003bd8: line 2601 define ADC_SMPR2_SMP9_0 ((uint32_t)0x08000000)
  003c03: line 2602 define ADC_SMPR2_SMP9_1 ((uint32_t)0x10000000)
  003c2e: line 2603 define ADC_SMPR2_SMP9_2 ((uint32_t)0x20000000)
  003c59: line 2606 define ADC_JOFR1_JOFFSET1 ((uint16_t)0x0FFF)
  003c82: line 2609 define ADC_JOFR2_JOFFSET2 ((uint16_t)0x0FFF)
  003cab: line 2612 define ADC_JOFR3_JOFFSET3 ((uint16_t)0x0FFF)
  003cd4: line 2615 define ADC_JOFR4_JOFFSET4 ((uint16_t)0x0FFF)
  003cfd: line 2618 define ADC_HTR_HT ((uint16_t)0x0FFF)
  003d1e: line 2621 define ADC_LTR_LT ((uint16_t)0x0FFF)
  003d3f: line 2624 define ADC_SQR1_SQ13 ((uint32_t)0x0000001F)
  003d67: line 2625 define ADC_SQR1_SQ13_0 ((uint32_t)0x00000001)
  003d91: line 2626 define ADC_SQR1_SQ13_1 ((uint32_t)0x00000002)
  003dbb: line 2627 define ADC_SQR1_SQ13_2 ((uint32_t)0x00000004)
  003de5: line 2628 define ADC_SQR1_SQ13_3 ((uint32_t)0x00000008)
  003e0f: line 2629 define ADC_SQR1_SQ13_4 ((uint32_t)0x00000010)
  003e39: line 2630 define ADC_SQR1_SQ14 ((uint32_t)0x000003E0)
  003e61: line 2631 define ADC_SQR1_SQ14_0 ((uint32_t)0x00000020)
  003e8b: line 2632 define ADC_SQR1_SQ14_1 ((uint32_t)0x00000040)
  003eb5: line 2633 define ADC_SQR1_SQ14_2 ((uint32_t)0x00000080)
  003edf: line 2634 define ADC_SQR1_SQ14_3 ((uint32_t)0x00000100)
  003f09: line 2635 define ADC_SQR1_SQ14_4 ((uint32_t)0x00000200)
  003f33: line 2636 define ADC_SQR1_SQ15 ((uint32_t)0x00007C00)
  003f5b: line 2637 define ADC_SQR1_SQ15_0 ((uint32_t)0x00000400)
  003f85: line 2638 define ADC_SQR1_SQ15_1 ((uint32_t)0x00000800)
  003faf: line 2639 define ADC_SQR1_SQ15_2 ((uint32_t)0x00001000)
  003fd9: line 2640 define ADC_SQR1_SQ15_3 ((uint32_t)0x00002000)
  004003: line 2641 define ADC_SQR1_SQ15_4 ((uint32_t)0x00004000)
  00402d: line 2642 define ADC_SQR1_SQ16 ((uint32_t)0x000F8000)
  004055: line 2643 define ADC_SQR1_SQ16_0 ((uint32_t)0x00008000)
  00407f: line 2644 define ADC_SQR1_SQ16_1 ((uint32_t)0x00010000)
  0040a9: line 2645 define ADC_SQR1_SQ16_2 ((uint32_t)0x00020000)
  0040d3: line 2646 define ADC_SQR1_SQ16_3 ((uint32_t)0x00040000)
  0040fd: line 2647 define ADC_SQR1_SQ16_4 ((uint32_t)0x00080000)
  004127: line 2648 define ADC_SQR1_L ((uint32_t)0x00F00000)
  00414c: line 2649 define ADC_SQR1_L_0 ((uint32_t)0x00100000)
  004173: line 2650 define ADC_SQR1_L_1 ((uint32_t)0x00200000)
  00419a: line 2651 define ADC_SQR1_L_2 ((uint32_t)0x00400000)
  0041c1: line 2652 define ADC_SQR1_L_3 ((uint32_t)0x00800000)
  0041e8: line 2655 define ADC_SQR2_SQ7 ((uint32_t)0x0000001F)
  00420f: line 2656 define ADC_SQR2_SQ7_0 ((uint32_t)0x00000001)
  004238: line 2657 define ADC_SQR2_SQ7_1 ((uint32_t)0x00000002)
  004261: line 2658 define ADC_SQR2_SQ7_2 ((uint32_t)0x00000004)
  00428a: line 2659 define ADC_SQR2_SQ7_3 ((uint32_t)0x00000008)
  0042b3: line 2660 define ADC_SQR2_SQ7_4 ((uint32_t)0x00000010)
  0042dc: line 2661 define ADC_SQR2_SQ8 ((uint32_t)0x000003E0)
  004303: line 2662 define ADC_SQR2_SQ8_0 ((uint32_t)0x00000020)
  00432c: line 2663 define ADC_SQR2_SQ8_1 ((uint32_t)0x00000040)
  004355: line 2664 define ADC_SQR2_SQ8_2 ((uint32_t)0x00000080)
  00437e: line 2665 define ADC_SQR2_SQ8_3 ((uint32_t)0x00000100)
  0043a7: line 2666 define ADC_SQR2_SQ8_4 ((uint32_t)0x00000200)
  0043d0: line 2667 define ADC_SQR2_SQ9 ((uint32_t)0x00007C00)
  0043f7: line 2668 define ADC_SQR2_SQ9_0 ((uint32_t)0x00000400)
  004420: line 2669 define ADC_SQR2_SQ9_1 ((uint32_t)0x00000800)
  004449: line 2670 define ADC_SQR2_SQ9_2 ((uint32_t)0x00001000)
  004472: line 2671 define ADC_SQR2_SQ9_3 ((uint32_t)0x00002000)
  00449b: line 2672 define ADC_SQR2_SQ9_4 ((uint32_t)0x00004000)
  0044c4: line 2673 define ADC_SQR2_SQ10 ((uint32_t)0x000F8000)
  0044ec: line 2674 define ADC_SQR2_SQ10_0 ((uint32_t)0x00008000)
  004516: line 2675 define ADC_SQR2_SQ10_1 ((uint32_t)0x00010000)
  004540: line 2676 define ADC_SQR2_SQ10_2 ((uint32_t)0x00020000)
  00456a: line 2677 define ADC_SQR2_SQ10_3 ((uint32_t)0x00040000)
  004594: line 2678 define ADC_SQR2_SQ10_4 ((uint32_t)0x00080000)
  0045be: line 2679 define ADC_SQR2_SQ11 ((uint32_t)0x01F00000)
  0045e6: line 2680 define ADC_SQR2_SQ11_0 ((uint32_t)0x00100000)
  004610: line 2681 define ADC_SQR2_SQ11_1 ((uint32_t)0x00200000)
  00463a: line 2682 define ADC_SQR2_SQ11_2 ((uint32_t)0x00400000)
  004664: line 2683 define ADC_SQR2_SQ11_3 ((uint32_t)0x00800000)
  00468e: line 2684 define ADC_SQR2_SQ11_4 ((uint32_t)0x01000000)
  0046b8: line 2685 define ADC_SQR2_SQ12 ((uint32_t)0x3E000000)
  0046e0: line 2686 define ADC_SQR2_SQ12_0 ((uint32_t)0x02000000)
  00470a: line 2687 define ADC_SQR2_SQ12_1 ((uint32_t)0x04000000)
  004734: line 2688 define ADC_SQR2_SQ12_2 ((uint32_t)0x08000000)
  00475e: line 2689 define ADC_SQR2_SQ12_3 ((uint32_t)0x10000000)
  004788: line 2690 define ADC_SQR2_SQ12_4 ((uint32_t)0x20000000)
  0047b2: line 2693 define ADC_SQR3_SQ1 ((uint32_t)0x0000001F)
  0047d9: line 2694 define ADC_SQR3_SQ1_0 ((uint32_t)0x00000001)
  004802: line 2695 define ADC_SQR3_SQ1_1 ((uint32_t)0x00000002)
  00482b: line 2696 define ADC_SQR3_SQ1_2 ((uint32_t)0x00000004)
  004854: line 2697 define ADC_SQR3_SQ1_3 ((uint32_t)0x00000008)
  00487d: line 2698 define ADC_SQR3_SQ1_4 ((uint32_t)0x00000010)
  0048a6: line 2699 define ADC_SQR3_SQ2 ((uint32_t)0x000003E0)
  0048cd: line 2700 define ADC_SQR3_SQ2_0 ((uint32_t)0x00000020)
  0048f6: line 2701 define ADC_SQR3_SQ2_1 ((uint32_t)0x00000040)
  00491f: line 2702 define ADC_SQR3_SQ2_2 ((uint32_t)0x00000080)
  004948: line 2703 define ADC_SQR3_SQ2_3 ((uint32_t)0x00000100)
  004971: line 2704 define ADC_SQR3_SQ2_4 ((uint32_t)0x00000200)
  00499a: line 2705 define ADC_SQR3_SQ3 ((uint32_t)0x00007C00)
  0049c1: line 2706 define ADC_SQR3_SQ3_0 ((uint32_t)0x00000400)
  0049ea: line 2707 define ADC_SQR3_SQ3_1 ((uint32_t)0x00000800)
  004a13: line 2708 define ADC_SQR3_SQ3_2 ((uint32_t)0x00001000)
  004a3c: line 2709 define ADC_SQR3_SQ3_3 ((uint32_t)0x00002000)
  004a65: line 2710 define ADC_SQR3_SQ3_4 ((uint32_t)0x00004000)
  004a8e: line 2711 define ADC_SQR3_SQ4 ((uint32_t)0x000F8000)
  004ab5: line 2712 define ADC_SQR3_SQ4_0 ((uint32_t)0x00008000)
  004ade: line 2713 define ADC_SQR3_SQ4_1 ((uint32_t)0x00010000)
  004b07: line 2714 define ADC_SQR3_SQ4_2 ((uint32_t)0x00020000)
  004b30: line 2715 define ADC_SQR3_SQ4_3 ((uint32_t)0x00040000)
  004b59: line 2716 define ADC_SQR3_SQ4_4 ((uint32_t)0x00080000)
  004b82: line 2717 define ADC_SQR3_SQ5 ((uint32_t)0x01F00000)
  004ba9: line 2718 define ADC_SQR3_SQ5_0 ((uint32_t)0x00100000)
  004bd2: line 2719 define ADC_SQR3_SQ5_1 ((uint32_t)0x00200000)
  004bfb: line 2720 define ADC_SQR3_SQ5_2 ((uint32_t)0x00400000)
  004c24: line 2721 define ADC_SQR3_SQ5_3 ((uint32_t)0x00800000)
  004c4d: line 2722 define ADC_SQR3_SQ5_4 ((uint32_t)0x01000000)
  004c76: line 2723 define ADC_SQR3_SQ6 ((uint32_t)0x3E000000)
  004c9d: line 2724 define ADC_SQR3_SQ6_0 ((uint32_t)0x02000000)
  004cc6: line 2725 define ADC_SQR3_SQ6_1 ((uint32_t)0x04000000)
  004cef: line 2726 define ADC_SQR3_SQ6_2 ((uint32_t)0x08000000)
  004d18: line 2727 define ADC_SQR3_SQ6_3 ((uint32_t)0x10000000)
  004d41: line 2728 define ADC_SQR3_SQ6_4 ((uint32_t)0x20000000)
  004d6a: line 2731 define ADC_JSQR_JSQ1 ((uint32_t)0x0000001F)
  004d92: line 2732 define ADC_JSQR_JSQ1_0 ((uint32_t)0x00000001)
  004dbc: line 2733 define ADC_JSQR_JSQ1_1 ((uint32_t)0x00000002)
  004de6: line 2734 define ADC_JSQR_JSQ1_2 ((uint32_t)0x00000004)
  004e10: line 2735 define ADC_JSQR_JSQ1_3 ((uint32_t)0x00000008)
  004e3a: line 2736 define ADC_JSQR_JSQ1_4 ((uint32_t)0x00000010)
  004e64: line 2737 define ADC_JSQR_JSQ2 ((uint32_t)0x000003E0)
  004e8c: line 2738 define ADC_JSQR_JSQ2_0 ((uint32_t)0x00000020)
  004eb6: line 2739 define ADC_JSQR_JSQ2_1 ((uint32_t)0x00000040)
  004ee0: line 2740 define ADC_JSQR_JSQ2_2 ((uint32_t)0x00000080)
  004f0a: line 2741 define ADC_JSQR_JSQ2_3 ((uint32_t)0x00000100)
  004f34: line 2742 define ADC_JSQR_JSQ2_4 ((uint32_t)0x00000200)
  004f5e: line 2743 define ADC_JSQR_JSQ3 ((uint32_t)0x00007C00)
  004f86: line 2744 define ADC_JSQR_JSQ3_0 ((uint32_t)0x00000400)
  004fb0: line 2745 define ADC_JSQR_JSQ3_1 ((uint32_t)0x00000800)
  004fda: line 2746 define ADC_JSQR_JSQ3_2 ((uint32_t)0x00001000)
  005004: line 2747 define ADC_JSQR_JSQ3_3 ((uint32_t)0x00002000)
  00502e: line 2748 define ADC_JSQR_JSQ3_4 ((uint32_t)0x00004000)
  005058: line 2749 define ADC_JSQR_JSQ4 ((uint32_t)0x000F8000)
  005080: line 2750 define ADC_JSQR_JSQ4_0 ((uint32_t)0x00008000)
  0050aa: line 2751 define ADC_JSQR_JSQ4_1 ((uint32_t)0x00010000)
  0050d4: line 2752 define ADC_JSQR_JSQ4_2 ((uint32_t)0x00020000)
  0050fe: line 2753 define ADC_JSQR_JSQ4_3 ((uint32_t)0x00040000)
  005128: line 2754 define ADC_JSQR_JSQ4_4 ((uint32_t)0x00080000)
  005152: line 2755 define ADC_JSQR_JL ((uint32_t)0x00300000)
  005178: line 2756 define ADC_JSQR_JL_0 ((uint32_t)0x00100000)
  0051a0: line 2757 define ADC_JSQR_JL_1 ((uint32_t)0x00200000)
  0051c8: line 2760 define ADC_JDR1_JDATA ((uint16_t)0xFFFF)
  0051ed: line 2763 define ADC_JDR2_JDATA ((uint16_t)0xFFFF)
  005212: line 2766 define ADC_JDR3_JDATA ((uint16_t)0xFFFF)
  005237: line 2769 define ADC_JDR4_JDATA ((uint16_t)0xFFFF)
  00525c: line 2772 define ADC_DR_DATA ((uint32_t)0x0000FFFF)
  005282: line 2773 define ADC_DR_ADC2DATA ((uint32_t)0xFFFF0000)
  0052ac: line 2776 define ADC_CSR_AWD1 ((uint32_t)0x00000001)
  0052d3: line 2777 define ADC_CSR_EOC1 ((uint32_t)0x00000002)
  0052fa: line 2778 define ADC_CSR_JEOC1 ((uint32_t)0x00000004)
  005322: line 2779 define ADC_CSR_JSTRT1 ((uint32_t)0x00000008)
  00534b: line 2780 define ADC_CSR_STRT1 ((uint32_t)0x00000010)
  005373: line 2781 define ADC_CSR_OVR1 ((uint32_t)0x00000020)
  00539a: line 2782 define ADC_CSR_AWD2 ((uint32_t)0x00000100)
  0053c1: line 2783 define ADC_CSR_EOC2 ((uint32_t)0x00000200)
  0053e8: line 2784 define ADC_CSR_JEOC2 ((uint32_t)0x00000400)
  005410: line 2785 define ADC_CSR_JSTRT2 ((uint32_t)0x00000800)
  005439: line 2786 define ADC_CSR_STRT2 ((uint32_t)0x00001000)
  005461: line 2787 define ADC_CSR_OVR2 ((uint32_t)0x00002000)
  005488: line 2788 define ADC_CSR_AWD3 ((uint32_t)0x00010000)
  0054af: line 2789 define ADC_CSR_EOC3 ((uint32_t)0x00020000)
  0054d6: line 2790 define ADC_CSR_JEOC3 ((uint32_t)0x00040000)
  0054fe: line 2791 define ADC_CSR_JSTRT3 ((uint32_t)0x00080000)
  005527: line 2792 define ADC_CSR_STRT3 ((uint32_t)0x00100000)
  00554f: line 2793 define ADC_CSR_OVR3 ((uint32_t)0x00200000)
  005576: line 2796 define ADC_CSR_DOVR1 ADC_CSR_OVR1
  005594: line 2797 define ADC_CSR_DOVR2 ADC_CSR_OVR2
  0055b2: line 2798 define ADC_CSR_DOVR3 ADC_CSR_OVR3
  0055d0: line 2801 define ADC_CCR_MULTI ((uint32_t)0x0000001F)
  0055f8: line 2802 define ADC_CCR_MULTI_0 ((uint32_t)0x00000001)
  005622: line 2803 define ADC_CCR_MULTI_1 ((uint32_t)0x00000002)
  00564c: line 2804 define ADC_CCR_MULTI_2 ((uint32_t)0x00000004)
  005676: line 2805 define ADC_CCR_MULTI_3 ((uint32_t)0x00000008)
  0056a0: line 2806 define ADC_CCR_MULTI_4 ((uint32_t)0x00000010)
  0056ca: line 2807 define ADC_CCR_DELAY ((uint32_t)0x00000F00)
  0056f2: line 2808 define ADC_CCR_DELAY_0 ((uint32_t)0x00000100)
  00571c: line 2809 define ADC_CCR_DELAY_1 ((uint32_t)0x00000200)
  005746: line 2810 define ADC_CCR_DELAY_2 ((uint32_t)0x00000400)
  005770: line 2811 define ADC_CCR_DELAY_3 ((uint32_t)0x00000800)
  00579a: line 2812 define ADC_CCR_DDS ((uint32_t)0x00002000)
  0057c0: line 2813 define ADC_CCR_DMA ((uint32_t)0x0000C000)
  0057e6: line 2814 define ADC_CCR_DMA_0 ((uint32_t)0x00004000)
  00580e: line 2815 define ADC_CCR_DMA_1 ((uint32_t)0x00008000)
  005836: line 2816 define ADC_CCR_ADCPRE ((uint32_t)0x00030000)
  00585f: line 2817 define ADC_CCR_ADCPRE_0 ((uint32_t)0x00010000)
  00588a: line 2818 define ADC_CCR_ADCPRE_1 ((uint32_t)0x00020000)
  0058b5: line 2819 define ADC_CCR_VBATE ((uint32_t)0x00400000)
  0058dd: line 2820 define ADC_CCR_TSVREFE ((uint32_t)0x00800000)
  005907: line 2823 define ADC_CDR_DATA1 ((uint32_t)0x0000FFFF)
  00592f: line 2824 define ADC_CDR_DATA2 ((uint32_t)0xFFFF0000)
  005957: line 2833 define CAN_MCR_INRQ ((uint16_t)0x0001)
  00597a: line 2834 define CAN_MCR_SLEEP ((uint16_t)0x0002)
  00599e: line 2835 define CAN_MCR_TXFP ((uint16_t)0x0004)
  0059c1: line 2836 define CAN_MCR_RFLM ((uint16_t)0x0008)
  0059e4: line 2837 define CAN_MCR_NART ((uint16_t)0x0010)
  005a07: line 2838 define CAN_MCR_AWUM ((uint16_t)0x0020)
  005a2a: line 2839 define CAN_MCR_ABOM ((uint16_t)0x0040)
  005a4d: line 2840 define CAN_MCR_TTCM ((uint16_t)0x0080)
  005a70: line 2841 define CAN_MCR_RESET ((uint16_t)0x8000)
  005a94: line 2844 define CAN_MSR_INAK ((uint16_t)0x0001)
  005ab7: line 2845 define CAN_MSR_SLAK ((uint16_t)0x0002)
  005ada: line 2846 define CAN_MSR_ERRI ((uint16_t)0x0004)
  005afd: line 2847 define CAN_MSR_WKUI ((uint16_t)0x0008)
  005b20: line 2848 define CAN_MSR_SLAKI ((uint16_t)0x0010)
  005b44: line 2849 define CAN_MSR_TXM ((uint16_t)0x0100)
  005b66: line 2850 define CAN_MSR_RXM ((uint16_t)0x0200)
  005b88: line 2851 define CAN_MSR_SAMP ((uint16_t)0x0400)
  005bab: line 2852 define CAN_MSR_RX ((uint16_t)0x0800)
  005bcc: line 2855 define CAN_TSR_RQCP0 ((uint32_t)0x00000001)
  005bf4: line 2856 define CAN_TSR_TXOK0 ((uint32_t)0x00000002)
  005c1c: line 2857 define CAN_TSR_ALST0 ((uint32_t)0x00000004)
  005c44: line 2858 define CAN_TSR_TERR0 ((uint32_t)0x00000008)
  005c6c: line 2859 define CAN_TSR_ABRQ0 ((uint32_t)0x00000080)
  005c94: line 2860 define CAN_TSR_RQCP1 ((uint32_t)0x00000100)
  005cbc: line 2861 define CAN_TSR_TXOK1 ((uint32_t)0x00000200)
  005ce4: line 2862 define CAN_TSR_ALST1 ((uint32_t)0x00000400)
  005d0c: line 2863 define CAN_TSR_TERR1 ((uint32_t)0x00000800)
  005d34: line 2864 define CAN_TSR_ABRQ1 ((uint32_t)0x00008000)
  005d5c: line 2865 define CAN_TSR_RQCP2 ((uint32_t)0x00010000)
  005d84: line 2866 define CAN_TSR_TXOK2 ((uint32_t)0x00020000)
  005dac: line 2867 define CAN_TSR_ALST2 ((uint32_t)0x00040000)
  005dd4: line 2868 define CAN_TSR_TERR2 ((uint32_t)0x00080000)
  005dfc: line 2869 define CAN_TSR_ABRQ2 ((uint32_t)0x00800000)
  005e24: line 2870 define CAN_TSR_CODE ((uint32_t)0x03000000)
  005e4b: line 2872 define CAN_TSR_TME ((uint32_t)0x1C000000)
  005e71: line 2873 define CAN_TSR_TME0 ((uint32_t)0x04000000)
  005e98: line 2874 define CAN_TSR_TME1 ((uint32_t)0x08000000)
  005ebf: line 2875 define CAN_TSR_TME2 ((uint32_t)0x10000000)
  005ee6: line 2877 define CAN_TSR_LOW ((uint32_t)0xE0000000)
  005f0c: line 2878 define CAN_TSR_LOW0 ((uint32_t)0x20000000)
  005f33: line 2879 define CAN_TSR_LOW1 ((uint32_t)0x40000000)
  005f5a: line 2880 define CAN_TSR_LOW2 ((uint32_t)0x80000000)
  005f81: line 2883 define CAN_RF0R_FMP0 ((uint8_t)0x03)
  005fa2: line 2884 define CAN_RF0R_FULL0 ((uint8_t)0x08)
  005fc4: line 2885 define CAN_RF0R_FOVR0 ((uint8_t)0x10)
  005fe6: line 2886 define CAN_RF0R_RFOM0 ((uint8_t)0x20)
  006008: line 2889 define CAN_RF1R_FMP1 ((uint8_t)0x03)
  006029: line 2890 define CAN_RF1R_FULL1 ((uint8_t)0x08)
  00604b: line 2891 define CAN_RF1R_FOVR1 ((uint8_t)0x10)
  00606d: line 2892 define CAN_RF1R_RFOM1 ((uint8_t)0x20)
  00608f: line 2895 define CAN_IER_TMEIE ((uint32_t)0x00000001)
  0060b7: line 2896 define CAN_IER_FMPIE0 ((uint32_t)0x00000002)
  0060e0: line 2897 define CAN_IER_FFIE0 ((uint32_t)0x00000004)
  006108: line 2898 define CAN_IER_FOVIE0 ((uint32_t)0x00000008)
  006131: line 2899 define CAN_IER_FMPIE1 ((uint32_t)0x00000010)
  00615a: line 2900 define CAN_IER_FFIE1 ((uint32_t)0x00000020)
  006182: line 2901 define CAN_IER_FOVIE1 ((uint32_t)0x00000040)
  0061ab: line 2902 define CAN_IER_EWGIE ((uint32_t)0x00000100)
  0061d3: line 2903 define CAN_IER_EPVIE ((uint32_t)0x00000200)
  0061fb: line 2904 define CAN_IER_BOFIE ((uint32_t)0x00000400)
  006223: line 2905 define CAN_IER_LECIE ((uint32_t)0x00000800)
  00624b: line 2906 define CAN_IER_ERRIE ((uint32_t)0x00008000)
  006273: line 2907 define CAN_IER_WKUIE ((uint32_t)0x00010000)
  00629b: line 2908 define CAN_IER_SLKIE ((uint32_t)0x00020000)
  0062c3: line 2911 define CAN_ESR_EWGF ((uint32_t)0x00000001)
  0062ea: line 2912 define CAN_ESR_EPVF ((uint32_t)0x00000002)
  006311: line 2913 define CAN_ESR_BOFF ((uint32_t)0x00000004)
  006338: line 2915 define CAN_ESR_LEC ((uint32_t)0x00000070)
  00635e: line 2916 define CAN_ESR_LEC_0 ((uint32_t)0x00000010)
  006386: line 2917 define CAN_ESR_LEC_1 ((uint32_t)0x00000020)
  0063ae: line 2918 define CAN_ESR_LEC_2 ((uint32_t)0x00000040)
  0063d6: line 2920 define CAN_ESR_TEC ((uint32_t)0x00FF0000)
  0063fc: line 2921 define CAN_ESR_REC ((uint32_t)0xFF000000)
  006422: line 2924 define CAN_BTR_BRP ((uint32_t)0x000003FF)
  006448: line 2925 define CAN_BTR_TS1 ((uint32_t)0x000F0000)
  00646e: line 2926 define CAN_BTR_TS2 ((uint32_t)0x00700000)
  006494: line 2927 define CAN_BTR_SJW ((uint32_t)0x03000000)
  0064ba: line 2928 define CAN_BTR_LBKM ((uint32_t)0x40000000)
  0064e1: line 2929 define CAN_BTR_SILM ((uint32_t)0x80000000)
  006508: line 2933 define CAN_TI0R_TXRQ ((uint32_t)0x00000001)
  006530: line 2934 define CAN_TI0R_RTR ((uint32_t)0x00000002)
  006557: line 2935 define CAN_TI0R_IDE ((uint32_t)0x00000004)
  00657e: line 2936 define CAN_TI0R_EXID ((uint32_t)0x001FFFF8)
  0065a6: line 2937 define CAN_TI0R_STID ((uint32_t)0xFFE00000)
  0065ce: line 2940 define CAN_TDT0R_DLC ((uint32_t)0x0000000F)
  0065f6: line 2941 define CAN_TDT0R_TGT ((uint32_t)0x00000100)
  00661e: line 2942 define CAN_TDT0R_TIME ((uint32_t)0xFFFF0000)
  006647: line 2945 define CAN_TDL0R_DATA0 ((uint32_t)0x000000FF)
  006671: line 2946 define CAN_TDL0R_DATA1 ((uint32_t)0x0000FF00)
  00669b: line 2947 define CAN_TDL0R_DATA2 ((uint32_t)0x00FF0000)
  0066c5: line 2948 define CAN_TDL0R_DATA3 ((uint32_t)0xFF000000)
  0066ef: line 2951 define CAN_TDH0R_DATA4 ((uint32_t)0x000000FF)
  006719: line 2952 define CAN_TDH0R_DATA5 ((uint32_t)0x0000FF00)
  006743: line 2953 define CAN_TDH0R_DATA6 ((uint32_t)0x00FF0000)
  00676d: line 2954 define CAN_TDH0R_DATA7 ((uint32_t)0xFF000000)
  006797: line 2957 define CAN_TI1R_TXRQ ((uint32_t)0x00000001)
  0067bf: line 2958 define CAN_TI1R_RTR ((uint32_t)0x00000002)
  0067e6: line 2959 define CAN_TI1R_IDE ((uint32_t)0x00000004)
  00680d: line 2960 define CAN_TI1R_EXID ((uint32_t)0x001FFFF8)
  006835: line 2961 define CAN_TI1R_STID ((uint32_t)0xFFE00000)
  00685d: line 2964 define CAN_TDT1R_DLC ((uint32_t)0x0000000F)
  006885: line 2965 define CAN_TDT1R_TGT ((uint32_t)0x00000100)
  0068ad: line 2966 define CAN_TDT1R_TIME ((uint32_t)0xFFFF0000)
  0068d6: line 2969 define CAN_TDL1R_DATA0 ((uint32_t)0x000000FF)
  006900: line 2970 define CAN_TDL1R_DATA1 ((uint32_t)0x0000FF00)
  00692a: line 2971 define CAN_TDL1R_DATA2 ((uint32_t)0x00FF0000)
  006954: line 2972 define CAN_TDL1R_DATA3 ((uint32_t)0xFF000000)
  00697e: line 2975 define CAN_TDH1R_DATA4 ((uint32_t)0x000000FF)
  0069a8: line 2976 define CAN_TDH1R_DATA5 ((uint32_t)0x0000FF00)
  0069d2: line 2977 define CAN_TDH1R_DATA6 ((uint32_t)0x00FF0000)
  0069fc: line 2978 define CAN_TDH1R_DATA7 ((uint32_t)0xFF000000)
  006a26: line 2981 define CAN_TI2R_TXRQ ((uint32_t)0x00000001)
  006a4e: line 2982 define CAN_TI2R_RTR ((uint32_t)0x00000002)
  006a75: line 2983 define CAN_TI2R_IDE ((uint32_t)0x00000004)
  006a9c: line 2984 define CAN_TI2R_EXID ((uint32_t)0x001FFFF8)
  006ac4: line 2985 define CAN_TI2R_STID ((uint32_t)0xFFE00000)
  006aec: line 2988 define CAN_TDT2R_DLC ((uint32_t)0x0000000F)
  006b14: line 2989 define CAN_TDT2R_TGT ((uint32_t)0x00000100)
  006b3c: line 2990 define CAN_TDT2R_TIME ((uint32_t)0xFFFF0000)
  006b65: line 2993 define CAN_TDL2R_DATA0 ((uint32_t)0x000000FF)
  006b8f: line 2994 define CAN_TDL2R_DATA1 ((uint32_t)0x0000FF00)
  006bb9: line 2995 define CAN_TDL2R_DATA2 ((uint32_t)0x00FF0000)
  006be3: line 2996 define CAN_TDL2R_DATA3 ((uint32_t)0xFF000000)
  006c0d: line 2999 define CAN_TDH2R_DATA4 ((uint32_t)0x000000FF)
  006c37: line 3000 define CAN_TDH2R_DATA5 ((uint32_t)0x0000FF00)
  006c61: line 3001 define CAN_TDH2R_DATA6 ((uint32_t)0x00FF0000)
  006c8b: line 3002 define CAN_TDH2R_DATA7 ((uint32_t)0xFF000000)
  006cb5: line 3005 define CAN_RI0R_RTR ((uint32_t)0x00000002)
  006cdc: line 3006 define CAN_RI0R_IDE ((uint32_t)0x00000004)
  006d03: line 3007 define CAN_RI0R_EXID ((uint32_t)0x001FFFF8)
  006d2b: line 3008 define CAN_RI0R_STID ((uint32_t)0xFFE00000)
  006d53: line 3011 define CAN_RDT0R_DLC ((uint32_t)0x0000000F)
  006d7b: line 3012 define CAN_RDT0R_FMI ((uint32_t)0x0000FF00)
  006da3: line 3013 define CAN_RDT0R_TIME ((uint32_t)0xFFFF0000)
  006dcc: line 3016 define CAN_RDL0R_DATA0 ((uint32_t)0x000000FF)
  006df6: line 3017 define CAN_RDL0R_DATA1 ((uint32_t)0x0000FF00)
  006e20: line 3018 define CAN_RDL0R_DATA2 ((uint32_t)0x00FF0000)
  006e4a: line 3019 define CAN_RDL0R_DATA3 ((uint32_t)0xFF000000)
  006e74: line 3022 define CAN_RDH0R_DATA4 ((uint32_t)0x000000FF)
  006e9e: line 3023 define CAN_RDH0R_DATA5 ((uint32_t)0x0000FF00)
  006ec8: line 3024 define CAN_RDH0R_DATA6 ((uint32_t)0x00FF0000)
  006ef2: line 3025 define CAN_RDH0R_DATA7 ((uint32_t)0xFF000000)
  006f1c: line 3028 define CAN_RI1R_RTR ((uint32_t)0x00000002)
  006f43: line 3029 define CAN_RI1R_IDE ((uint32_t)0x00000004)
  006f6a: line 3030 define CAN_RI1R_EXID ((uint32_t)0x001FFFF8)
  006f92: line 3031 define CAN_RI1R_STID ((uint32_t)0xFFE00000)
  006fba: line 3034 define CAN_RDT1R_DLC ((uint32_t)0x0000000F)
  006fe2: line 3035 define CAN_RDT1R_FMI ((uint32_t)0x0000FF00)
  00700a: line 3036 define CAN_RDT1R_TIME ((uint32_t)0xFFFF0000)
  007033: line 3039 define CAN_RDL1R_DATA0 ((uint32_t)0x000000FF)
  00705d: line 3040 define CAN_RDL1R_DATA1 ((uint32_t)0x0000FF00)
  007087: line 3041 define CAN_RDL1R_DATA2 ((uint32_t)0x00FF0000)
  0070b1: line 3042 define CAN_RDL1R_DATA3 ((uint32_t)0xFF000000)
  0070db: line 3045 define CAN_RDH1R_DATA4 ((uint32_t)0x000000FF)
  007105: line 3046 define CAN_RDH1R_DATA5 ((uint32_t)0x0000FF00)
  00712f: line 3047 define CAN_RDH1R_DATA6 ((uint32_t)0x00FF0000)
  007159: line 3048 define CAN_RDH1R_DATA7 ((uint32_t)0xFF000000)
  007183: line 3052 define CAN_FMR_FINIT ((uint8_t)0x01)
  0071a4: line 3055 define CAN_FM1R_FBM ((uint16_t)0x3FFF)
  0071c7: line 3056 define CAN_FM1R_FBM0 ((uint16_t)0x0001)
  0071eb: line 3057 define CAN_FM1R_FBM1 ((uint16_t)0x0002)
  00720f: line 3058 define CAN_FM1R_FBM2 ((uint16_t)0x0004)
  007233: line 3059 define CAN_FM1R_FBM3 ((uint16_t)0x0008)
  007257: line 3060 define CAN_FM1R_FBM4 ((uint16_t)0x0010)
  00727b: line 3061 define CAN_FM1R_FBM5 ((uint16_t)0x0020)
  00729f: line 3062 define CAN_FM1R_FBM6 ((uint16_t)0x0040)
  0072c3: line 3063 define CAN_FM1R_FBM7 ((uint16_t)0x0080)
  0072e7: line 3064 define CAN_FM1R_FBM8 ((uint16_t)0x0100)
  00730b: line 3065 define CAN_FM1R_FBM9 ((uint16_t)0x0200)
  00732f: line 3066 define CAN_FM1R_FBM10 ((uint16_t)0x0400)
  007354: line 3067 define CAN_FM1R_FBM11 ((uint16_t)0x0800)
  007379: line 3068 define CAN_FM1R_FBM12 ((uint16_t)0x1000)
  00739e: line 3069 define CAN_FM1R_FBM13 ((uint16_t)0x2000)
  0073c3: line 3072 define CAN_FS1R_FSC ((uint16_t)0x3FFF)
  0073e6: line 3073 define CAN_FS1R_FSC0 ((uint16_t)0x0001)
  00740a: line 3074 define CAN_FS1R_FSC1 ((uint16_t)0x0002)
  00742e: line 3075 define CAN_FS1R_FSC2 ((uint16_t)0x0004)
  007452: line 3076 define CAN_FS1R_FSC3 ((uint16_t)0x0008)
  007476: line 3077 define CAN_FS1R_FSC4 ((uint16_t)0x0010)
  00749a: line 3078 define CAN_FS1R_FSC5 ((uint16_t)0x0020)
  0074be: line 3079 define CAN_FS1R_FSC6 ((uint16_t)0x0040)
  0074e2: line 3080 define CAN_FS1R_FSC7 ((uint16_t)0x0080)
  007506: line 3081 define CAN_FS1R_FSC8 ((uint16_t)0x0100)
  00752a: line 3082 define CAN_FS1R_FSC9 ((uint16_t)0x0200)
  00754e: line 3083 define CAN_FS1R_FSC10 ((uint16_t)0x0400)
  007573: line 3084 define CAN_FS1R_FSC11 ((uint16_t)0x0800)
  007598: line 3085 define CAN_FS1R_FSC12 ((uint16_t)0x1000)
  0075bd: line 3086 define CAN_FS1R_FSC13 ((uint16_t)0x2000)
  0075e2: line 3089 define CAN_FFA1R_FFA ((uint16_t)0x3FFF)
  007606: line 3090 define CAN_FFA1R_FFA0 ((uint16_t)0x0001)
  00762b: line 3091 define CAN_FFA1R_FFA1 ((uint16_t)0x0002)
  007650: line 3092 define CAN_FFA1R_FFA2 ((uint16_t)0x0004)
  007675: line 3093 define CAN_FFA1R_FFA3 ((uint16_t)0x0008)
  00769a: line 3094 define CAN_FFA1R_FFA4 ((uint16_t)0x0010)
  0076bf: line 3095 define CAN_FFA1R_FFA5 ((uint16_t)0x0020)
  0076e4: line 3096 define CAN_FFA1R_FFA6 ((uint16_t)0x0040)
  007709: line 3097 define CAN_FFA1R_FFA7 ((uint16_t)0x0080)
  00772e: line 3098 define CAN_FFA1R_FFA8 ((uint16_t)0x0100)
  007753: line 3099 define CAN_FFA1R_FFA9 ((uint16_t)0x0200)
  007778: line 3100 define CAN_FFA1R_FFA10 ((uint16_t)0x0400)
  00779e: line 3101 define CAN_FFA1R_FFA11 ((uint16_t)0x0800)
  0077c4: line 3102 define CAN_FFA1R_FFA12 ((uint16_t)0x1000)
  0077ea: line 3103 define CAN_FFA1R_FFA13 ((uint16_t)0x2000)
  007810: line 3106 define CAN_FA1R_FACT ((uint16_t)0x3FFF)
  007834: line 3107 define CAN_FA1R_FACT0 ((uint16_t)0x0001)
  007859: line 3108 define CAN_FA1R_FACT1 ((uint16_t)0x0002)
  00787e: line 3109 define CAN_FA1R_FACT2 ((uint16_t)0x0004)
  0078a3: line 3110 define CAN_FA1R_FACT3 ((uint16_t)0x0008)
  0078c8: line 3111 define CAN_FA1R_FACT4 ((uint16_t)0x0010)
  0078ed: line 3112 define CAN_FA1R_FACT5 ((uint16_t)0x0020)
  007912: line 3113 define CAN_FA1R_FACT6 ((uint16_t)0x0040)
  007937: line 3114 define CAN_FA1R_FACT7 ((uint16_t)0x0080)
  00795c: line 3115 define CAN_FA1R_FACT8 ((uint16_t)0x0100)
  007981: line 3116 define CAN_FA1R_FACT9 ((uint16_t)0x0200)
  0079a6: line 3117 define CAN_FA1R_FACT10 ((uint16_t)0x0400)
  0079cc: line 3118 define CAN_FA1R_FACT11 ((uint16_t)0x0800)
  0079f2: line 3119 define CAN_FA1R_FACT12 ((uint16_t)0x1000)
  007a18: line 3120 define CAN_FA1R_FACT13 ((uint16_t)0x2000)
  007a3e: line 3123 define CAN_F0R1_FB0 ((uint32_t)0x00000001)
  007a65: line 3124 define CAN_F0R1_FB1 ((uint32_t)0x00000002)
  007a8c: line 3125 define CAN_F0R1_FB2 ((uint32_t)0x00000004)
  007ab3: line 3126 define CAN_F0R1_FB3 ((uint32_t)0x00000008)
  007ada: line 3127 define CAN_F0R1_FB4 ((uint32_t)0x00000010)
  007b01: line 3128 define CAN_F0R1_FB5 ((uint32_t)0x00000020)
  007b28: line 3129 define CAN_F0R1_FB6 ((uint32_t)0x00000040)
  007b4f: line 3130 define CAN_F0R1_FB7 ((uint32_t)0x00000080)
  007b76: line 3131 define CAN_F0R1_FB8 ((uint32_t)0x00000100)
  007b9d: line 3132 define CAN_F0R1_FB9 ((uint32_t)0x00000200)
  007bc4: line 3133 define CAN_F0R1_FB10 ((uint32_t)0x00000400)
  007bec: line 3134 define CAN_F0R1_FB11 ((uint32_t)0x00000800)
  007c14: line 3135 define CAN_F0R1_FB12 ((uint32_t)0x00001000)
  007c3c: line 3136 define CAN_F0R1_FB13 ((uint32_t)0x00002000)
  007c64: line 3137 define CAN_F0R1_FB14 ((uint32_t)0x00004000)
  007c8c: line 3138 define CAN_F0R1_FB15 ((uint32_t)0x00008000)
  007cb4: line 3139 define CAN_F0R1_FB16 ((uint32_t)0x00010000)
  007cdc: line 3140 define CAN_F0R1_FB17 ((uint32_t)0x00020000)
  007d04: line 3141 define CAN_F0R1_FB18 ((uint32_t)0x00040000)
  007d2c: line 3142 define CAN_F0R1_FB19 ((uint32_t)0x00080000)
  007d54: line 3143 define CAN_F0R1_FB20 ((uint32_t)0x00100000)
  007d7c: line 3144 define CAN_F0R1_FB21 ((uint32_t)0x00200000)
  007da4: line 3145 define CAN_F0R1_FB22 ((uint32_t)0x00400000)
  007dcc: line 3146 define CAN_F0R1_FB23 ((uint32_t)0x00800000)
  007df4: line 3147 define CAN_F0R1_FB24 ((uint32_t)0x01000000)
  007e1c: line 3148 define CAN_F0R1_FB25 ((uint32_t)0x02000000)
  007e44: line 3149 define CAN_F0R1_FB26 ((uint32_t)0x04000000)
  007e6c: line 3150 define CAN_F0R1_FB27 ((uint32_t)0x08000000)
  007e94: line 3151 define CAN_F0R1_FB28 ((uint32_t)0x10000000)
  007ebc: line 3152 define CAN_F0R1_FB29 ((uint32_t)0x20000000)
  007ee4: line 3153 define CAN_F0R1_FB30 ((uint32_t)0x40000000)
  007f0c: line 3154 define CAN_F0R1_FB31 ((uint32_t)0x80000000)
  007f34: line 3157 define CAN_F1R1_FB0 ((uint32_t)0x00000001)
  007f5b: line 3158 define CAN_F1R1_FB1 ((uint32_t)0x00000002)
  007f82: line 3159 define CAN_F1R1_FB2 ((uint32_t)0x00000004)
  007fa9: line 3160 define CAN_F1R1_FB3 ((uint32_t)0x00000008)
  007fd0: line 3161 define CAN_F1R1_FB4 ((uint32_t)0x00000010)
  007ff7: line 3162 define CAN_F1R1_FB5 ((uint32_t)0x00000020)
  00801e: line 3163 define CAN_F1R1_FB6 ((uint32_t)0x00000040)
  008045: line 3164 define CAN_F1R1_FB7 ((uint32_t)0x00000080)
  00806c: line 3165 define CAN_F1R1_FB8 ((uint32_t)0x00000100)
  008093: line 3166 define CAN_F1R1_FB9 ((uint32_t)0x00000200)
  0080ba: line 3167 define CAN_F1R1_FB10 ((uint32_t)0x00000400)
  0080e2: line 3168 define CAN_F1R1_FB11 ((uint32_t)0x00000800)
  00810a: line 3169 define CAN_F1R1_FB12 ((uint32_t)0x00001000)
  008132: line 3170 define CAN_F1R1_FB13 ((uint32_t)0x00002000)
  00815a: line 3171 define CAN_F1R1_FB14 ((uint32_t)0x00004000)
  008182: line 3172 define CAN_F1R1_FB15 ((uint32_t)0x00008000)
  0081aa: line 3173 define CAN_F1R1_FB16 ((uint32_t)0x00010000)
  0081d2: line 3174 define CAN_F1R1_FB17 ((uint32_t)0x00020000)
  0081fa: line 3175 define CAN_F1R1_FB18 ((uint32_t)0x00040000)
  008222: line 3176 define CAN_F1R1_FB19 ((uint32_t)0x00080000)
  00824a: line 3177 define CAN_F1R1_FB20 ((uint32_t)0x00100000)
  008272: line 3178 define CAN_F1R1_FB21 ((uint32_t)0x00200000)
  00829a: line 3179 define CAN_F1R1_FB22 ((uint32_t)0x00400000)
  0082c2: line 3180 define CAN_F1R1_FB23 ((uint32_t)0x00800000)
  0082ea: line 3181 define CAN_F1R1_FB24 ((uint32_t)0x01000000)
  008312: line 3182 define CAN_F1R1_FB25 ((uint32_t)0x02000000)
  00833a: line 3183 define CAN_F1R1_FB26 ((uint32_t)0x04000000)
  008362: line 3184 define CAN_F1R1_FB27 ((uint32_t)0x08000000)
  00838a: line 3185 define CAN_F1R1_FB28 ((uint32_t)0x10000000)
  0083b2: line 3186 define CAN_F1R1_FB29 ((uint32_t)0x20000000)
  0083da: line 3187 define CAN_F1R1_FB30 ((uint32_t)0x40000000)
  008402: line 3188 define CAN_F1R1_FB31 ((uint32_t)0x80000000)
  00842a: line 3191 define CAN_F2R1_FB0 ((uint32_t)0x00000001)
  008451: line 3192 define CAN_F2R1_FB1 ((uint32_t)0x00000002)
  008478: line 3193 define CAN_F2R1_FB2 ((uint32_t)0x00000004)
  00849f: line 3194 define CAN_F2R1_FB3 ((uint32_t)0x00000008)
  0084c6: line 3195 define CAN_F2R1_FB4 ((uint32_t)0x00000010)
  0084ed: line 3196 define CAN_F2R1_FB5 ((uint32_t)0x00000020)
  008514: line 3197 define CAN_F2R1_FB6 ((uint32_t)0x00000040)
  00853b: line 3198 define CAN_F2R1_FB7 ((uint32_t)0x00000080)
  008562: line 3199 define CAN_F2R1_FB8 ((uint32_t)0x00000100)
  008589: line 3200 define CAN_F2R1_FB9 ((uint32_t)0x00000200)
  0085b0: line 3201 define CAN_F2R1_FB10 ((uint32_t)0x00000400)
  0085d8: line 3202 define CAN_F2R1_FB11 ((uint32_t)0x00000800)
  008600: line 3203 define CAN_F2R1_FB12 ((uint32_t)0x00001000)
  008628: line 3204 define CAN_F2R1_FB13 ((uint32_t)0x00002000)
  008650: line 3205 define CAN_F2R1_FB14 ((uint32_t)0x00004000)
  008678: line 3206 define CAN_F2R1_FB15 ((uint32_t)0x00008000)
  0086a0: line 3207 define CAN_F2R1_FB16 ((uint32_t)0x00010000)
  0086c8: line 3208 define CAN_F2R1_FB17 ((uint32_t)0x00020000)
  0086f0: line 3209 define CAN_F2R1_FB18 ((uint32_t)0x00040000)
  008718: line 3210 define CAN_F2R1_FB19 ((uint32_t)0x00080000)
  008740: line 3211 define CAN_F2R1_FB20 ((uint32_t)0x00100000)
  008768: line 3212 define CAN_F2R1_FB21 ((uint32_t)0x00200000)
  008790: line 3213 define CAN_F2R1_FB22 ((uint32_t)0x00400000)
  0087b8: line 3214 define CAN_F2R1_FB23 ((uint32_t)0x00800000)
  0087e0: line 3215 define CAN_F2R1_FB24 ((uint32_t)0x01000000)
  008808: line 3216 define CAN_F2R1_FB25 ((uint32_t)0x02000000)
  008830: line 3217 define CAN_F2R1_FB26 ((uint32_t)0x04000000)
  008858: line 3218 define CAN_F2R1_FB27 ((uint32_t)0x08000000)
  008880: line 3219 define CAN_F2R1_FB28 ((uint32_t)0x10000000)
  0088a8: line 3220 define CAN_F2R1_FB29 ((uint32_t)0x20000000)
  0088d0: line 3221 define CAN_F2R1_FB30 ((uint32_t)0x40000000)
  0088f8: line 3222 define CAN_F2R1_FB31 ((uint32_t)0x80000000)
  008920: line 3225 define CAN_F3R1_FB0 ((uint32_t)0x00000001)
  008947: line 3226 define CAN_F3R1_FB1 ((uint32_t)0x00000002)
  00896e: line 3227 define CAN_F3R1_FB2 ((uint32_t)0x00000004)
  008995: line 3228 define CAN_F3R1_FB3 ((uint32_t)0x00000008)
  0089bc: line 3229 define CAN_F3R1_FB4 ((uint32_t)0x00000010)
  0089e3: line 3230 define CAN_F3R1_FB5 ((uint32_t)0x00000020)
  008a0a: line 3231 define CAN_F3R1_FB6 ((uint32_t)0x00000040)
  008a31: line 3232 define CAN_F3R1_FB7 ((uint32_t)0x00000080)
  008a58: line 3233 define CAN_F3R1_FB8 ((uint32_t)0x00000100)
  008a7f: line 3234 define CAN_F3R1_FB9 ((uint32_t)0x00000200)
  008aa6: line 3235 define CAN_F3R1_FB10 ((uint32_t)0x00000400)
  008ace: line 3236 define CAN_F3R1_FB11 ((uint32_t)0x00000800)
  008af6: line 3237 define CAN_F3R1_FB12 ((uint32_t)0x00001000)
  008b1e: line 3238 define CAN_F3R1_FB13 ((uint32_t)0x00002000)
  008b46: line 3239 define CAN_F3R1_FB14 ((uint32_t)0x00004000)
  008b6e: line 3240 define CAN_F3R1_FB15 ((uint32_t)0x00008000)
  008b96: line 3241 define CAN_F3R1_FB16 ((uint32_t)0x00010000)
  008bbe: line 3242 define CAN_F3R1_FB17 ((uint32_t)0x00020000)
  008be6: line 3243 define CAN_F3R1_FB18 ((uint32_t)0x00040000)
  008c0e: line 3244 define CAN_F3R1_FB19 ((uint32_t)0x00080000)
  008c36: line 3245 define CAN_F3R1_FB20 ((uint32_t)0x00100000)
  008c5e: line 3246 define CAN_F3R1_FB21 ((uint32_t)0x00200000)
  008c86: line 3247 define CAN_F3R1_FB22 ((uint32_t)0x00400000)
  008cae: line 3248 define CAN_F3R1_FB23 ((uint32_t)0x00800000)
  008cd6: line 3249 define CAN_F3R1_FB24 ((uint32_t)0x01000000)
  008cfe: line 3250 define CAN_F3R1_FB25 ((uint32_t)0x02000000)
  008d26: line 3251 define CAN_F3R1_FB26 ((uint32_t)0x04000000)
  008d4e: line 3252 define CAN_F3R1_FB27 ((uint32_t)0x08000000)
  008d76: line 3253 define CAN_F3R1_FB28 ((uint32_t)0x10000000)
  008d9e: line 3254 define CAN_F3R1_FB29 ((uint32_t)0x20000000)
  008dc6: line 3255 define CAN_F3R1_FB30 ((uint32_t)0x40000000)
  008dee: line 3256 define CAN_F3R1_FB31 ((uint32_t)0x80000000)
  008e16: line 3259 define CAN_F4R1_FB0 ((uint32_t)0x00000001)
  008e3d: line 3260 define CAN_F4R1_FB1 ((uint32_t)0x00000002)
  008e64: line 3261 define CAN_F4R1_FB2 ((uint32_t)0x00000004)
  008e8b: line 3262 define CAN_F4R1_FB3 ((uint32_t)0x00000008)
  008eb2: line 3263 define CAN_F4R1_FB4 ((uint32_t)0x00000010)
  008ed9: line 3264 define CAN_F4R1_FB5 ((uint32_t)0x00000020)
  008f00: line 3265 define CAN_F4R1_FB6 ((uint32_t)0x00000040)
  008f27: line 3266 define CAN_F4R1_FB7 ((uint32_t)0x00000080)
  008f4e: line 3267 define CAN_F4R1_FB8 ((uint32_t)0x00000100)
  008f75: line 3268 define CAN_F4R1_FB9 ((uint32_t)0x00000200)
  008f9c: line 3269 define CAN_F4R1_FB10 ((uint32_t)0x00000400)
  008fc4: line 3270 define CAN_F4R1_FB11 ((uint32_t)0x00000800)
  008fec: line 3271 define CAN_F4R1_FB12 ((uint32_t)0x00001000)
  009014: line 3272 define CAN_F4R1_FB13 ((uint32_t)0x00002000)
  00903c: line 3273 define CAN_F4R1_FB14 ((uint32_t)0x00004000)
  009064: line 3274 define CAN_F4R1_FB15 ((uint32_t)0x00008000)
  00908c: line 3275 define CAN_F4R1_FB16 ((uint32_t)0x00010000)
  0090b4: line 3276 define CAN_F4R1_FB17 ((uint32_t)0x00020000)
  0090dc: line 3277 define CAN_F4R1_FB18 ((uint32_t)0x00040000)
  009104: line 3278 define CAN_F4R1_FB19 ((uint32_t)0x00080000)
  00912c: line 3279 define CAN_F4R1_FB20 ((uint32_t)0x00100000)
  009154: line 3280 define CAN_F4R1_FB21 ((uint32_t)0x00200000)
  00917c: line 3281 define CAN_F4R1_FB22 ((uint32_t)0x00400000)
  0091a4: line 3282 define CAN_F4R1_FB23 ((uint32_t)0x00800000)
  0091cc: line 3283 define CAN_F4R1_FB24 ((uint32_t)0x01000000)
  0091f4: line 3284 define CAN_F4R1_FB25 ((uint32_t)0x02000000)
  00921c: line 3285 define CAN_F4R1_FB26 ((uint32_t)0x04000000)
  009244: line 3286 define CAN_F4R1_FB27 ((uint32_t)0x08000000)
  00926c: line 3287 define CAN_F4R1_FB28 ((uint32_t)0x10000000)
  009294: line 3288 define CAN_F4R1_FB29 ((uint32_t)0x20000000)
  0092bc: line 3289 define CAN_F4R1_FB30 ((uint32_t)0x40000000)
  0092e4: line 3290 define CAN_F4R1_FB31 ((uint32_t)0x80000000)
  00930c: line 3293 define CAN_F5R1_FB0 ((uint32_t)0x00000001)
  009333: line 3294 define CAN_F5R1_FB1 ((uint32_t)0x00000002)
  00935a: line 3295 define CAN_F5R1_FB2 ((uint32_t)0x00000004)
  009381: line 3296 define CAN_F5R1_FB3 ((uint32_t)0x00000008)
  0093a8: line 3297 define CAN_F5R1_FB4 ((uint32_t)0x00000010)
  0093cf: line 3298 define CAN_F5R1_FB5 ((uint32_t)0x00000020)
  0093f6: line 3299 define CAN_F5R1_FB6 ((uint32_t)0x00000040)
  00941d: line 3300 define CAN_F5R1_FB7 ((uint32_t)0x00000080)
  009444: line 3301 define CAN_F5R1_FB8 ((uint32_t)0x00000100)
  00946b: line 3302 define CAN_F5R1_FB9 ((uint32_t)0x00000200)
  009492: line 3303 define CAN_F5R1_FB10 ((uint32_t)0x00000400)
  0094ba: line 3304 define CAN_F5R1_FB11 ((uint32_t)0x00000800)
  0094e2: line 3305 define CAN_F5R1_FB12 ((uint32_t)0x00001000)
  00950a: line 3306 define CAN_F5R1_FB13 ((uint32_t)0x00002000)
  009532: line 3307 define CAN_F5R1_FB14 ((uint32_t)0x00004000)
  00955a: line 3308 define CAN_F5R1_FB15 ((uint32_t)0x00008000)
  009582: line 3309 define CAN_F5R1_FB16 ((uint32_t)0x00010000)
  0095aa: line 3310 define CAN_F5R1_FB17 ((uint32_t)0x00020000)
  0095d2: line 3311 define CAN_F5R1_FB18 ((uint32_t)0x00040000)
  0095fa: line 3312 define CAN_F5R1_FB19 ((uint32_t)0x00080000)
  009622: line 3313 define CAN_F5R1_FB20 ((uint32_t)0x00100000)
  00964a: line 3314 define CAN_F5R1_FB21 ((uint32_t)0x00200000)
  009672: line 3315 define CAN_F5R1_FB22 ((uint32_t)0x00400000)
  00969a: line 3316 define CAN_F5R1_FB23 ((uint32_t)0x00800000)
  0096c2: line 3317 define CAN_F5R1_FB24 ((uint32_t)0x01000000)
  0096ea: line 3318 define CAN_F5R1_FB25 ((uint32_t)0x02000000)
  009712: line 3319 define CAN_F5R1_FB26 ((uint32_t)0x04000000)
  00973a: line 3320 define CAN_F5R1_FB27 ((uint32_t)0x08000000)
  009762: line 3321 define CAN_F5R1_FB28 ((uint32_t)0x10000000)
  00978a: line 3322 define CAN_F5R1_FB29 ((uint32_t)0x20000000)
  0097b2: line 3323 define CAN_F5R1_FB30 ((uint32_t)0x40000000)
  0097da: line 3324 define CAN_F5R1_FB31 ((uint32_t)0x80000000)
  009802: line 3327 define CAN_F6R1_FB0 ((uint32_t)0x00000001)
  009829: line 3328 define CAN_F6R1_FB1 ((uint32_t)0x00000002)
  009850: line 3329 define CAN_F6R1_FB2 ((uint32_t)0x00000004)
  009877: line 3330 define CAN_F6R1_FB3 ((uint32_t)0x00000008)
  00989e: line 3331 define CAN_F6R1_FB4 ((uint32_t)0x00000010)
  0098c5: line 3332 define CAN_F6R1_FB5 ((uint32_t)0x00000020)
  0098ec: line 3333 define CAN_F6R1_FB6 ((uint32_t)0x00000040)
  009913: line 3334 define CAN_F6R1_FB7 ((uint32_t)0x00000080)
  00993a: line 3335 define CAN_F6R1_FB8 ((uint32_t)0x00000100)
  009961: line 3336 define CAN_F6R1_FB9 ((uint32_t)0x00000200)
  009988: line 3337 define CAN_F6R1_FB10 ((uint32_t)0x00000400)
  0099b0: line 3338 define CAN_F6R1_FB11 ((uint32_t)0x00000800)
  0099d8: line 3339 define CAN_F6R1_FB12 ((uint32_t)0x00001000)
  009a00: line 3340 define CAN_F6R1_FB13 ((uint32_t)0x00002000)
  009a28: line 3341 define CAN_F6R1_FB14 ((uint32_t)0x00004000)
  009a50: line 3342 define CAN_F6R1_FB15 ((uint32_t)0x00008000)
  009a78: line 3343 define CAN_F6R1_FB16 ((uint32_t)0x00010000)
  009aa0: line 3344 define CAN_F6R1_FB17 ((uint32_t)0x00020000)
  009ac8: line 3345 define CAN_F6R1_FB18 ((uint32_t)0x00040000)
  009af0: line 3346 define CAN_F6R1_FB19 ((uint32_t)0x00080000)
  009b18: line 3347 define CAN_F6R1_FB20 ((uint32_t)0x00100000)
  009b40: line 3348 define CAN_F6R1_FB21 ((uint32_t)0x00200000)
  009b68: line 3349 define CAN_F6R1_FB22 ((uint32_t)0x00400000)
  009b90: line 3350 define CAN_F6R1_FB23 ((uint32_t)0x00800000)
  009bb8: line 3351 define CAN_F6R1_FB24 ((uint32_t)0x01000000)
  009be0: line 3352 define CAN_F6R1_FB25 ((uint32_t)0x02000000)
  009c08: line 3353 define CAN_F6R1_FB26 ((uint32_t)0x04000000)
  009c30: line 3354 define CAN_F6R1_FB27 ((uint32_t)0x08000000)
  009c58: line 3355 define CAN_F6R1_FB28 ((uint32_t)0x10000000)
  009c80: line 3356 define CAN_F6R1_FB29 ((uint32_t)0x20000000)
  009ca8: line 3357 define CAN_F6R1_FB30 ((uint32_t)0x40000000)
  009cd0: line 3358 define CAN_F6R1_FB31 ((uint32_t)0x80000000)
  009cf8: line 3361 define CAN_F7R1_FB0 ((uint32_t)0x00000001)
  009d1f: line 3362 define CAN_F7R1_FB1 ((uint32_t)0x00000002)
  009d46: line 3363 define CAN_F7R1_FB2 ((uint32_t)0x00000004)
  009d6d: line 3364 define CAN_F7R1_FB3 ((uint32_t)0x00000008)
  009d94: line 3365 define CAN_F7R1_FB4 ((uint32_t)0x00000010)
  009dbb: line 3366 define CAN_F7R1_FB5 ((uint32_t)0x00000020)
  009de2: line 3367 define CAN_F7R1_FB6 ((uint32_t)0x00000040)
  009e09: line 3368 define CAN_F7R1_FB7 ((uint32_t)0x00000080)
  009e30: line 3369 define CAN_F7R1_FB8 ((uint32_t)0x00000100)
  009e57: line 3370 define CAN_F7R1_FB9 ((uint32_t)0x00000200)
  009e7e: line 3371 define CAN_F7R1_FB10 ((uint32_t)0x00000400)
  009ea6: line 3372 define CAN_F7R1_FB11 ((uint32_t)0x00000800)
  009ece: line 3373 define CAN_F7R1_FB12 ((uint32_t)0x00001000)
  009ef6: line 3374 define CAN_F7R1_FB13 ((uint32_t)0x00002000)
  009f1e: line 3375 define CAN_F7R1_FB14 ((uint32_t)0x00004000)
  009f46: line 3376 define CAN_F7R1_FB15 ((uint32_t)0x00008000)
  009f6e: line 3377 define CAN_F7R1_FB16 ((uint32_t)0x00010000)
  009f96: line 3378 define CAN_F7R1_FB17 ((uint32_t)0x00020000)
  009fbe: line 3379 define CAN_F7R1_FB18 ((uint32_t)0x00040000)
  009fe6: line 3380 define CAN_F7R1_FB19 ((uint32_t)0x00080000)
  00a00e: line 3381 define CAN_F7R1_FB20 ((uint32_t)0x00100000)
  00a036: line 3382 define CAN_F7R1_FB21 ((uint32_t)0x00200000)
  00a05e: line 3383 define CAN_F7R1_FB22 ((uint32_t)0x00400000)
  00a086: line 3384 define CAN_F7R1_FB23 ((uint32_t)0x00800000)
  00a0ae: line 3385 define CAN_F7R1_FB24 ((uint32_t)0x01000000)
  00a0d6: line 3386 define CAN_F7R1_FB25 ((uint32_t)0x02000000)
  00a0fe: line 3387 define CAN_F7R1_FB26 ((uint32_t)0x04000000)
  00a126: line 3388 define CAN_F7R1_FB27 ((uint32_t)0x08000000)
  00a14e: line 3389 define CAN_F7R1_FB28 ((uint32_t)0x10000000)
  00a176: line 3390 define CAN_F7R1_FB29 ((uint32_t)0x20000000)
  00a19e: line 3391 define CAN_F7R1_FB30 ((uint32_t)0x40000000)
  00a1c6: line 3392 define CAN_F7R1_FB31 ((uint32_t)0x80000000)
  00a1ee: line 3395 define CAN_F8R1_FB0 ((uint32_t)0x00000001)
  00a215: line 3396 define CAN_F8R1_FB1 ((uint32_t)0x00000002)
  00a23c: line 3397 define CAN_F8R1_FB2 ((uint32_t)0x00000004)
  00a263: line 3398 define CAN_F8R1_FB3 ((uint32_t)0x00000008)
  00a28a: line 3399 define CAN_F8R1_FB4 ((uint32_t)0x00000010)
  00a2b1: line 3400 define CAN_F8R1_FB5 ((uint32_t)0x00000020)
  00a2d8: line 3401 define CAN_F8R1_FB6 ((uint32_t)0x00000040)
  00a2ff: line 3402 define CAN_F8R1_FB7 ((uint32_t)0x00000080)
  00a326: line 3403 define CAN_F8R1_FB8 ((uint32_t)0x00000100)
  00a34d: line 3404 define CAN_F8R1_FB9 ((uint32_t)0x00000200)
  00a374: line 3405 define CAN_F8R1_FB10 ((uint32_t)0x00000400)
  00a39c: line 3406 define CAN_F8R1_FB11 ((uint32_t)0x00000800)
  00a3c4: line 3407 define CAN_F8R1_FB12 ((uint32_t)0x00001000)
  00a3ec: line 3408 define CAN_F8R1_FB13 ((uint32_t)0x00002000)
  00a414: line 3409 define CAN_F8R1_FB14 ((uint32_t)0x00004000)
  00a43c: line 3410 define CAN_F8R1_FB15 ((uint32_t)0x00008000)
  00a464: line 3411 define CAN_F8R1_FB16 ((uint32_t)0x00010000)
  00a48c: line 3412 define CAN_F8R1_FB17 ((uint32_t)0x00020000)
  00a4b4: line 3413 define CAN_F8R1_FB18 ((uint32_t)0x00040000)
  00a4dc: line 3414 define CAN_F8R1_FB19 ((uint32_t)0x00080000)
  00a504: line 3415 define CAN_F8R1_FB20 ((uint32_t)0x00100000)
  00a52c: line 3416 define CAN_F8R1_FB21 ((uint32_t)0x00200000)
  00a554: line 3417 define CAN_F8R1_FB22 ((uint32_t)0x00400000)
  00a57c: line 3418 define CAN_F8R1_FB23 ((uint32_t)0x00800000)
  00a5a4: line 3419 define CAN_F8R1_FB24 ((uint32_t)0x01000000)
  00a5cc: line 3420 define CAN_F8R1_FB25 ((uint32_t)0x02000000)
  00a5f4: line 3421 define CAN_F8R1_FB26 ((uint32_t)0x04000000)
  00a61c: line 3422 define CAN_F8R1_FB27 ((uint32_t)0x08000000)
  00a644: line 3423 define CAN_F8R1_FB28 ((uint32_t)0x10000000)
  00a66c: line 3424 define CAN_F8R1_FB29 ((uint32_t)0x20000000)
  00a694: line 3425 define CAN_F8R1_FB30 ((uint32_t)0x40000000)
  00a6bc: line 3426 define CAN_F8R1_FB31 ((uint32_t)0x80000000)
  00a6e4: line 3429 define CAN_F9R1_FB0 ((uint32_t)0x00000001)
  00a70b: line 3430 define CAN_F9R1_FB1 ((uint32_t)0x00000002)
  00a732: line 3431 define CAN_F9R1_FB2 ((uint32_t)0x00000004)
  00a759: line 3432 define CAN_F9R1_FB3 ((uint32_t)0x00000008)
  00a780: line 3433 define CAN_F9R1_FB4 ((uint32_t)0x00000010)
  00a7a7: line 3434 define CAN_F9R1_FB5 ((uint32_t)0x00000020)
  00a7ce: line 3435 define CAN_F9R1_FB6 ((uint32_t)0x00000040)
  00a7f5: line 3436 define CAN_F9R1_FB7 ((uint32_t)0x00000080)
  00a81c: line 3437 define CAN_F9R1_FB8 ((uint32_t)0x00000100)
  00a843: line 3438 define CAN_F9R1_FB9 ((uint32_t)0x00000200)
  00a86a: line 3439 define CAN_F9R1_FB10 ((uint32_t)0x00000400)
  00a892: line 3440 define CAN_F9R1_FB11 ((uint32_t)0x00000800)
  00a8ba: line 3441 define CAN_F9R1_FB12 ((uint32_t)0x00001000)
  00a8e2: line 3442 define CAN_F9R1_FB13 ((uint32_t)0x00002000)
  00a90a: line 3443 define CAN_F9R1_FB14 ((uint32_t)0x00004000)
  00a932: line 3444 define CAN_F9R1_FB15 ((uint32_t)0x00008000)
  00a95a: line 3445 define CAN_F9R1_FB16 ((uint32_t)0x00010000)
  00a982: line 3446 define CAN_F9R1_FB17 ((uint32_t)0x00020000)
  00a9aa: line 3447 define CAN_F9R1_FB18 ((uint32_t)0x00040000)
  00a9d2: line 3448 define CAN_F9R1_FB19 ((uint32_t)0x00080000)
  00a9fa: line 3449 define CAN_F9R1_FB20 ((uint32_t)0x00100000)
  00aa22: line 3450 define CAN_F9R1_FB21 ((uint32_t)0x00200000)
  00aa4a: line 3451 define CAN_F9R1_FB22 ((uint32_t)0x00400000)
  00aa72: line 3452 define CAN_F9R1_FB23 ((uint32_t)0x00800000)
  00aa9a: line 3453 define CAN_F9R1_FB24 ((uint32_t)0x01000000)
  00aac2: line 3454 define CAN_F9R1_FB25 ((uint32_t)0x02000000)
  00aaea: line 3455 define CAN_F9R1_FB26 ((uint32_t)0x04000000)
  00ab12: line 3456 define CAN_F9R1_FB27 ((uint32_t)0x08000000)
  00ab3a: line 3457 define CAN_F9R1_FB28 ((uint32_t)0x10000000)
  00ab62: line 3458 define CAN_F9R1_FB29 ((uint32_t)0x20000000)
  00ab8a: line 3459 define CAN_F9R1_FB30 ((uint32_t)0x40000000)
  00abb2: line 3460 define CAN_F9R1_FB31 ((uint32_t)0x80000000)
  00abda: line 3463 define CAN_F10R1_FB0 ((uint32_t)0x00000001)
  00ac02: line 3464 define CAN_F10R1_FB1 ((uint32_t)0x00000002)
  00ac2a: line 3465 define CAN_F10R1_FB2 ((uint32_t)0x00000004)
  00ac52: line 3466 define CAN_F10R1_FB3 ((uint32_t)0x00000008)
  00ac7a: line 3467 define CAN_F10R1_FB4 ((uint32_t)0x00000010)
  00aca2: line 3468 define CAN_F10R1_FB5 ((uint32_t)0x00000020)
  00acca: line 3469 define CAN_F10R1_FB6 ((uint32_t)0x00000040)
  00acf2: line 3470 define CAN_F10R1_FB7 ((uint32_t)0x00000080)
  00ad1a: line 3471 define CAN_F10R1_FB8 ((uint32_t)0x00000100)
  00ad42: line 3472 define CAN_F10R1_FB9 ((uint32_t)0x00000200)
  00ad6a: line 3473 define CAN_F10R1_FB10 ((uint32_t)0x00000400)
  00ad93: line 3474 define CAN_F10R1_FB11 ((uint32_t)0x00000800)
  00adbc: line 3475 define CAN_F10R1_FB12 ((uint32_t)0x00001000)
  00ade5: line 3476 define CAN_F10R1_FB13 ((uint32_t)0x00002000)
  00ae0e: line 3477 define CAN_F10R1_FB14 ((uint32_t)0x00004000)
  00ae37: line 3478 define CAN_F10R1_FB15 ((uint32_t)0x00008000)
  00ae60: line 3479 define CAN_F10R1_FB16 ((uint32_t)0x00010000)
  00ae89: line 3480 define CAN_F10R1_FB17 ((uint32_t)0x00020000)
  00aeb2: line 3481 define CAN_F10R1_FB18 ((uint32_t)0x00040000)
  00aedb: line 3482 define CAN_F10R1_FB19 ((uint32_t)0x00080000)
  00af04: line 3483 define CAN_F10R1_FB20 ((uint32_t)0x00100000)
  00af2d: line 3484 define CAN_F10R1_FB21 ((uint32_t)0x00200000)
  00af56: line 3485 define CAN_F10R1_FB22 ((uint32_t)0x00400000)
  00af7f: line 3486 define CAN_F10R1_FB23 ((uint32_t)0x00800000)
  00afa8: line 3487 define CAN_F10R1_FB24 ((uint32_t)0x01000000)
  00afd1: line 3488 define CAN_F10R1_FB25 ((uint32_t)0x02000000)
  00affa: line 3489 define CAN_F10R1_FB26 ((uint32_t)0x04000000)
  00b023: line 3490 define CAN_F10R1_FB27 ((uint32_t)0x08000000)
  00b04c: line 3491 define CAN_F10R1_FB28 ((uint32_t)0x10000000)
  00b075: line 3492 define CAN_F10R1_FB29 ((uint32_t)0x20000000)
  00b09e: line 3493 define CAN_F10R1_FB30 ((uint32_t)0x40000000)
  00b0c7: line 3494 define CAN_F10R1_FB31 ((uint32_t)0x80000000)
  00b0f0: line 3497 define CAN_F11R1_FB0 ((uint32_t)0x00000001)
  00b118: line 3498 define CAN_F11R1_FB1 ((uint32_t)0x00000002)
  00b140: line 3499 define CAN_F11R1_FB2 ((uint32_t)0x00000004)
  00b168: line 3500 define CAN_F11R1_FB3 ((uint32_t)0x00000008)
  00b190: line 3501 define CAN_F11R1_FB4 ((uint32_t)0x00000010)
  00b1b8: line 3502 define CAN_F11R1_FB5 ((uint32_t)0x00000020)
  00b1e0: line 3503 define CAN_F11R1_FB6 ((uint32_t)0x00000040)
  00b208: line 3504 define CAN_F11R1_FB7 ((uint32_t)0x00000080)
  00b230: line 3505 define CAN_F11R1_FB8 ((uint32_t)0x00000100)
  00b258: line 3506 define CAN_F11R1_FB9 ((uint32_t)0x00000200)
  00b280: line 3507 define CAN_F11R1_FB10 ((uint32_t)0x00000400)
  00b2a9: line 3508 define CAN_F11R1_FB11 ((uint32_t)0x00000800)
  00b2d2: line 3509 define CAN_F11R1_FB12 ((uint32_t)0x00001000)
  00b2fb: line 3510 define CAN_F11R1_FB13 ((uint32_t)0x00002000)
  00b324: line 3511 define CAN_F11R1_FB14 ((uint32_t)0x00004000)
  00b34d: line 3512 define CAN_F11R1_FB15 ((uint32_t)0x00008000)
  00b376: line 3513 define CAN_F11R1_FB16 ((uint32_t)0x00010000)
  00b39f: line 3514 define CAN_F11R1_FB17 ((uint32_t)0x00020000)
  00b3c8: line 3515 define CAN_F11R1_FB18 ((uint32_t)0x00040000)
  00b3f1: line 3516 define CAN_F11R1_FB19 ((uint32_t)0x00080000)
  00b41a: line 3517 define CAN_F11R1_FB20 ((uint32_t)0x00100000)
  00b443: line 3518 define CAN_F11R1_FB21 ((uint32_t)0x00200000)
  00b46c: line 3519 define CAN_F11R1_FB22 ((uint32_t)0x00400000)
  00b495: line 3520 define CAN_F11R1_FB23 ((uint32_t)0x00800000)
  00b4be: line 3521 define CAN_F11R1_FB24 ((uint32_t)0x01000000)
  00b4e7: line 3522 define CAN_F11R1_FB25 ((uint32_t)0x02000000)
  00b510: line 3523 define CAN_F11R1_FB26 ((uint32_t)0x04000000)
  00b539: line 3524 define CAN_F11R1_FB27 ((uint32_t)0x08000000)
  00b562: line 3525 define CAN_F11R1_FB28 ((uint32_t)0x10000000)
  00b58b: line 3526 define CAN_F11R1_FB29 ((uint32_t)0x20000000)
  00b5b4: line 3527 define CAN_F11R1_FB30 ((uint32_t)0x40000000)
  00b5dd: line 3528 define CAN_F11R1_FB31 ((uint32_t)0x80000000)
  00b606: line 3531 define CAN_F12R1_FB0 ((uint32_t)0x00000001)
  00b62e: line 3532 define CAN_F12R1_FB1 ((uint32_t)0x00000002)
  00b656: line 3533 define CAN_F12R1_FB2 ((uint32_t)0x00000004)
  00b67e: line 3534 define CAN_F12R1_FB3 ((uint32_t)0x00000008)
  00b6a6: line 3535 define CAN_F12R1_FB4 ((uint32_t)0x00000010)
  00b6ce: line 3536 define CAN_F12R1_FB5 ((uint32_t)0x00000020)
  00b6f6: line 3537 define CAN_F12R1_FB6 ((uint32_t)0x00000040)
  00b71e: line 3538 define CAN_F12R1_FB7 ((uint32_t)0x00000080)
  00b746: line 3539 define CAN_F12R1_FB8 ((uint32_t)0x00000100)
  00b76e: line 3540 define CAN_F12R1_FB9 ((uint32_t)0x00000200)
  00b796: line 3541 define CAN_F12R1_FB10 ((uint32_t)0x00000400)
  00b7bf: line 3542 define CAN_F12R1_FB11 ((uint32_t)0x00000800)
  00b7e8: line 3543 define CAN_F12R1_FB12 ((uint32_t)0x00001000)
  00b811: line 3544 define CAN_F12R1_FB13 ((uint32_t)0x00002000)
  00b83a: line 3545 define CAN_F12R1_FB14 ((uint32_t)0x00004000)
  00b863: line 3546 define CAN_F12R1_FB15 ((uint32_t)0x00008000)
  00b88c: line 3547 define CAN_F12R1_FB16 ((uint32_t)0x00010000)
  00b8b5: line 3548 define CAN_F12R1_FB17 ((uint32_t)0x00020000)
  00b8de: line 3549 define CAN_F12R1_FB18 ((uint32_t)0x00040000)
  00b907: line 3550 define CAN_F12R1_FB19 ((uint32_t)0x00080000)
  00b930: line 3551 define CAN_F12R1_FB20 ((uint32_t)0x00100000)
  00b959: line 3552 define CAN_F12R1_FB21 ((uint32_t)0x00200000)
  00b982: line 3553 define CAN_F12R1_FB22 ((uint32_t)0x00400000)
  00b9ab: line 3554 define CAN_F12R1_FB23 ((uint32_t)0x00800000)
  00b9d4: line 3555 define CAN_F12R1_FB24 ((uint32_t)0x01000000)
  00b9fd: line 3556 define CAN_F12R1_FB25 ((uint32_t)0x02000000)
  00ba26: line 3557 define CAN_F12R1_FB26 ((uint32_t)0x04000000)
  00ba4f: line 3558 define CAN_F12R1_FB27 ((uint32_t)0x08000000)
  00ba78: line 3559 define CAN_F12R1_FB28 ((uint32_t)0x10000000)
  00baa1: line 3560 define CAN_F12R1_FB29 ((uint32_t)0x20000000)
  00baca: line 3561 define CAN_F12R1_FB30 ((uint32_t)0x40000000)
  00baf3: line 3562 define CAN_F12R1_FB31 ((uint32_t)0x80000000)
  00bb1c: line 3565 define CAN_F13R1_FB0 ((uint32_t)0x00000001)
  00bb44: line 3566 define CAN_F13R1_FB1 ((uint32_t)0x00000002)
  00bb6c: line 3567 define CAN_F13R1_FB2 ((uint32_t)0x00000004)
  00bb94: line 3568 define CAN_F13R1_FB3 ((uint32_t)0x00000008)
  00bbbc: line 3569 define CAN_F13R1_FB4 ((uint32_t)0x00000010)
  00bbe4: line 3570 define CAN_F13R1_FB5 ((uint32_t)0x00000020)
  00bc0c: line 3571 define CAN_F13R1_FB6 ((uint32_t)0x00000040)
  00bc34: line 3572 define CAN_F13R1_FB7 ((uint32_t)0x00000080)
  00bc5c: line 3573 define CAN_F13R1_FB8 ((uint32_t)0x00000100)
  00bc84: line 3574 define CAN_F13R1_FB9 ((uint32_t)0x00000200)
  00bcac: line 3575 define CAN_F13R1_FB10 ((uint32_t)0x00000400)
  00bcd5: line 3576 define CAN_F13R1_FB11 ((uint32_t)0x00000800)
  00bcfe: line 3577 define CAN_F13R1_FB12 ((uint32_t)0x00001000)
  00bd27: line 3578 define CAN_F13R1_FB13 ((uint32_t)0x00002000)
  00bd50: line 3579 define CAN_F13R1_FB14 ((uint32_t)0x00004000)
  00bd79: line 3580 define CAN_F13R1_FB15 ((uint32_t)0x00008000)
  00bda2: line 3581 define CAN_F13R1_FB16 ((uint32_t)0x00010000)
  00bdcb: line 3582 define CAN_F13R1_FB17 ((uint32_t)0x00020000)
  00bdf4: line 3583 define CAN_F13R1_FB18 ((uint32_t)0x00040000)
  00be1d: line 3584 define CAN_F13R1_FB19 ((uint32_t)0x00080000)
  00be46: line 3585 define CAN_F13R1_FB20 ((uint32_t)0x00100000)
  00be6f: line 3586 define CAN_F13R1_FB21 ((uint32_t)0x00200000)
  00be98: line 3587 define CAN_F13R1_FB22 ((uint32_t)0x00400000)
  00bec1: line 3588 define CAN_F13R1_FB23 ((uint32_t)0x00800000)
  00beea: line 3589 define CAN_F13R1_FB24 ((uint32_t)0x01000000)
  00bf13: line 3590 define CAN_F13R1_FB25 ((uint32_t)0x02000000)
  00bf3c: line 3591 define CAN_F13R1_FB26 ((uint32_t)0x04000000)
  00bf65: line 3592 define CAN_F13R1_FB27 ((uint32_t)0x08000000)
  00bf8e: line 3593 define CAN_F13R1_FB28 ((uint32_t)0x10000000)
  00bfb7: line 3594 define CAN_F13R1_FB29 ((uint32_t)0x20000000)
  00bfe0: line 3595 define CAN_F13R1_FB30 ((uint32_t)0x40000000)
  00c009: line 3596 define CAN_F13R1_FB31 ((uint32_t)0x80000000)
  00c032: line 3599 define CAN_F0R2_FB0 ((uint32_t)0x00000001)
  00c059: line 3600 define CAN_F0R2_FB1 ((uint32_t)0x00000002)
  00c080: line 3601 define CAN_F0R2_FB2 ((uint32_t)0x00000004)
  00c0a7: line 3602 define CAN_F0R2_FB3 ((uint32_t)0x00000008)
  00c0ce: line 3603 define CAN_F0R2_FB4 ((uint32_t)0x00000010)
  00c0f5: line 3604 define CAN_F0R2_FB5 ((uint32_t)0x00000020)
  00c11c: line 3605 define CAN_F0R2_FB6 ((uint32_t)0x00000040)
  00c143: line 3606 define CAN_F0R2_FB7 ((uint32_t)0x00000080)
  00c16a: line 3607 define CAN_F0R2_FB8 ((uint32_t)0x00000100)
  00c191: line 3608 define CAN_F0R2_FB9 ((uint32_t)0x00000200)
  00c1b8: line 3609 define CAN_F0R2_FB10 ((uint32_t)0x00000400)
  00c1e0: line 3610 define CAN_F0R2_FB11 ((uint32_t)0x00000800)
  00c208: line 3611 define CAN_F0R2_FB12 ((uint32_t)0x00001000)
  00c230: line 3612 define CAN_F0R2_FB13 ((uint32_t)0x00002000)
  00c258: line 3613 define CAN_F0R2_FB14 ((uint32_t)0x00004000)
  00c280: line 3614 define CAN_F0R2_FB15 ((uint32_t)0x00008000)
  00c2a8: line 3615 define CAN_F0R2_FB16 ((uint32_t)0x00010000)
  00c2d0: line 3616 define CAN_F0R2_FB17 ((uint32_t)0x00020000)
  00c2f8: line 3617 define CAN_F0R2_FB18 ((uint32_t)0x00040000)
  00c320: line 3618 define CAN_F0R2_FB19 ((uint32_t)0x00080000)
  00c348: line 3619 define CAN_F0R2_FB20 ((uint32_t)0x00100000)
  00c370: line 3620 define CAN_F0R2_FB21 ((uint32_t)0x00200000)
  00c398: line 3621 define CAN_F0R2_FB22 ((uint32_t)0x00400000)
  00c3c0: line 3622 define CAN_F0R2_FB23 ((uint32_t)0x00800000)
  00c3e8: line 3623 define CAN_F0R2_FB24 ((uint32_t)0x01000000)
  00c410: line 3624 define CAN_F0R2_FB25 ((uint32_t)0x02000000)
  00c438: line 3625 define CAN_F0R2_FB26 ((uint32_t)0x04000000)
  00c460: line 3626 define CAN_F0R2_FB27 ((uint32_t)0x08000000)
  00c488: line 3627 define CAN_F0R2_FB28 ((uint32_t)0x10000000)
  00c4b0: line 3628 define CAN_F0R2_FB29 ((uint32_t)0x20000000)
  00c4d8: line 3629 define CAN_F0R2_FB30 ((uint32_t)0x40000000)
  00c500: line 3630 define CAN_F0R2_FB31 ((uint32_t)0x80000000)
  00c528: line 3633 define CAN_F1R2_FB0 ((uint32_t)0x00000001)
  00c54f: line 3634 define CAN_F1R2_FB1 ((uint32_t)0x00000002)
  00c576: line 3635 define CAN_F1R2_FB2 ((uint32_t)0x00000004)
  00c59d: line 3636 define CAN_F1R2_FB3 ((uint32_t)0x00000008)
  00c5c4: line 3637 define CAN_F1R2_FB4 ((uint32_t)0x00000010)
  00c5eb: line 3638 define CAN_F1R2_FB5 ((uint32_t)0x00000020)
  00c612: line 3639 define CAN_F1R2_FB6 ((uint32_t)0x00000040)
  00c639: line 3640 define CAN_F1R2_FB7 ((uint32_t)0x00000080)
  00c660: line 3641 define CAN_F1R2_FB8 ((uint32_t)0x00000100)
  00c687: line 3642 define CAN_F1R2_FB9 ((uint32_t)0x00000200)
  00c6ae: line 3643 define CAN_F1R2_FB10 ((uint32_t)0x00000400)
  00c6d6: line 3644 define CAN_F1R2_FB11 ((uint32_t)0x00000800)
  00c6fe: line 3645 define CAN_F1R2_FB12 ((uint32_t)0x00001000)
  00c726: line 3646 define CAN_F1R2_FB13 ((uint32_t)0x00002000)
  00c74e: line 3647 define CAN_F1R2_FB14 ((uint32_t)0x00004000)
  00c776: line 3648 define CAN_F1R2_FB15 ((uint32_t)0x00008000)
  00c79e: line 3649 define CAN_F1R2_FB16 ((uint32_t)0x00010000)
  00c7c6: line 3650 define CAN_F1R2_FB17 ((uint32_t)0x00020000)
  00c7ee: line 3651 define CAN_F1R2_FB18 ((uint32_t)0x00040000)
  00c816: line 3652 define CAN_F1R2_FB19 ((uint32_t)0x00080000)
  00c83e: line 3653 define CAN_F1R2_FB20 ((uint32_t)0x00100000)
  00c866: line 3654 define CAN_F1R2_FB21 ((uint32_t)0x00200000)
  00c88e: line 3655 define CAN_F1R2_FB22 ((uint32_t)0x00400000)
  00c8b6: line 3656 define CAN_F1R2_FB23 ((uint32_t)0x00800000)
  00c8de: line 3657 define CAN_F1R2_FB24 ((uint32_t)0x01000000)
  00c906: line 3658 define CAN_F1R2_FB25 ((uint32_t)0x02000000)
  00c92e: line 3659 define CAN_F1R2_FB26 ((uint32_t)0x04000000)
  00c956: line 3660 define CAN_F1R2_FB27 ((uint32_t)0x08000000)
  00c97e: line 3661 define CAN_F1R2_FB28 ((uint32_t)0x10000000)
  00c9a6: line 3662 define CAN_F1R2_FB29 ((uint32_t)0x20000000)
  00c9ce: line 3663 define CAN_F1R2_FB30 ((uint32_t)0x40000000)
  00c9f6: line 3664 define CAN_F1R2_FB31 ((uint32_t)0x80000000)
  00ca1e: line 3667 define CAN_F2R2_FB0 ((uint32_t)0x00000001)
  00ca45: line 3668 define CAN_F2R2_FB1 ((uint32_t)0x00000002)
  00ca6c: line 3669 define CAN_F2R2_FB2 ((uint32_t)0x00000004)
  00ca93: line 3670 define CAN_F2R2_FB3 ((uint32_t)0x00000008)
  00caba: line 3671 define CAN_F2R2_FB4 ((uint32_t)0x00000010)
  00cae1: line 3672 define CAN_F2R2_FB5 ((uint32_t)0x00000020)
  00cb08: line 3673 define CAN_F2R2_FB6 ((uint32_t)0x00000040)
  00cb2f: line 3674 define CAN_F2R2_FB7 ((uint32_t)0x00000080)
  00cb56: line 3675 define CAN_F2R2_FB8 ((uint32_t)0x00000100)
  00cb7d: line 3676 define CAN_F2R2_FB9 ((uint32_t)0x00000200)
  00cba4: line 3677 define CAN_F2R2_FB10 ((uint32_t)0x00000400)
  00cbcc: line 3678 define CAN_F2R2_FB11 ((uint32_t)0x00000800)
  00cbf4: line 3679 define CAN_F2R2_FB12 ((uint32_t)0x00001000)
  00cc1c: line 3680 define CAN_F2R2_FB13 ((uint32_t)0x00002000)
  00cc44: line 3681 define CAN_F2R2_FB14 ((uint32_t)0x00004000)
  00cc6c: line 3682 define CAN_F2R2_FB15 ((uint32_t)0x00008000)
  00cc94: line 3683 define CAN_F2R2_FB16 ((uint32_t)0x00010000)
  00ccbc: line 3684 define CAN_F2R2_FB17 ((uint32_t)0x00020000)
  00cce4: line 3685 define CAN_F2R2_FB18 ((uint32_t)0x00040000)
  00cd0c: line 3686 define CAN_F2R2_FB19 ((uint32_t)0x00080000)
  00cd34: line 3687 define CAN_F2R2_FB20 ((uint32_t)0x00100000)
  00cd5c: line 3688 define CAN_F2R2_FB21 ((uint32_t)0x00200000)
  00cd84: line 3689 define CAN_F2R2_FB22 ((uint32_t)0x00400000)
  00cdac: line 3690 define CAN_F2R2_FB23 ((uint32_t)0x00800000)
  00cdd4: line 3691 define CAN_F2R2_FB24 ((uint32_t)0x01000000)
  00cdfc: line 3692 define CAN_F2R2_FB25 ((uint32_t)0x02000000)
  00ce24: line 3693 define CAN_F2R2_FB26 ((uint32_t)0x04000000)
  00ce4c: line 3694 define CAN_F2R2_FB27 ((uint32_t)0x08000000)
  00ce74: line 3695 define CAN_F2R2_FB28 ((uint32_t)0x10000000)
  00ce9c: line 3696 define CAN_F2R2_FB29 ((uint32_t)0x20000000)
  00cec4: line 3697 define CAN_F2R2_FB30 ((uint32_t)0x40000000)
  00ceec: line 3698 define CAN_F2R2_FB31 ((uint32_t)0x80000000)
  00cf14: line 3701 define CAN_F3R2_FB0 ((uint32_t)0x00000001)
  00cf3b: line 3702 define CAN_F3R2_FB1 ((uint32_t)0x00000002)
  00cf62: line 3703 define CAN_F3R2_FB2 ((uint32_t)0x00000004)
  00cf89: line 3704 define CAN_F3R2_FB3 ((uint32_t)0x00000008)
  00cfb0: line 3705 define CAN_F3R2_FB4 ((uint32_t)0x00000010)
  00cfd7: line 3706 define CAN_F3R2_FB5 ((uint32_t)0x00000020)
  00cffe: line 3707 define CAN_F3R2_FB6 ((uint32_t)0x00000040)
  00d025: line 3708 define CAN_F3R2_FB7 ((uint32_t)0x00000080)
  00d04c: line 3709 define CAN_F3R2_FB8 ((uint32_t)0x00000100)
  00d073: line 3710 define CAN_F3R2_FB9 ((uint32_t)0x00000200)
  00d09a: line 3711 define CAN_F3R2_FB10 ((uint32_t)0x00000400)
  00d0c2: line 3712 define CAN_F3R2_FB11 ((uint32_t)0x00000800)
  00d0ea: line 3713 define CAN_F3R2_FB12 ((uint32_t)0x00001000)
  00d112: line 3714 define CAN_F3R2_FB13 ((uint32_t)0x00002000)
  00d13a: line 3715 define CAN_F3R2_FB14 ((uint32_t)0x00004000)
  00d162: line 3716 define CAN_F3R2_FB15 ((uint32_t)0x00008000)
  00d18a: line 3717 define CAN_F3R2_FB16 ((uint32_t)0x00010000)
  00d1b2: line 3718 define CAN_F3R2_FB17 ((uint32_t)0x00020000)
  00d1da: line 3719 define CAN_F3R2_FB18 ((uint32_t)0x00040000)
  00d202: line 3720 define CAN_F3R2_FB19 ((uint32_t)0x00080000)
  00d22a: line 3721 define CAN_F3R2_FB20 ((uint32_t)0x00100000)
  00d252: line 3722 define CAN_F3R2_FB21 ((uint32_t)0x00200000)
  00d27a: line 3723 define CAN_F3R2_FB22 ((uint32_t)0x00400000)
  00d2a2: line 3724 define CAN_F3R2_FB23 ((uint32_t)0x00800000)
  00d2ca: line 3725 define CAN_F3R2_FB24 ((uint32_t)0x01000000)
  00d2f2: line 3726 define CAN_F3R2_FB25 ((uint32_t)0x02000000)
  00d31a: line 3727 define CAN_F3R2_FB26 ((uint32_t)0x04000000)
  00d342: line 3728 define CAN_F3R2_FB27 ((uint32_t)0x08000000)
  00d36a: line 3729 define CAN_F3R2_FB28 ((uint32_t)0x10000000)
  00d392: line 3730 define CAN_F3R2_FB29 ((uint32_t)0x20000000)
  00d3ba: line 3731 define CAN_F3R2_FB30 ((uint32_t)0x40000000)
  00d3e2: line 3732 define CAN_F3R2_FB31 ((uint32_t)0x80000000)
  00d40a: line 3735 define CAN_F4R2_FB0 ((uint32_t)0x00000001)
  00d431: line 3736 define CAN_F4R2_FB1 ((uint32_t)0x00000002)
  00d458: line 3737 define CAN_F4R2_FB2 ((uint32_t)0x00000004)
  00d47f: line 3738 define CAN_F4R2_FB3 ((uint32_t)0x00000008)
  00d4a6: line 3739 define CAN_F4R2_FB4 ((uint32_t)0x00000010)
  00d4cd: line 3740 define CAN_F4R2_FB5 ((uint32_t)0x00000020)
  00d4f4: line 3741 define CAN_F4R2_FB6 ((uint32_t)0x00000040)
  00d51b: line 3742 define CAN_F4R2_FB7 ((uint32_t)0x00000080)
  00d542: line 3743 define CAN_F4R2_FB8 ((uint32_t)0x00000100)
  00d569: line 3744 define CAN_F4R2_FB9 ((uint32_t)0x00000200)
  00d590: line 3745 define CAN_F4R2_FB10 ((uint32_t)0x00000400)
  00d5b8: line 3746 define CAN_F4R2_FB11 ((uint32_t)0x00000800)
  00d5e0: line 3747 define CAN_F4R2_FB12 ((uint32_t)0x00001000)
  00d608: line 3748 define CAN_F4R2_FB13 ((uint32_t)0x00002000)
  00d630: line 3749 define CAN_F4R2_FB14 ((uint32_t)0x00004000)
  00d658: line 3750 define CAN_F4R2_FB15 ((uint32_t)0x00008000)
  00d680: line 3751 define CAN_F4R2_FB16 ((uint32_t)0x00010000)
  00d6a8: line 3752 define CAN_F4R2_FB17 ((uint32_t)0x00020000)
  00d6d0: line 3753 define CAN_F4R2_FB18 ((uint32_t)0x00040000)
  00d6f8: line 3754 define CAN_F4R2_FB19 ((uint32_t)0x00080000)
  00d720: line 3755 define CAN_F4R2_FB20 ((uint32_t)0x00100000)
  00d748: line 3756 define CAN_F4R2_FB21 ((uint32_t)0x00200000)
  00d770: line 3757 define CAN_F4R2_FB22 ((uint32_t)0x00400000)
  00d798: line 3758 define CAN_F4R2_FB23 ((uint32_t)0x00800000)
  00d7c0: line 3759 define CAN_F4R2_FB24 ((uint32_t)0x01000000)
  00d7e8: line 3760 define CAN_F4R2_FB25 ((uint32_t)0x02000000)
  00d810: line 3761 define CAN_F4R2_FB26 ((uint32_t)0x04000000)
  00d838: line 3762 define CAN_F4R2_FB27 ((uint32_t)0x08000000)
  00d860: line 3763 define CAN_F4R2_FB28 ((uint32_t)0x10000000)
  00d888: line 3764 define CAN_F4R2_FB29 ((uint32_t)0x20000000)
  00d8b0: line 3765 define CAN_F4R2_FB30 ((uint32_t)0x40000000)
  00d8d8: line 3766 define CAN_F4R2_FB31 ((uint32_t)0x80000000)
  00d900: line 3769 define CAN_F5R2_FB0 ((uint32_t)0x00000001)
  00d927: line 3770 define CAN_F5R2_FB1 ((uint32_t)0x00000002)
  00d94e: line 3771 define CAN_F5R2_FB2 ((uint32_t)0x00000004)
  00d975: line 3772 define CAN_F5R2_FB3 ((uint32_t)0x00000008)
  00d99c: line 3773 define CAN_F5R2_FB4 ((uint32_t)0x00000010)
  00d9c3: line 3774 define CAN_F5R2_FB5 ((uint32_t)0x00000020)
  00d9ea: line 3775 define CAN_F5R2_FB6 ((uint32_t)0x00000040)
  00da11: line 3776 define CAN_F5R2_FB7 ((uint32_t)0x00000080)
  00da38: line 3777 define CAN_F5R2_FB8 ((uint32_t)0x00000100)
  00da5f: line 3778 define CAN_F5R2_FB9 ((uint32_t)0x00000200)
  00da86: line 3779 define CAN_F5R2_FB10 ((uint32_t)0x00000400)
  00daae: line 3780 define CAN_F5R2_FB11 ((uint32_t)0x00000800)
  00dad6: line 3781 define CAN_F5R2_FB12 ((uint32_t)0x00001000)
  00dafe: line 3782 define CAN_F5R2_FB13 ((uint32_t)0x00002000)
  00db26: line 3783 define CAN_F5R2_FB14 ((uint32_t)0x00004000)
  00db4e: line 3784 define CAN_F5R2_FB15 ((uint32_t)0x00008000)
  00db76: line 3785 define CAN_F5R2_FB16 ((uint32_t)0x00010000)
  00db9e: line 3786 define CAN_F5R2_FB17 ((uint32_t)0x00020000)
  00dbc6: line 3787 define CAN_F5R2_FB18 ((uint32_t)0x00040000)
  00dbee: line 3788 define CAN_F5R2_FB19 ((uint32_t)0x00080000)
  00dc16: line 3789 define CAN_F5R2_FB20 ((uint32_t)0x00100000)
  00dc3e: line 3790 define CAN_F5R2_FB21 ((uint32_t)0x00200000)
  00dc66: line 3791 define CAN_F5R2_FB22 ((uint32_t)0x00400000)
  00dc8e: line 3792 define CAN_F5R2_FB23 ((uint32_t)0x00800000)
  00dcb6: line 3793 define CAN_F5R2_FB24 ((uint32_t)0x01000000)
  00dcde: line 3794 define CAN_F5R2_FB25 ((uint32_t)0x02000000)
  00dd06: line 3795 define CAN_F5R2_FB26 ((uint32_t)0x04000000)
  00dd2e: line 3796 define CAN_F5R2_FB27 ((uint32_t)0x08000000)
  00dd56: line 3797 define CAN_F5R2_FB28 ((uint32_t)0x10000000)
  00dd7e: line 3798 define CAN_F5R2_FB29 ((uint32_t)0x20000000)
  00dda6: line 3799 define CAN_F5R2_FB30 ((uint32_t)0x40000000)
  00ddce: line 3800 define CAN_F5R2_FB31 ((uint32_t)0x80000000)
  00ddf6: line 3803 define CAN_F6R2_FB0 ((uint32_t)0x00000001)
  00de1d: line 3804 define CAN_F6R2_FB1 ((uint32_t)0x00000002)
  00de44: line 3805 define CAN_F6R2_FB2 ((uint32_t)0x00000004)
  00de6b: line 3806 define CAN_F6R2_FB3 ((uint32_t)0x00000008)
  00de92: line 3807 define CAN_F6R2_FB4 ((uint32_t)0x00000010)
  00deb9: line 3808 define CAN_F6R2_FB5 ((uint32_t)0x00000020)
  00dee0: line 3809 define CAN_F6R2_FB6 ((uint32_t)0x00000040)
  00df07: line 3810 define CAN_F6R2_FB7 ((uint32_t)0x00000080)
  00df2e: line 3811 define CAN_F6R2_FB8 ((uint32_t)0x00000100)
  00df55: line 3812 define CAN_F6R2_FB9 ((uint32_t)0x00000200)
  00df7c: line 3813 define CAN_F6R2_FB10 ((uint32_t)0x00000400)
  00dfa4: line 3814 define CAN_F6R2_FB11 ((uint32_t)0x00000800)
  00dfcc: line 3815 define CAN_F6R2_FB12 ((uint32_t)0x00001000)
  00dff4: line 3816 define CAN_F6R2_FB13 ((uint32_t)0x00002000)
  00e01c: line 3817 define CAN_F6R2_FB14 ((uint32_t)0x00004000)
  00e044: line 3818 define CAN_F6R2_FB15 ((uint32_t)0x00008000)
  00e06c: line 3819 define CAN_F6R2_FB16 ((uint32_t)0x00010000)
  00e094: line 3820 define CAN_F6R2_FB17 ((uint32_t)0x00020000)
  00e0bc: line 3821 define CAN_F6R2_FB18 ((uint32_t)0x00040000)
  00e0e4: line 3822 define CAN_F6R2_FB19 ((uint32_t)0x00080000)
  00e10c: line 3823 define CAN_F6R2_FB20 ((uint32_t)0x00100000)
  00e134: line 3824 define CAN_F6R2_FB21 ((uint32_t)0x00200000)
  00e15c: line 3825 define CAN_F6R2_FB22 ((uint32_t)0x00400000)
  00e184: line 3826 define CAN_F6R2_FB23 ((uint32_t)0x00800000)
  00e1ac: line 3827 define CAN_F6R2_FB24 ((uint32_t)0x01000000)
  00e1d4: line 3828 define CAN_F6R2_FB25 ((uint32_t)0x02000000)
  00e1fc: line 3829 define CAN_F6R2_FB26 ((uint32_t)0x04000000)
  00e224: line 3830 define CAN_F6R2_FB27 ((uint32_t)0x08000000)
  00e24c: line 3831 define CAN_F6R2_FB28 ((uint32_t)0x10000000)
  00e274: line 3832 define CAN_F6R2_FB29 ((uint32_t)0x20000000)
  00e29c: line 3833 define CAN_F6R2_FB30 ((uint32_t)0x40000000)
  00e2c4: line 3834 define CAN_F6R2_FB31 ((uint32_t)0x80000000)
  00e2ec: line 3837 define CAN_F7R2_FB0 ((uint32_t)0x00000001)
  00e313: line 3838 define CAN_F7R2_FB1 ((uint32_t)0x00000002)
  00e33a: line 3839 define CAN_F7R2_FB2 ((uint32_t)0x00000004)
  00e361: line 3840 define CAN_F7R2_FB3 ((uint32_t)0x00000008)
  00e388: line 3841 define CAN_F7R2_FB4 ((uint32_t)0x00000010)
  00e3af: line 3842 define CAN_F7R2_FB5 ((uint32_t)0x00000020)
  00e3d6: line 3843 define CAN_F7R2_FB6 ((uint32_t)0x00000040)
  00e3fd: line 3844 define CAN_F7R2_FB7 ((uint32_t)0x00000080)
  00e424: line 3845 define CAN_F7R2_FB8 ((uint32_t)0x00000100)
  00e44b: line 3846 define CAN_F7R2_FB9 ((uint32_t)0x00000200)
  00e472: line 3847 define CAN_F7R2_FB10 ((uint32_t)0x00000400)
  00e49a: line 3848 define CAN_F7R2_FB11 ((uint32_t)0x00000800)
  00e4c2: line 3849 define CAN_F7R2_FB12 ((uint32_t)0x00001000)
  00e4ea: line 3850 define CAN_F7R2_FB13 ((uint32_t)0x00002000)
  00e512: line 3851 define CAN_F7R2_FB14 ((uint32_t)0x00004000)
  00e53a: line 3852 define CAN_F7R2_FB15 ((uint32_t)0x00008000)
  00e562: line 3853 define CAN_F7R2_FB16 ((uint32_t)0x00010000)
  00e58a: line 3854 define CAN_F7R2_FB17 ((uint32_t)0x00020000)
  00e5b2: line 3855 define CAN_F7R2_FB18 ((uint32_t)0x00040000)
  00e5da: line 3856 define CAN_F7R2_FB19 ((uint32_t)0x00080000)
  00e602: line 3857 define CAN_F7R2_FB20 ((uint32_t)0x00100000)
  00e62a: line 3858 define CAN_F7R2_FB21 ((uint32_t)0x00200000)
  00e652: line 3859 define CAN_F7R2_FB22 ((uint32_t)0x00400000)
  00e67a: line 3860 define CAN_F7R2_FB23 ((uint32_t)0x00800000)
  00e6a2: line 3861 define CAN_F7R2_FB24 ((uint32_t)0x01000000)
  00e6ca: line 3862 define CAN_F7R2_FB25 ((uint32_t)0x02000000)
  00e6f2: line 3863 define CAN_F7R2_FB26 ((uint32_t)0x04000000)
  00e71a: line 3864 define CAN_F7R2_FB27 ((uint32_t)0x08000000)
  00e742: line 3865 define CAN_F7R2_FB28 ((uint32_t)0x10000000)
  00e76a: line 3866 define CAN_F7R2_FB29 ((uint32_t)0x20000000)
  00e792: line 3867 define CAN_F7R2_FB30 ((uint32_t)0x40000000)
  00e7ba: line 3868 define CAN_F7R2_FB31 ((uint32_t)0x80000000)
  00e7e2: line 3871 define CAN_F8R2_FB0 ((uint32_t)0x00000001)
  00e809: line 3872 define CAN_F8R2_FB1 ((uint32_t)0x00000002)
  00e830: line 3873 define CAN_F8R2_FB2 ((uint32_t)0x00000004)
  00e857: line 3874 define CAN_F8R2_FB3 ((uint32_t)0x00000008)
  00e87e: line 3875 define CAN_F8R2_FB4 ((uint32_t)0x00000010)
  00e8a5: line 3876 define CAN_F8R2_FB5 ((uint32_t)0x00000020)
  00e8cc: line 3877 define CAN_F8R2_FB6 ((uint32_t)0x00000040)
  00e8f3: line 3878 define CAN_F8R2_FB7 ((uint32_t)0x00000080)
  00e91a: line 3879 define CAN_F8R2_FB8 ((uint32_t)0x00000100)
  00e941: line 3880 define CAN_F8R2_FB9 ((uint32_t)0x00000200)
  00e968: line 3881 define CAN_F8R2_FB10 ((uint32_t)0x00000400)
  00e990: line 3882 define CAN_F8R2_FB11 ((uint32_t)0x00000800)
  00e9b8: line 3883 define CAN_F8R2_FB12 ((uint32_t)0x00001000)
  00e9e0: line 3884 define CAN_F8R2_FB13 ((uint32_t)0x00002000)
  00ea08: line 3885 define CAN_F8R2_FB14 ((uint32_t)0x00004000)
  00ea30: line 3886 define CAN_F8R2_FB15 ((uint32_t)0x00008000)
  00ea58: line 3887 define CAN_F8R2_FB16 ((uint32_t)0x00010000)
  00ea80: line 3888 define CAN_F8R2_FB17 ((uint32_t)0x00020000)
  00eaa8: line 3889 define CAN_F8R2_FB18 ((uint32_t)0x00040000)
  00ead0: line 3890 define CAN_F8R2_FB19 ((uint32_t)0x00080000)
  00eaf8: line 3891 define CAN_F8R2_FB20 ((uint32_t)0x00100000)
  00eb20: line 3892 define CAN_F8R2_FB21 ((uint32_t)0x00200000)
  00eb48: line 3893 define CAN_F8R2_FB22 ((uint32_t)0x00400000)
  00eb70: line 3894 define CAN_F8R2_FB23 ((uint32_t)0x00800000)
  00eb98: line 3895 define CAN_F8R2_FB24 ((uint32_t)0x01000000)
  00ebc0: line 3896 define CAN_F8R2_FB25 ((uint32_t)0x02000000)
  00ebe8: line 3897 define CAN_F8R2_FB26 ((uint32_t)0x04000000)
  00ec10: line 3898 define CAN_F8R2_FB27 ((uint32_t)0x08000000)
  00ec38: line 3899 define CAN_F8R2_FB28 ((uint32_t)0x10000000)
  00ec60: line 3900 define CAN_F8R2_FB29 ((uint32_t)0x20000000)
  00ec88: line 3901 define CAN_F8R2_FB30 ((uint32_t)0x40000000)
  00ecb0: line 3902 define CAN_F8R2_FB31 ((uint32_t)0x80000000)
  00ecd8: line 3905 define CAN_F9R2_FB0 ((uint32_t)0x00000001)
  00ecff: line 3906 define CAN_F9R2_FB1 ((uint32_t)0x00000002)
  00ed26: line 3907 define CAN_F9R2_FB2 ((uint32_t)0x00000004)
  00ed4d: line 3908 define CAN_F9R2_FB3 ((uint32_t)0x00000008)
  00ed74: line 3909 define CAN_F9R2_FB4 ((uint32_t)0x00000010)
  00ed9b: line 3910 define CAN_F9R2_FB5 ((uint32_t)0x00000020)
  00edc2: line 3911 define CAN_F9R2_FB6 ((uint32_t)0x00000040)
  00ede9: line 3912 define CAN_F9R2_FB7 ((uint32_t)0x00000080)
  00ee10: line 3913 define CAN_F9R2_FB8 ((uint32_t)0x00000100)
  00ee37: line 3914 define CAN_F9R2_FB9 ((uint32_t)0x00000200)
  00ee5e: line 3915 define CAN_F9R2_FB10 ((uint32_t)0x00000400)
  00ee86: line 3916 define CAN_F9R2_FB11 ((uint32_t)0x00000800)
  00eeae: line 3917 define CAN_F9R2_FB12 ((uint32_t)0x00001000)
  00eed6: line 3918 define CAN_F9R2_FB13 ((uint32_t)0x00002000)
  00eefe: line 3919 define CAN_F9R2_FB14 ((uint32_t)0x00004000)
  00ef26: line 3920 define CAN_F9R2_FB15 ((uint32_t)0x00008000)
  00ef4e: line 3921 define CAN_F9R2_FB16 ((uint32_t)0x00010000)
  00ef76: line 3922 define CAN_F9R2_FB17 ((uint32_t)0x00020000)
  00ef9e: line 3923 define CAN_F9R2_FB18 ((uint32_t)0x00040000)
  00efc6: line 3924 define CAN_F9R2_FB19 ((uint32_t)0x00080000)
  00efee: line 3925 define CAN_F9R2_FB20 ((uint32_t)0x00100000)
  00f016: line 3926 define CAN_F9R2_FB21 ((uint32_t)0x00200000)
  00f03e: line 3927 define CAN_F9R2_FB22 ((uint32_t)0x00400000)
  00f066: line 3928 define CAN_F9R2_FB23 ((uint32_t)0x00800000)
  00f08e: line 3929 define CAN_F9R2_FB24 ((uint32_t)0x01000000)
  00f0b6: line 3930 define CAN_F9R2_FB25 ((uint32_t)0x02000000)
  00f0de: line 3931 define CAN_F9R2_FB26 ((uint32_t)0x04000000)
  00f106: line 3932 define CAN_F9R2_FB27 ((uint32_t)0x08000000)
  00f12e: line 3933 define CAN_F9R2_FB28 ((uint32_t)0x10000000)
  00f156: line 3934 define CAN_F9R2_FB29 ((uint32_t)0x20000000)
  00f17e: line 3935 define CAN_F9R2_FB30 ((uint32_t)0x40000000)
  00f1a6: line 3936 define CAN_F9R2_FB31 ((uint32_t)0x80000000)
  00f1ce: line 3939 define CAN_F10R2_FB0 ((uint32_t)0x00000001)
  00f1f6: line 3940 define CAN_F10R2_FB1 ((uint32_t)0x00000002)
  00f21e: line 3941 define CAN_F10R2_FB2 ((uint32_t)0x00000004)
  00f246: line 3942 define CAN_F10R2_FB3 ((uint32_t)0x00000008)
  00f26e: line 3943 define CAN_F10R2_FB4 ((uint32_t)0x00000010)
  00f296: line 3944 define CAN_F10R2_FB5 ((uint32_t)0x00000020)
  00f2be: line 3945 define CAN_F10R2_FB6 ((uint32_t)0x00000040)
  00f2e6: line 3946 define CAN_F10R2_FB7 ((uint32_t)0x00000080)
  00f30e: line 3947 define CAN_F10R2_FB8 ((uint32_t)0x00000100)
  00f336: line 3948 define CAN_F10R2_FB9 ((uint32_t)0x00000200)
  00f35e: line 3949 define CAN_F10R2_FB10 ((uint32_t)0x00000400)
  00f387: line 3950 define CAN_F10R2_FB11 ((uint32_t)0x00000800)
  00f3b0: line 3951 define CAN_F10R2_FB12 ((uint32_t)0x00001000)
  00f3d9: line 3952 define CAN_F10R2_FB13 ((uint32_t)0x00002000)
  00f402: line 3953 define CAN_F10R2_FB14 ((uint32_t)0x00004000)
  00f42b: line 3954 define CAN_F10R2_FB15 ((uint32_t)0x00008000)
  00f454: line 3955 define CAN_F10R2_FB16 ((uint32_t)0x00010000)
  00f47d: line 3956 define CAN_F10R2_FB17 ((uint32_t)0x00020000)
  00f4a6: line 3957 define CAN_F10R2_FB18 ((uint32_t)0x00040000)
  00f4cf: line 3958 define CAN_F10R2_FB19 ((uint32_t)0x00080000)
  00f4f8: line 3959 define CAN_F10R2_FB20 ((uint32_t)0x00100000)
  00f521: line 3960 define CAN_F10R2_FB21 ((uint32_t)0x00200000)
  00f54a: line 3961 define CAN_F10R2_FB22 ((uint32_t)0x00400000)
  00f573: line 3962 define CAN_F10R2_FB23 ((uint32_t)0x00800000)
  00f59c: line 3963 define CAN_F10R2_FB24 ((uint32_t)0x01000000)
  00f5c5: line 3964 define CAN_F10R2_FB25 ((uint32_t)0x02000000)
  00f5ee: line 3965 define CAN_F10R2_FB26 ((uint32_t)0x04000000)
  00f617: line 3966 define CAN_F10R2_FB27 ((uint32_t)0x08000000)
  00f640: line 3967 define CAN_F10R2_FB28 ((uint32_t)0x10000000)
  00f669: line 3968 define CAN_F10R2_FB29 ((uint32_t)0x20000000)
  00f692: line 3969 define CAN_F10R2_FB30 ((uint32_t)0x40000000)
  00f6bb: line 3970 define CAN_F10R2_FB31 ((uint32_t)0x80000000)
  00f6e4: line 3973 define CAN_F11R2_FB0 ((uint32_t)0x00000001)
  00f70c: line 3974 define CAN_F11R2_FB1 ((uint32_t)0x00000002)
  00f734: line 3975 define CAN_F11R2_FB2 ((uint32_t)0x00000004)
  00f75c: line 3976 define CAN_F11R2_FB3 ((uint32_t)0x00000008)
  00f784: line 3977 define CAN_F11R2_FB4 ((uint32_t)0x00000010)
  00f7ac: line 3978 define CAN_F11R2_FB5 ((uint32_t)0x00000020)
  00f7d4: line 3979 define CAN_F11R2_FB6 ((uint32_t)0x00000040)
  00f7fc: line 3980 define CAN_F11R2_FB7 ((uint32_t)0x00000080)
  00f824: line 3981 define CAN_F11R2_FB8 ((uint32_t)0x00000100)
  00f84c: line 3982 define CAN_F11R2_FB9 ((uint32_t)0x00000200)
  00f874: line 3983 define CAN_F11R2_FB10 ((uint32_t)0x00000400)
  00f89d: line 3984 define CAN_F11R2_FB11 ((uint32_t)0x00000800)
  00f8c6: line 3985 define CAN_F11R2_FB12 ((uint32_t)0x00001000)
  00f8ef: line 3986 define CAN_F11R2_FB13 ((uint32_t)0x00002000)
  00f918: line 3987 define CAN_F11R2_FB14 ((uint32_t)0x00004000)
  00f941: line 3988 define CAN_F11R2_FB15 ((uint32_t)0x00008000)
  00f96a: line 3989 define CAN_F11R2_FB16 ((uint32_t)0x00010000)
  00f993: line 3990 define CAN_F11R2_FB17 ((uint32_t)0x00020000)
  00f9bc: line 3991 define CAN_F11R2_FB18 ((uint32_t)0x00040000)
  00f9e5: line 3992 define CAN_F11R2_FB19 ((uint32_t)0x00080000)
  00fa0e: line 3993 define CAN_F11R2_FB20 ((uint32_t)0x00100000)
  00fa37: line 3994 define CAN_F11R2_FB21 ((uint32_t)0x00200000)
  00fa60: line 3995 define CAN_F11R2_FB22 ((uint32_t)0x00400000)
  00fa89: line 3996 define CAN_F11R2_FB23 ((uint32_t)0x00800000)
  00fab2: line 3997 define CAN_F11R2_FB24 ((uint32_t)0x01000000)
  00fadb: line 3998 define CAN_F11R2_FB25 ((uint32_t)0x02000000)
  00fb04: line 3999 define CAN_F11R2_FB26 ((uint32_t)0x04000000)
  00fb2d: line 4000 define CAN_F11R2_FB27 ((uint32_t)0x08000000)
  00fb56: line 4001 define CAN_F11R2_FB28 ((uint32_t)0x10000000)
  00fb7f: line 4002 define CAN_F11R2_FB29 ((uint32_t)0x20000000)
  00fba8: line 4003 define CAN_F11R2_FB30 ((uint32_t)0x40000000)
  00fbd1: line 4004 define CAN_F11R2_FB31 ((uint32_t)0x80000000)
  00fbfa: line 4007 define CAN_F12R2_FB0 ((uint32_t)0x00000001)
  00fc22: line 4008 define CAN_F12R2_FB1 ((uint32_t)0x00000002)
  00fc4a: line 4009 define CAN_F12R2_FB2 ((uint32_t)0x00000004)
  00fc72: line 4010 define CAN_F12R2_FB3 ((uint32_t)0x00000008)
  00fc9a: line 4011 define CAN_F12R2_FB4 ((uint32_t)0x00000010)
  00fcc2: line 4012 define CAN_F12R2_FB5 ((uint32_t)0x00000020)
  00fcea: line 4013 define CAN_F12R2_FB6 ((uint32_t)0x00000040)
  00fd12: line 4014 define CAN_F12R2_FB7 ((uint32_t)0x00000080)
  00fd3a: line 4015 define CAN_F12R2_FB8 ((uint32_t)0x00000100)
  00fd62: line 4016 define CAN_F12R2_FB9 ((uint32_t)0x00000200)
  00fd8a: line 4017 define CAN_F12R2_FB10 ((uint32_t)0x00000400)
  00fdb3: line 4018 define CAN_F12R2_FB11 ((uint32_t)0x00000800)
  00fddc: line 4019 define CAN_F12R2_FB12 ((uint32_t)0x00001000)
  00fe05: line 4020 define CAN_F12R2_FB13 ((uint32_t)0x00002000)
  00fe2e: line 4021 define CAN_F12R2_FB14 ((uint32_t)0x00004000)
  00fe57: line 4022 define CAN_F12R2_FB15 ((uint32_t)0x00008000)
  00fe80: line 4023 define CAN_F12R2_FB16 ((uint32_t)0x00010000)
  00fea9: line 4024 define CAN_F12R2_FB17 ((uint32_t)0x00020000)
  00fed2: line 4025 define CAN_F12R2_FB18 ((uint32_t)0x00040000)
  00fefb: line 4026 define CAN_F12R2_FB19 ((uint32_t)0x00080000)
  00ff24: line 4027 define CAN_F12R2_FB20 ((uint32_t)0x00100000)
  00ff4d: line 4028 define CAN_F12R2_FB21 ((uint32_t)0x00200000)
  00ff76: line 4029 define CAN_F12R2_FB22 ((uint32_t)0x00400000)
  00ff9f: line 4030 define CAN_F12R2_FB23 ((uint32_t)0x00800000)
  00ffc8: line 4031 define CAN_F12R2_FB24 ((uint32_t)0x01000000)
  00fff1: line 4032 define CAN_F12R2_FB25 ((uint32_t)0x02000000)
  01001a: line 4033 define CAN_F12R2_FB26 ((uint32_t)0x04000000)
  010043: line 4034 define CAN_F12R2_FB27 ((uint32_t)0x08000000)
  01006c: line 4035 define CAN_F12R2_FB28 ((uint32_t)0x10000000)
  010095: line 4036 define CAN_F12R2_FB29 ((uint32_t)0x20000000)
  0100be: line 4037 define CAN_F12R2_FB30 ((uint32_t)0x40000000)
  0100e7: line 4038 define CAN_F12R2_FB31 ((uint32_t)0x80000000)
  010110: line 4041 define CAN_F13R2_FB0 ((uint32_t)0x00000001)
  010138: line 4042 define CAN_F13R2_FB1 ((uint32_t)0x00000002)
  010160: line 4043 define CAN_F13R2_FB2 ((uint32_t)0x00000004)
  010188: line 4044 define CAN_F13R2_FB3 ((uint32_t)0x00000008)
  0101b0: line 4045 define CAN_F13R2_FB4 ((uint32_t)0x00000010)
  0101d8: line 4046 define CAN_F13R2_FB5 ((uint32_t)0x00000020)
  010200: line 4047 define CAN_F13R2_FB6 ((uint32_t)0x00000040)
  010228: line 4048 define CAN_F13R2_FB7 ((uint32_t)0x00000080)
  010250: line 4049 define CAN_F13R2_FB8 ((uint32_t)0x00000100)
  010278: line 4050 define CAN_F13R2_FB9 ((uint32_t)0x00000200)
  0102a0: line 4051 define CAN_F13R2_FB10 ((uint32_t)0x00000400)
  0102c9: line 4052 define CAN_F13R2_FB11 ((uint32_t)0x00000800)
  0102f2: line 4053 define CAN_F13R2_FB12 ((uint32_t)0x00001000)
  01031b: line 4054 define CAN_F13R2_FB13 ((uint32_t)0x00002000)
  010344: line 4055 define CAN_F13R2_FB14 ((uint32_t)0x00004000)
  01036d: line 4056 define CAN_F13R2_FB15 ((uint32_t)0x00008000)
  010396: line 4057 define CAN_F13R2_FB16 ((uint32_t)0x00010000)
  0103bf: line 4058 define CAN_F13R2_FB17 ((uint32_t)0x00020000)
  0103e8: line 4059 define CAN_F13R2_FB18 ((uint32_t)0x00040000)
  010411: line 4060 define CAN_F13R2_FB19 ((uint32_t)0x00080000)
  01043a: line 4061 define CAN_F13R2_FB20 ((uint32_t)0x00100000)
  010463: line 4062 define CAN_F13R2_FB21 ((uint32_t)0x00200000)
  01048c: line 4063 define CAN_F13R2_FB22 ((uint32_t)0x00400000)
  0104b5: line 4064 define CAN_F13R2_FB23 ((uint32_t)0x00800000)
  0104de: line 4065 define CAN_F13R2_FB24 ((uint32_t)0x01000000)
  010507: line 4066 define CAN_F13R2_FB25 ((uint32_t)0x02000000)
  010530: line 4067 define CAN_F13R2_FB26 ((uint32_t)0x04000000)
  010559: line 4068 define CAN_F13R2_FB27 ((uint32_t)0x08000000)
  010582: line 4069 define CAN_F13R2_FB28 ((uint32_t)0x10000000)
  0105ab: line 4070 define CAN_F13R2_FB29 ((uint32_t)0x20000000)
  0105d4: line 4071 define CAN_F13R2_FB30 ((uint32_t)0x40000000)
  0105fd: line 4072 define CAN_F13R2_FB31 ((uint32_t)0x80000000)
  010626: line 4140 define CRC_DR_DR ((uint32_t)0xFFFFFFFF)
  01064a: line 4144 define CRC_IDR_IDR ((uint8_t)0xFF)
  010669: line 4148 define CRC_CR_RESET ((uint8_t)0x01)
  010689: line 4156 define CRYP_CR_ALGODIR ((uint32_t)0x00000004)
  0106b3: line 4158 define CRYP_CR_ALGOMODE ((uint32_t)0x00080038)
  0106de: line 4159 define CRYP_CR_ALGOMODE_0 ((uint32_t)0x00000008)
  01070b: line 4160 define CRYP_CR_ALGOMODE_1 ((uint32_t)0x00000010)
  010738: line 4161 define CRYP_CR_ALGOMODE_2 ((uint32_t)0x00000020)
  010765: line 4162 define CRYP_CR_ALGOMODE_TDES_ECB ((uint32_t)0x00000000)
  010799: line 4163 define CRYP_CR_ALGOMODE_TDES_CBC ((uint32_t)0x00000008)
  0107cd: line 4164 define CRYP_CR_ALGOMODE_DES_ECB ((uint32_t)0x00000010)
  010800: line 4165 define CRYP_CR_ALGOMODE_DES_CBC ((uint32_t)0x00000018)
  010833: line 4166 define CRYP_CR_ALGOMODE_AES_ECB ((uint32_t)0x00000020)
  010866: line 4167 define CRYP_CR_ALGOMODE_AES_CBC ((uint32_t)0x00000028)
  010899: line 4168 define CRYP_CR_ALGOMODE_AES_CTR ((uint32_t)0x00000030)
  0108cc: line 4169 define CRYP_CR_ALGOMODE_AES_KEY ((uint32_t)0x00000038)
  0108ff: line 4171 define CRYP_CR_DATATYPE ((uint32_t)0x000000C0)
  01092a: line 4172 define CRYP_CR_DATATYPE_0 ((uint32_t)0x00000040)
  010957: line 4173 define CRYP_CR_DATATYPE_1 ((uint32_t)0x00000080)
  010984: line 4174 define CRYP_CR_KEYSIZE ((uint32_t)0x00000300)
  0109ae: line 4175 define CRYP_CR_KEYSIZE_0 ((uint32_t)0x00000100)
  0109da: line 4176 define CRYP_CR_KEYSIZE_1 ((uint32_t)0x00000200)
  010a06: line 4177 define CRYP_CR_FFLUSH ((uint32_t)0x00004000)
  010a2f: line 4178 define CRYP_CR_CRYPEN ((uint32_t)0x00008000)
  010a58: line 4180 define CRYP_CR_GCM_CCMPH ((uint32_t)0x00030000)
  010a84: line 4181 define CRYP_CR_GCM_CCMPH_0 ((uint32_t)0x00010000)
  010ab2: line 4182 define CRYP_CR_GCM_CCMPH_1 ((uint32_t)0x00020000)
  010ae0: line 4183 define CRYP_CR_ALGOMODE_3 ((uint32_t)0x00080000)
  010b0d: line 4186 define CRYP_SR_IFEM ((uint32_t)0x00000001)
  010b34: line 4187 define CRYP_SR_IFNF ((uint32_t)0x00000002)
  010b5b: line 4188 define CRYP_SR_OFNE ((uint32_t)0x00000004)
  010b82: line 4189 define CRYP_SR_OFFU ((uint32_t)0x00000008)
  010ba9: line 4190 define CRYP_SR_BUSY ((uint32_t)0x00000010)
  010bd0: line 4192 define CRYP_DMACR_DIEN ((uint32_t)0x00000001)
  010bfa: line 4193 define CRYP_DMACR_DOEN ((uint32_t)0x00000002)
  010c24: line 4195 define CRYP_IMSCR_INIM ((uint32_t)0x00000001)
  010c4e: line 4196 define CRYP_IMSCR_OUTIM ((uint32_t)0x00000002)
  010c79: line 4198 define CRYP_RISR_OUTRIS ((uint32_t)0x00000001)
  010ca4: line 4199 define CRYP_RISR_INRIS ((uint32_t)0x00000002)
  010cce: line 4201 define CRYP_MISR_INMIS ((uint32_t)0x00000001)
  010cf8: line 4202 define CRYP_MISR_OUTMIS ((uint32_t)0x00000002)
  010d23: line 4210 define DAC_CR_EN1 ((uint32_t)0x00000001)
  010d48: line 4211 define DAC_CR_BOFF1 ((uint32_t)0x00000002)
  010d6f: line 4212 define DAC_CR_TEN1 ((uint32_t)0x00000004)
  010d95: line 4214 define DAC_CR_TSEL1 ((uint32_t)0x00000038)
  010dbc: line 4215 define DAC_CR_TSEL1_0 ((uint32_t)0x00000008)
  010de5: line 4216 define DAC_CR_TSEL1_1 ((uint32_t)0x00000010)
  010e0e: line 4217 define DAC_CR_TSEL1_2 ((uint32_t)0x00000020)
  010e37: line 4219 define DAC_CR_WAVE1 ((uint32_t)0x000000C0)
  010e5e: line 4220 define DAC_CR_WAVE1_0 ((uint32_t)0x00000040)
  010e87: line 4221 define DAC_CR_WAVE1_1 ((uint32_t)0x00000080)
  010eb0: line 4223 define DAC_CR_MAMP1 ((uint32_t)0x00000F00)
  010ed7: line 4224 define DAC_CR_MAMP1_0 ((uint32_t)0x00000100)
  010f00: line 4225 define DAC_CR_MAMP1_1 ((uint32_t)0x00000200)
  010f29: line 4226 define DAC_CR_MAMP1_2 ((uint32_t)0x00000400)
  010f52: line 4227 define DAC_CR_MAMP1_3 ((uint32_t)0x00000800)
  010f7b: line 4229 define DAC_CR_DMAEN1 ((uint32_t)0x00001000)
  010fa3: line 4230 define DAC_CR_DMAUDRIE1 ((uint32_t)0x00002000)
  010fce: line 4231 define DAC_CR_EN2 ((uint32_t)0x00010000)
  010ff3: line 4232 define DAC_CR_BOFF2 ((uint32_t)0x00020000)
  01101a: line 4233 define DAC_CR_TEN2 ((uint32_t)0x00040000)
  011040: line 4235 define DAC_CR_TSEL2 ((uint32_t)0x00380000)
  011067: line 4236 define DAC_CR_TSEL2_0 ((uint32_t)0x00080000)
  011090: line 4237 define DAC_CR_TSEL2_1 ((uint32_t)0x00100000)
  0110b9: line 4238 define DAC_CR_TSEL2_2 ((uint32_t)0x00200000)
  0110e2: line 4240 define DAC_CR_WAVE2 ((uint32_t)0x00C00000)
  011109: line 4241 define DAC_CR_WAVE2_0 ((uint32_t)0x00400000)
  011132: line 4242 define DAC_CR_WAVE2_1 ((uint32_t)0x00800000)
  01115b: line 4244 define DAC_CR_MAMP2 ((uint32_t)0x0F000000)
  011182: line 4245 define DAC_CR_MAMP2_0 ((uint32_t)0x01000000)
  0111ab: line 4246 define DAC_CR_MAMP2_1 ((uint32_t)0x02000000)
  0111d4: line 4247 define DAC_CR_MAMP2_2 ((uint32_t)0x04000000)
  0111fd: line 4248 define DAC_CR_MAMP2_3 ((uint32_t)0x08000000)
  011226: line 4250 define DAC_CR_DMAEN2 ((uint32_t)0x10000000)
  01124e: line 4251 define DAC_CR_DMAUDRIE2 ((uint32_t)0x20000000U)
  01127a: line 4254 define DAC_SWTRIGR_SWTRIG1 ((uint8_t)0x01)
  0112a1: line 4255 define DAC_SWTRIGR_SWTRIG2 ((uint8_t)0x02)
  0112c8: line 4258 define DAC_DHR12R1_DACC1DHR ((uint16_t)0x0FFF)
  0112f3: line 4261 define DAC_DHR12L1_DACC1DHR ((uint16_t)0xFFF0)
  01131e: line 4264 define DAC_DHR8R1_DACC1DHR ((uint8_t)0xFF)
  011345: line 4267 define DAC_DHR12R2_DACC2DHR ((uint16_t)0x0FFF)
  011370: line 4270 define DAC_DHR12L2_DACC2DHR ((uint16_t)0xFFF0)
  01139b: line 4273 define DAC_DHR8R2_DACC2DHR ((uint8_t)0xFF)
  0113c2: line 4276 define DAC_DHR12RD_DACC1DHR ((uint32_t)0x00000FFF)
  0113f1: line 4277 define DAC_DHR12RD_DACC2DHR ((uint32_t)0x0FFF0000)
  011420: line 4280 define DAC_DHR12LD_DACC1DHR ((uint32_t)0x0000FFF0)
  01144f: line 4281 define DAC_DHR12LD_DACC2DHR ((uint32_t)0xFFF00000)
  01147e: line 4284 define DAC_DHR8RD_DACC1DHR ((uint16_t)0x00FF)
  0114a8: line 4285 define DAC_DHR8RD_DACC2DHR ((uint16_t)0xFF00)
  0114d2: line 4288 define DAC_DOR1_DACC1DOR ((uint16_t)0x0FFF)
  0114fa: line 4291 define DAC_DOR2_DACC2DOR ((uint16_t)0x0FFF)
  011522: line 4294 define DAC_SR_DMAUDR1 ((uint32_t)0x00002000)
  01154b: line 4295 define DAC_SR_DMAUDR2 ((uint32_t)0x20000000)
  011574: line 4309 define DCMI_CR_CAPTURE ((uint32_t)0x00000001)
  01159e: line 4310 define DCMI_CR_CM ((uint32_t)0x00000002)
  0115c3: line 4311 define DCMI_CR_CROP ((uint32_t)0x00000004)
  0115ea: line 4312 define DCMI_CR_JPEG ((uint32_t)0x00000008)
  011611: line 4313 define DCMI_CR_ESS ((uint32_t)0x00000010)
  011637: line 4314 define DCMI_CR_PCKPOL ((uint32_t)0x00000020)
  011660: line 4315 define DCMI_CR_HSPOL ((uint32_t)0x00000040)
  011688: line 4316 define DCMI_CR_VSPOL ((uint32_t)0x00000080)
  0116b0: line 4317 define DCMI_CR_FCRC_0 ((uint32_t)0x00000100)
  0116d9: line 4318 define DCMI_CR_FCRC_1 ((uint32_t)0x00000200)
  011702: line 4319 define DCMI_CR_EDM_0 ((uint32_t)0x00000400)
  01172a: line 4320 define DCMI_CR_EDM_1 ((uint32_t)0x00000800)
  011752: line 4321 define DCMI_CR_CRE ((uint32_t)0x00001000)
  011778: line 4322 define DCMI_CR_ENABLE ((uint32_t)0x00004000)
  0117a1: line 4325 define DCMI_SR_HSYNC ((uint32_t)0x00000001)
  0117c9: line 4326 define DCMI_SR_VSYNC ((uint32_t)0x00000002)
  0117f1: line 4327 define DCMI_SR_FNE ((uint32_t)0x00000004)
  011817: line 4330 define DCMI_RIS_FRAME_RIS ((uint32_t)0x00000001)
  011844: line 4331 define DCMI_RIS_OVR_RIS ((uint32_t)0x00000002)
  01186f: line 4332 define DCMI_RIS_ERR_RIS ((uint32_t)0x00000004)
  01189a: line 4333 define DCMI_RIS_VSYNC_RIS ((uint32_t)0x00000008)
  0118c7: line 4334 define DCMI_RIS_LINE_RIS ((uint32_t)0x00000010)
  0118f3: line 4336 define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS
  01191d: line 4337 define DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS
  011943: line 4338 define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS
  011969: line 4339 define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS
  011993: line 4340 define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS
  0119bb: line 4341 define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS
  0119e1: line 4344 define DCMI_IER_FRAME_IE ((uint32_t)0x00000001)
  011a0d: line 4345 define DCMI_IER_OVR_IE ((uint32_t)0x00000002)
  011a37: line 4346 define DCMI_IER_ERR_IE ((uint32_t)0x00000004)
  011a61: line 4347 define DCMI_IER_VSYNC_IE ((uint32_t)0x00000008)
  011a8d: line 4348 define DCMI_IER_LINE_IE ((uint32_t)0x00000010)
  011ab8: line 4351 define DCMI_IER_OVF_IE DCMI_IER_OVR_IE
  011adb: line 4354 define DCMI_MIS_FRAME_MIS ((uint32_t)0x00000001)
  011b08: line 4355 define DCMI_MIS_OVR_MIS ((uint32_t)0x00000002)
  011b33: line 4356 define DCMI_MIS_ERR_MIS ((uint32_t)0x00000004)
  011b5e: line 4357 define DCMI_MIS_VSYNC_MIS ((uint32_t)0x00000008)
  011b8b: line 4358 define DCMI_MIS_LINE_MIS ((uint32_t)0x00000010)
  011bb7: line 4361 define DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS
  011be1: line 4362 define DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS
  011c07: line 4363 define DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS
  011c2d: line 4364 define DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS
  011c57: line 4365 define DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS
  011c7f: line 4368 define DCMI_ICR_FRAME_ISC ((uint32_t)0x00000001)
  011cac: line 4369 define DCMI_ICR_OVR_ISC ((uint32_t)0x00000002)
  011cd7: line 4370 define DCMI_ICR_ERR_ISC ((uint32_t)0x00000004)
  011d02: line 4371 define DCMI_ICR_VSYNC_ISC ((uint32_t)0x00000008)
  011d2f: line 4372 define DCMI_ICR_LINE_ISC ((uint32_t)0x00000010)
  011d5b: line 4375 define DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC
  011d80: line 4378 define DCMI_ESCR_FSC ((uint32_t)0x000000FF)
  011da8: line 4379 define DCMI_ESCR_LSC ((uint32_t)0x0000FF00)
  011dd0: line 4380 define DCMI_ESCR_LEC ((uint32_t)0x00FF0000)
  011df8: line 4381 define DCMI_ESCR_FEC ((uint32_t)0xFF000000)
  011e20: line 4384 define DCMI_ESUR_FSU ((uint32_t)0x000000FF)
  011e48: line 4385 define DCMI_ESUR_LSU ((uint32_t)0x0000FF00)
  011e70: line 4386 define DCMI_ESUR_LEU ((uint32_t)0x00FF0000)
  011e98: line 4387 define DCMI_ESUR_FEU ((uint32_t)0xFF000000)
  011ec0: line 4390 define DCMI_CWSTRT_HOFFCNT ((uint32_t)0x00003FFF)
  011eee: line 4391 define DCMI_CWSTRT_VST ((uint32_t)0x1FFF0000)
  011f18: line 4394 define DCMI_CWSIZE_CAPCNT ((uint32_t)0x00003FFF)
  011f45: line 4395 define DCMI_CWSIZE_VLINE ((uint32_t)0x3FFF0000)
  011f71: line 4398 define DCMI_DR_BYTE0 ((uint32_t)0x000000FF)
  011f99: line 4399 define DCMI_DR_BYTE1 ((uint32_t)0x0000FF00)
  011fc1: line 4400 define DCMI_DR_BYTE2 ((uint32_t)0x00FF0000)
  011fe9: line 4401 define DCMI_DR_BYTE3 ((uint32_t)0xFF000000)
  012011: line 4412 define DFSDM_CHCFGR1_DFSDMEN ((uint32_t)0x80000000)
  012041: line 4413 define DFSDM_CHCFGR1_CKOUTSRC ((uint32_t)0x40000000)
  012072: line 4414 define DFSDM_CHCFGR1_CKOUTDIV ((uint32_t)0x00FF0000)
  0120a3: line 4415 define DFSDM_CHCFGR1_DATPACK ((uint32_t)0x0000C000)
  0120d3: line 4416 define DFSDM_CHCFGR1_DATPACK_1 ((uint32_t)0x00008000)
  012105: line 4417 define DFSDM_CHCFGR1_DATPACK_0 ((uint32_t)0x00004000)
  012137: line 4418 define DFSDM_CHCFGR1_DATMPX ((uint32_t)0x00003000)
  012166: line 4419 define DFSDM_CHCFGR1_DATMPX_1 ((uint32_t)0x00002000)
  012197: line 4420 define DFSDM_CHCFGR1_DATMPX_0 ((uint32_t)0x00001000)
  0121c8: line 4421 define DFSDM_CHCFGR1_CHINSEL ((uint32_t)0x00000100)
  0121f8: line 4422 define DFSDM_CHCFGR1_CHEN ((uint32_t)0x00000080)
  012225: line 4423 define DFSDM_CHCFGR1_CKABEN ((uint32_t)0x00000040)
  012254: line 4424 define DFSDM_CHCFGR1_SCDEN ((uint32_t)0x00000020)
  012282: line 4425 define DFSDM_CHCFGR1_SPICKSEL ((uint32_t)0x0000000C)
  0122b3: line 4426 define DFSDM_CHCFGR1_SPICKSEL_1 ((uint32_t)0x00000008)
  0122e6: line 4427 define DFSDM_CHCFGR1_SPICKSEL_0 ((uint32_t)0x00000004)
  012319: line 4428 define DFSDM_CHCFGR1_SITP ((uint32_t)0x00000003)
  012346: line 4429 define DFSDM_CHCFGR1_SITP_1 ((uint32_t)0x00000002)
  012375: line 4430 define DFSDM_CHCFGR1_SITP_0 ((uint32_t)0x00000001)
  0123a4: line 4433 define DFSDM_CHCFGR2_OFFSET ((uint32_t)0xFFFFFF00)
  0123d3: line 4434 define DFSDM_CHCFGR2_DTRBS ((uint32_t)0x000000F8)
  012401: line 4437 define DFSDM_CHAWSCDR_AWFORD ((uint32_t)0x00C00000)
  012431: line 4438 define DFSDM_CHAWSCDR_AWFORD_1 ((uint32_t)0x00800000)
  012463: line 4439 define DFSDM_CHAWSCDR_AWFORD_0 ((uint32_t)0x00400000)
  012495: line 4440 define DFSDM_CHAWSCDR_AWFOSR ((uint32_t)0x001F0000)
  0124c5: line 4441 define DFSDM_CHAWSCDR_BKSCD ((uint32_t)0x0000F000)
  0124f4: line 4442 define DFSDM_CHAWSCDR_SCDT ((uint32_t)0x000000FF)
  012522: line 4445 define DFSDM_CHWDATR_WDATA ((uint32_t)0x0000FFFF)
  012550: line 4448 define DFSDM_CHDATINR_INDAT0 ((uint32_t)0x0000FFFF)
  012580: line 4449 define DFSDM_CHDATINR_INDAT1 ((uint32_t)0xFFFF0000)
  0125b0: line 4454 define DFSDM_FLTCR1_AWFSEL ((uint32_t)0x40000000)
  0125de: line 4455 define DFSDM_FLTCR1_FAST ((uint32_t)0x20000000)
  01260a: line 4456 define DFSDM_FLTCR1_RCH ((uint32_t)0x07000000)
  012635: line 4457 define DFSDM_FLTCR1_RDMAEN ((uint32_t)0x00200000)
  012663: line 4458 define DFSDM_FLTCR1_RSYNC ((uint32_t)0x00080000)
  012690: line 4459 define DFSDM_FLTCR1_RCONT ((uint32_t)0x00040000)
  0126bd: line 4460 define DFSDM_FLTCR1_RSWSTART ((uint32_t)0x00020000)
  0126ed: line 4461 define DFSDM_FLTCR1_JEXTEN ((uint32_t)0x00006000)
  01271b: line 4462 define DFSDM_FLTCR1_JEXTEN_1 ((uint32_t)0x00004000)
  01274b: line 4463 define DFSDM_FLTCR1_JEXTEN_0 ((uint32_t)0x00002000)
  01277b: line 4464 define DFSDM_FLTCR1_JEXTSEL ((uint32_t)0x00000700)
  0127aa: line 4465 define DFSDM_FLTCR1_JEXTSEL_2 ((uint32_t)0x00000400)
  0127db: line 4466 define DFSDM_FLTCR1_JEXTSEL_1 ((uint32_t)0x00000200)
  01280c: line 4467 define DFSDM_FLTCR1_JEXTSEL_0 ((uint32_t)0x00000100)
  01283d: line 4468 define DFSDM_FLTCR1_JDMAEN ((uint32_t)0x00000020)
  01286b: line 4469 define DFSDM_FLTCR1_JSCAN ((uint32_t)0x00000010)
  012898: line 4470 define DFSDM_FLTCR1_JSYNC ((uint32_t)0x00000008)
  0128c5: line 4471 define DFSDM_FLTCR1_JSWSTART ((uint32_t)0x00000002)
  0128f5: line 4472 define DFSDM_FLTCR1_DFEN ((uint32_t)0x00000001)
  012921: line 4475 define DFSDM_FLTCR2_AWDCH ((uint32_t)0x000F0000)
  01294e: line 4476 define DFSDM_FLTCR2_EXCH ((uint32_t)0x00000F00)
  01297a: line 4477 define DFSDM_FLTCR2_CKABIE ((uint32_t)0x00000040)
  0129a8: line 4478 define DFSDM_FLTCR2_SCDIE ((uint32_t)0x00000020)
  0129d5: line 4479 define DFSDM_FLTCR2_AWDIE ((uint32_t)0x00000010)
  012a02: line 4480 define DFSDM_FLTCR2_ROVRIE ((uint32_t)0x00000008)
  012a30: line 4481 define DFSDM_FLTCR2_JOVRIE ((uint32_t)0x00000004)
  012a5e: line 4482 define DFSDM_FLTCR2_REOCIE ((uint32_t)0x00000002)
  012a8c: line 4483 define DFSDM_FLTCR2_JEOCIE ((uint32_t)0x00000001)
  012aba: line 4486 define DFSDM_FLTISR_SCDF ((uint32_t)0x0F000000)
  012ae6: line 4487 define DFSDM_FLTISR_CKABF ((uint32_t)0x000F0000)
  012b13: line 4488 define DFSDM_FLTISR_RCIP ((uint32_t)0x00004000)
  012b3f: line 4489 define DFSDM_FLTISR_JCIP ((uint32_t)0x00002000)
  012b6b: line 4490 define DFSDM_FLTISR_AWDF ((uint32_t)0x00000010)
  012b97: line 4491 define DFSDM_FLTISR_ROVRF ((uint32_t)0x00000008)
  012bc4: line 4492 define DFSDM_FLTISR_JOVRF ((uint32_t)0x00000004)
  012bf1: line 4493 define DFSDM_FLTISR_REOCF ((uint32_t)0x00000002)
  012c1e: line 4494 define DFSDM_FLTISR_JEOCF ((uint32_t)0x00000001)
  012c4b: line 4497 define DFSDM_FLTICR_CLRSCSDF ((uint32_t)0x0F000000)
  012c7b: line 4498 define DFSDM_FLTICR_CLRCKABF ((uint32_t)0x000F0000)
  012cab: line 4499 define DFSDM_FLTICR_CLRROVRF ((uint32_t)0x00000008)
  012cdb: line 4500 define DFSDM_FLTICR_CLRJOVRF ((uint32_t)0x00000004)
  012d0b: line 4503 define DFSDM_FLTJCHGR_JCHG ((uint32_t)0x000000FF)
  012d39: line 4506 define DFSDM_FLTFCR_FORD ((uint32_t)0xE0000000)
  012d65: line 4507 define DFSDM_FLTFCR_FORD_2 ((uint32_t)0x80000000)
  012d93: line 4508 define DFSDM_FLTFCR_FORD_1 ((uint32_t)0x40000000)
  012dc1: line 4509 define DFSDM_FLTFCR_FORD_0 ((uint32_t)0x20000000)
  012def: line 4510 define DFSDM_FLTFCR_FOSR ((uint32_t)0x03FF0000)
  012e1b: line 4511 define DFSDM_FLTFCR_IOSR ((uint32_t)0x000000FF)
  012e47: line 4514 define DFSDM_FLTJDATAR_JDATA ((uint32_t)0xFFFFFF00)
  012e77: line 4515 define DFSDM_FLTJDATAR_JDATACH ((uint32_t)0x00000007)
  012ea9: line 4518 define DFSDM_FLTRDATAR_RDATA ((uint32_t)0xFFFFFF00)
  012ed9: line 4519 define DFSDM_FLTRDATAR_RPEND ((uint32_t)0x00000010)
  012f09: line 4520 define DFSDM_FLTRDATAR_RDATACH ((uint32_t)0x00000007)
  012f3b: line 4523 define DFSDM_FLTAWHTR_AWHT ((uint32_t)0xFFFFFF00)
  012f69: line 4524 define DFSDM_FLTAWHTR_BKAWH ((uint32_t)0x0000000F)
  012f98: line 4527 define DFSDM_FLTAWLTR_AWLT ((uint32_t)0xFFFFFF00)
  012fc6: line 4528 define DFSDM_FLTAWLTR_BKAWL ((uint32_t)0x0000000F)
  012ff5: line 4531 define DFSDM_FLTAWSR_AWHTF ((uint32_t)0x00000F00)
  013023: line 4532 define DFSDM_FLTAWSR_AWLTF ((uint32_t)0x0000000F)
  013051: line 4535 define DFSDM_FLTAWCFR_CLRAWHTF ((uint32_t)0x00000F00)
  013083: line 4536 define DFSDM_FLTAWCFR_CLRAWLTF ((uint32_t)0x0000000F)
  0130b5: line 4539 define DFSDM_FLTEXMAX_EXMAX ((uint32_t)0xFFFFFF00)
  0130e4: line 4540 define DFSDM_FLTEXMAX_EXMAXCH ((uint32_t)0x00000007)
  013115: line 4543 define DFSDM_FLTEXMIN_EXMIN ((uint32_t)0xFFFFFF00)
  013144: line 4544 define DFSDM_FLTEXMIN_EXMINCH ((uint32_t)0x00000007)
  013175: line 4547 define DFSDM_FLTCNVTIMR_CNVCNT ((uint32_t)0xFFFFFFF0)
  0131a7: line 4555 define DMA_SxCR_CHSEL ((uint32_t)0x0E000000)
  0131d0: line 4556 define DMA_SxCR_CHSEL_0 ((uint32_t)0x02000000)
  0131fb: line 4557 define DMA_SxCR_CHSEL_1 ((uint32_t)0x04000000)
  013226: line 4558 define DMA_SxCR_CHSEL_2 ((uint32_t)0x08000000)
  013251: line 4559 define DMA_SxCR_MBURST ((uint32_t)0x01800000)
  01327b: line 4560 define DMA_SxCR_MBURST_0 ((uint32_t)0x00800000)
  0132a7: line 4561 define DMA_SxCR_MBURST_1 ((uint32_t)0x01000000)
  0132d3: line 4562 define DMA_SxCR_PBURST ((uint32_t)0x00600000)
  0132fd: line 4563 define DMA_SxCR_PBURST_0 ((uint32_t)0x00200000)
  013329: line 4564 define DMA_SxCR_PBURST_1 ((uint32_t)0x00400000)
  013355: line 4565 define DMA_SxCR_ACK ((uint32_t)0x00100000)
  01337c: line 4566 define DMA_SxCR_CT ((uint32_t)0x00080000)
  0133a2: line 4567 define DMA_SxCR_DBM ((uint32_t)0x00040000)
  0133c9: line 4568 define DMA_SxCR_PL ((uint32_t)0x00030000)
  0133ef: line 4569 define DMA_SxCR_PL_0 ((uint32_t)0x00010000)
  013417: line 4570 define DMA_SxCR_PL_1 ((uint32_t)0x00020000)
  01343f: line 4571 define DMA_SxCR_PINCOS ((uint32_t)0x00008000)
  013469: line 4572 define DMA_SxCR_MSIZE ((uint32_t)0x00006000)
  013492: line 4573 define DMA_SxCR_MSIZE_0 ((uint32_t)0x00002000)
  0134bd: line 4574 define DMA_SxCR_MSIZE_1 ((uint32_t)0x00004000)
  0134e8: line 4575 define DMA_SxCR_PSIZE ((uint32_t)0x00001800)
  013511: line 4576 define DMA_SxCR_PSIZE_0 ((uint32_t)0x00000800)
  01353c: line 4577 define DMA_SxCR_PSIZE_1 ((uint32_t)0x00001000)
  013567: line 4578 define DMA_SxCR_MINC ((uint32_t)0x00000400)
  01358f: line 4579 define DMA_SxCR_PINC ((uint32_t)0x00000200)
  0135b7: line 4580 define DMA_SxCR_CIRC ((uint32_t)0x00000100)
  0135df: line 4581 define DMA_SxCR_DIR ((uint32_t)0x000000C0)
  013606: line 4582 define DMA_SxCR_DIR_0 ((uint32_t)0x00000040)
  01362f: line 4583 define DMA_SxCR_DIR_1 ((uint32_t)0x00000080)
  013658: line 4584 define DMA_SxCR_PFCTRL ((uint32_t)0x00000020)
  013682: line 4585 define DMA_SxCR_TCIE ((uint32_t)0x00000010)
  0136aa: line 4586 define DMA_SxCR_HTIE ((uint32_t)0x00000008)
  0136d2: line 4587 define DMA_SxCR_TEIE ((uint32_t)0x00000004)
  0136fa: line 4588 define DMA_SxCR_DMEIE ((uint32_t)0x00000002)
  013723: line 4589 define DMA_SxCR_EN ((uint32_t)0x00000001)
  013749: line 4592 define DMA_SxNDT ((uint32_t)0x0000FFFF)
  01376d: line 4593 define DMA_SxNDT_0 ((uint32_t)0x00000001)
  013793: line 4594 define DMA_SxNDT_1 ((uint32_t)0x00000002)
  0137b9: line 4595 define DMA_SxNDT_2 ((uint32_t)0x00000004)
  0137df: line 4596 define DMA_SxNDT_3 ((uint32_t)0x00000008)
  013805: line 4597 define DMA_SxNDT_4 ((uint32_t)0x00000010)
  01382b: line 4598 define DMA_SxNDT_5 ((uint32_t)0x00000020)
  013851: line 4599 define DMA_SxNDT_6 ((uint32_t)0x00000040)
  013877: line 4600 define DMA_SxNDT_7 ((uint32_t)0x00000080)
  01389d: line 4601 define DMA_SxNDT_8 ((uint32_t)0x00000100)
  0138c3: line 4602 define DMA_SxNDT_9 ((uint32_t)0x00000200)
  0138e9: line 4603 define DMA_SxNDT_10 ((uint32_t)0x00000400)
  013910: line 4604 define DMA_SxNDT_11 ((uint32_t)0x00000800)
  013937: line 4605 define DMA_SxNDT_12 ((uint32_t)0x00001000)
  01395e: line 4606 define DMA_SxNDT_13 ((uint32_t)0x00002000)
  013985: line 4607 define DMA_SxNDT_14 ((uint32_t)0x00004000)
  0139ac: line 4608 define DMA_SxNDT_15 ((uint32_t)0x00008000)
  0139d3: line 4611 define DMA_SxFCR_FEIE ((uint32_t)0x00000080)
  0139fc: line 4612 define DMA_SxFCR_FS ((uint32_t)0x00000038)
  013a23: line 4613 define DMA_SxFCR_FS_0 ((uint32_t)0x00000008)
  013a4c: line 4614 define DMA_SxFCR_FS_1 ((uint32_t)0x00000010)
  013a75: line 4615 define DMA_SxFCR_FS_2 ((uint32_t)0x00000020)
  013a9e: line 4616 define DMA_SxFCR_DMDIS ((uint32_t)0x00000004)
  013ac8: line 4617 define DMA_SxFCR_FTH ((uint32_t)0x00000003)
  013af0: line 4618 define DMA_SxFCR_FTH_0 ((uint32_t)0x00000001)
  013b1a: line 4619 define DMA_SxFCR_FTH_1 ((uint32_t)0x00000002)
  013b44: line 4622 define DMA_LISR_TCIF3 ((uint32_t)0x08000000)
  013b6d: line 4623 define DMA_LISR_HTIF3 ((uint32_t)0x04000000)
  013b96: line 4624 define DMA_LISR_TEIF3 ((uint32_t)0x02000000)
  013bbf: line 4625 define DMA_LISR_DMEIF3 ((uint32_t)0x01000000)
  013be9: line 4626 define DMA_LISR_FEIF3 ((uint32_t)0x00400000)
  013c12: line 4627 define DMA_LISR_TCIF2 ((uint32_t)0x00200000)
  013c3b: line 4628 define DMA_LISR_HTIF2 ((uint32_t)0x00100000)
  013c64: line 4629 define DMA_LISR_TEIF2 ((uint32_t)0x00080000)
  013c8d: line 4630 define DMA_LISR_DMEIF2 ((uint32_t)0x00040000)
  013cb7: line 4631 define DMA_LISR_FEIF2 ((uint32_t)0x00010000)
  013ce0: line 4632 define DMA_LISR_TCIF1 ((uint32_t)0x00000800)
  013d09: line 4633 define DMA_LISR_HTIF1 ((uint32_t)0x00000400)
  013d32: line 4634 define DMA_LISR_TEIF1 ((uint32_t)0x00000200)
  013d5b: line 4635 define DMA_LISR_DMEIF1 ((uint32_t)0x00000100)
  013d85: line 4636 define DMA_LISR_FEIF1 ((uint32_t)0x00000040)
  013dae: line 4637 define DMA_LISR_TCIF0 ((uint32_t)0x00000020)
  013dd7: line 4638 define DMA_LISR_HTIF0 ((uint32_t)0x00000010)
  013e00: line 4639 define DMA_LISR_TEIF0 ((uint32_t)0x00000008)
  013e29: line 4640 define DMA_LISR_DMEIF0 ((uint32_t)0x00000004)
  013e53: line 4641 define DMA_LISR_FEIF0 ((uint32_t)0x00000001)
  013e7c: line 4644 define DMA_HISR_TCIF7 ((uint32_t)0x08000000)
  013ea5: line 4645 define DMA_HISR_HTIF7 ((uint32_t)0x04000000)
  013ece: line 4646 define DMA_HISR_TEIF7 ((uint32_t)0x02000000)
  013ef7: line 4647 define DMA_HISR_DMEIF7 ((uint32_t)0x01000000)
  013f21: line 4648 define DMA_HISR_FEIF7 ((uint32_t)0x00400000)
  013f4a: line 4649 define DMA_HISR_TCIF6 ((uint32_t)0x00200000)
  013f73: line 4650 define DMA_HISR_HTIF6 ((uint32_t)0x00100000)
  013f9c: line 4651 define DMA_HISR_TEIF6 ((uint32_t)0x00080000)
  013fc5: line 4652 define DMA_HISR_DMEIF6 ((uint32_t)0x00040000)
  013fef: line 4653 define DMA_HISR_FEIF6 ((uint32_t)0x00010000)
  014018: line 4654 define DMA_HISR_TCIF5 ((uint32_t)0x00000800)
  014041: line 4655 define DMA_HISR_HTIF5 ((uint32_t)0x00000400)
  01406a: line 4656 define DMA_HISR_TEIF5 ((uint32_t)0x00000200)
  014093: line 4657 define DMA_HISR_DMEIF5 ((uint32_t)0x00000100)
  0140bd: line 4658 define DMA_HISR_FEIF5 ((uint32_t)0x00000040)
  0140e6: line 4659 define DMA_HISR_TCIF4 ((uint32_t)0x00000020)
  01410f: line 4660 define DMA_HISR_HTIF4 ((uint32_t)0x00000010)
  014138: line 4661 define DMA_HISR_TEIF4 ((uint32_t)0x00000008)
  014161: line 4662 define DMA_HISR_DMEIF4 ((uint32_t)0x00000004)
  01418b: line 4663 define DMA_HISR_FEIF4 ((uint32_t)0x00000001)
  0141b4: line 4666 define DMA_LIFCR_CTCIF3 ((uint32_t)0x08000000)
  0141df: line 4667 define DMA_LIFCR_CHTIF3 ((uint32_t)0x04000000)
  01420a: line 4668 define DMA_LIFCR_CTEIF3 ((uint32_t)0x02000000)
  014235: line 4669 define DMA_LIFCR_CDMEIF3 ((uint32_t)0x01000000)
  014261: line 4670 define DMA_LIFCR_CFEIF3 ((uint32_t)0x00400000)
  01428c: line 4671 define DMA_LIFCR_CTCIF2 ((uint32_t)0x00200000)
  0142b7: line 4672 define DMA_LIFCR_CHTIF2 ((uint32_t)0x00100000)
  0142e2: line 4673 define DMA_LIFCR_CTEIF2 ((uint32_t)0x00080000)
  01430d: line 4674 define DMA_LIFCR_CDMEIF2 ((uint32_t)0x00040000)
  014339: line 4675 define DMA_LIFCR_CFEIF2 ((uint32_t)0x00010000)
  014364: line 4676 define DMA_LIFCR_CTCIF1 ((uint32_t)0x00000800)
  01438f: line 4677 define DMA_LIFCR_CHTIF1 ((uint32_t)0x00000400)
  0143ba: line 4678 define DMA_LIFCR_CTEIF1 ((uint32_t)0x00000200)
  0143e5: line 4679 define DMA_LIFCR_CDMEIF1 ((uint32_t)0x00000100)
  014411: line 4680 define DMA_LIFCR_CFEIF1 ((uint32_t)0x00000040)
  01443c: line 4681 define DMA_LIFCR_CTCIF0 ((uint32_t)0x00000020)
  014467: line 4682 define DMA_LIFCR_CHTIF0 ((uint32_t)0x00000010)
  014492: line 4683 define DMA_LIFCR_CTEIF0 ((uint32_t)0x00000008)
  0144bd: line 4684 define DMA_LIFCR_CDMEIF0 ((uint32_t)0x00000004)
  0144e9: line 4685 define DMA_LIFCR_CFEIF0 ((uint32_t)0x00000001)
  014514: line 4688 define DMA_HIFCR_CTCIF7 ((uint32_t)0x08000000)
  01453f: line 4689 define DMA_HIFCR_CHTIF7 ((uint32_t)0x04000000)
  01456a: line 4690 define DMA_HIFCR_CTEIF7 ((uint32_t)0x02000000)
  014595: line 4691 define DMA_HIFCR_CDMEIF7 ((uint32_t)0x01000000)
  0145c1: line 4692 define DMA_HIFCR_CFEIF7 ((uint32_t)0x00400000)
  0145ec: line 4693 define DMA_HIFCR_CTCIF6 ((uint32_t)0x00200000)
  014617: line 4694 define DMA_HIFCR_CHTIF6 ((uint32_t)0x00100000)
  014642: line 4695 define DMA_HIFCR_CTEIF6 ((uint32_t)0x00080000)
  01466d: line 4696 define DMA_HIFCR_CDMEIF6 ((uint32_t)0x00040000)
  014699: line 4697 define DMA_HIFCR_CFEIF6 ((uint32_t)0x00010000)
  0146c4: line 4698 define DMA_HIFCR_CTCIF5 ((uint32_t)0x00000800)
  0146ef: line 4699 define DMA_HIFCR_CHTIF5 ((uint32_t)0x00000400)
  01471a: line 4700 define DMA_HIFCR_CTEIF5 ((uint32_t)0x00000200)
  014745: line 4701 define DMA_HIFCR_CDMEIF5 ((uint32_t)0x00000100)
  014771: line 4702 define DMA_HIFCR_CFEIF5 ((uint32_t)0x00000040)
  01479c: line 4703 define DMA_HIFCR_CTCIF4 ((uint32_t)0x00000020)
  0147c7: line 4704 define DMA_HIFCR_CHTIF4 ((uint32_t)0x00000010)
  0147f2: line 4705 define DMA_HIFCR_CTEIF4 ((uint32_t)0x00000008)
  01481d: line 4706 define DMA_HIFCR_CDMEIF4 ((uint32_t)0x00000004)
  014849: line 4707 define DMA_HIFCR_CFEIF4 ((uint32_t)0x00000001)
  014874: line 4717 define DMA2D_CR_START ((uint32_t)0x00000001)
  01489d: line 4718 define DMA2D_CR_SUSP ((uint32_t)0x00000002)
  0148c5: line 4719 define DMA2D_CR_ABORT ((uint32_t)0x00000004)
  0148ee: line 4720 define DMA2D_CR_TEIE ((uint32_t)0x00000100)
  014916: line 4721 define DMA2D_CR_TCIE ((uint32_t)0x00000200)
  01493e: line 4722 define DMA2D_CR_TWIE ((uint32_t)0x00000400)
  014966: line 4723 define DMA2D_CR_CAEIE ((uint32_t)0x00000800)
  01498f: line 4724 define DMA2D_CR_CTCIE ((uint32_t)0x00001000)
  0149b8: line 4725 define DMA2D_CR_CEIE ((uint32_t)0x00002000)
  0149e0: line 4726 define DMA2D_CR_MODE ((uint32_t)0x00030000)
  014a08: line 4730 define DMA2D_ISR_TEIF ((uint32_t)0x00000001)
  014a31: line 4731 define DMA2D_ISR_TCIF ((uint32_t)0x00000002)
  014a5a: line 4732 define DMA2D_ISR_TWIF ((uint32_t)0x00000004)
  014a83: line 4733 define DMA2D_ISR_CAEIF ((uint32_t)0x00000008)
  014aad: line 4734 define DMA2D_ISR_CTCIF ((uint32_t)0x00000010)
  014ad7: line 4735 define DMA2D_ISR_CEIF ((uint32_t)0x00000020)
  014b00: line 4739 define DMA2D_IFCR_CTEIF ((uint32_t)0x00000001)
  014b2b: line 4740 define DMA2D_IFCR_CTCIF ((uint32_t)0x00000002)
  014b56: line 4741 define DMA2D_IFCR_CTWIF ((uint32_t)0x00000004)
  014b81: line 4742 define DMA2D_IFCR_CAECIF ((uint32_t)0x00000008)
  014bad: line 4743 define DMA2D_IFCR_CCTCIF ((uint32_t)0x00000010)
  014bd9: line 4744 define DMA2D_IFCR_CCEIF ((uint32_t)0x00000020)
  014c04: line 4747 define DMA2D_IFSR_CTEIF DMA2D_IFCR_CTEIF
  014c29: line 4748 define DMA2D_IFSR_CTCIF DMA2D_IFCR_CTCIF
  014c4e: line 4749 define DMA2D_IFSR_CTWIF DMA2D_IFCR_CTWIF
  014c73: line 4750 define DMA2D_IFSR_CCAEIF DMA2D_IFCR_CAECIF
  014c9a: line 4751 define DMA2D_IFSR_CCTCIF DMA2D_IFCR_CCTCIF
  014cc1: line 4752 define DMA2D_IFSR_CCEIF DMA2D_IFCR_CCEIF
  014ce6: line 4756 define DMA2D_FGMAR_MA ((uint32_t)0xFFFFFFFF)
  014d0f: line 4760 define DMA2D_FGOR_LO ((uint32_t)0x00003FFF)
  014d37: line 4764 define DMA2D_BGMAR_MA ((uint32_t)0xFFFFFFFF)
  014d60: line 4768 define DMA2D_BGOR_LO ((uint32_t)0x00003FFF)
  014d88: line 4772 define DMA2D_FGPFCCR_CM ((uint32_t)0x0000000F)
  014db3: line 4773 define DMA2D_FGPFCCR_CM_0 ((uint32_t)0x00000001)
  014de0: line 4774 define DMA2D_FGPFCCR_CM_1 ((uint32_t)0x00000002)
  014e0d: line 4775 define DMA2D_FGPFCCR_CM_2 ((uint32_t)0x00000004)
  014e3a: line 4776 define DMA2D_FGPFCCR_CM_3 ((uint32_t)0x00000008)
  014e67: line 4777 define DMA2D_FGPFCCR_CCM ((uint32_t)0x00000010)
  014e93: line 4778 define DMA2D_FGPFCCR_START ((uint32_t)0x00000020)
  014ec1: line 4779 define DMA2D_FGPFCCR_CS ((uint32_t)0x0000FF00)
  014eec: line 4780 define DMA2D_FGPFCCR_AM ((uint32_t)0x00030000)
  014f17: line 4781 define DMA2D_FGPFCCR_AM_0 ((uint32_t)0x00010000)
  014f44: line 4782 define DMA2D_FGPFCCR_AM_1 ((uint32_t)0x00020000)
  014f71: line 4783 define DMA2D_FGPFCCR_ALPHA ((uint32_t)0xFF000000)
  014f9f: line 4787 define DMA2D_FGCOLR_BLUE ((uint32_t)0x000000FF)
  014fcb: line 4788 define DMA2D_FGCOLR_GREEN ((uint32_t)0x0000FF00)
  014ff8: line 4789 define DMA2D_FGCOLR_RED ((uint32_t)0x00FF0000)
  015023: line 4793 define DMA2D_BGPFCCR_CM ((uint32_t)0x0000000F)
  01504e: line 4794 define DMA2D_BGPFCCR_CM_0 ((uint32_t)0x00000001)
  01507b: line 4795 define DMA2D_BGPFCCR_CM_1 ((uint32_t)0x00000002)
  0150a8: line 4796 define DMA2D_BGPFCCR_CM_2 ((uint32_t)0x00000004)
  0150d5: line 4797 define DMA2D_FGPFCCR_CM_3 ((uint32_t)0x00000008)
  015102: line 4798 define DMA2D_BGPFCCR_CCM ((uint32_t)0x00000010)
  01512e: line 4799 define DMA2D_BGPFCCR_START ((uint32_t)0x00000020)
  01515c: line 4800 define DMA2D_BGPFCCR_CS ((uint32_t)0x0000FF00)
  015187: line 4801 define DMA2D_BGPFCCR_AM ((uint32_t)0x00030000)
  0151b2: line 4802 define DMA2D_BGPFCCR_AM_0 ((uint32_t)0x00010000)
  0151df: line 4803 define DMA2D_BGPFCCR_AM_1 ((uint32_t)0x00020000)
  01520c: line 4804 define DMA2D_BGPFCCR_ALPHA ((uint32_t)0xFF000000)
  01523a: line 4808 define DMA2D_BGCOLR_BLUE ((uint32_t)0x000000FF)
  015266: line 4809 define DMA2D_BGCOLR_GREEN ((uint32_t)0x0000FF00)
  015293: line 4810 define DMA2D_BGCOLR_RED ((uint32_t)0x00FF0000)
  0152be: line 4814 define DMA2D_FGCMAR_MA ((uint32_t)0xFFFFFFFF)
  0152e8: line 4818 define DMA2D_BGCMAR_MA ((uint32_t)0xFFFFFFFF)
  015312: line 4822 define DMA2D_OPFCCR_CM ((uint32_t)0x00000007)
  01533c: line 4823 define DMA2D_OPFCCR_CM_0 ((uint32_t)0x00000001)
  015368: line 4824 define DMA2D_OPFCCR_CM_1 ((uint32_t)0x00000002)
  015394: line 4825 define DMA2D_OPFCCR_CM_2 ((uint32_t)0x00000004)
  0153c0: line 4831 define DMA2D_OCOLR_BLUE_1 ((uint32_t)0x000000FF)
  0153ed: line 4832 define DMA2D_OCOLR_GREEN_1 ((uint32_t)0x0000FF00)
  01541b: line 4833 define DMA2D_OCOLR_RED_1 ((uint32_t)0x00FF0000)
  015447: line 4834 define DMA2D_OCOLR_ALPHA_1 ((uint32_t)0xFF000000)
  015475: line 4837 define DMA2D_OCOLR_BLUE_2 ((uint32_t)0x0000001F)
  0154a2: line 4838 define DMA2D_OCOLR_GREEN_2 ((uint32_t)0x000007E0)
  0154d0: line 4839 define DMA2D_OCOLR_RED_2 ((uint32_t)0x0000F800)
  0154fc: line 4842 define DMA2D_OCOLR_BLUE_3 ((uint32_t)0x0000001F)
  015529: line 4843 define DMA2D_OCOLR_GREEN_3 ((uint32_t)0x000003E0)
  015557: line 4844 define DMA2D_OCOLR_RED_3 ((uint32_t)0x00007C00)
  015583: line 4845 define DMA2D_OCOLR_ALPHA_3 ((uint32_t)0x00008000)
  0155b1: line 4848 define DMA2D_OCOLR_BLUE_4 ((uint32_t)0x0000000F)
  0155de: line 4849 define DMA2D_OCOLR_GREEN_4 ((uint32_t)0x000000F0)
  01560c: line 4850 define DMA2D_OCOLR_RED_4 ((uint32_t)0x00000F00)
  015638: line 4851 define DMA2D_OCOLR_ALPHA_4 ((uint32_t)0x0000F000)
  015666: line 4855 define DMA2D_OMAR_MA ((uint32_t)0xFFFFFFFF)
  01568e: line 4859 define DMA2D_OOR_LO ((uint32_t)0x00003FFF)
  0156b5: line 4863 define DMA2D_NLR_NL ((uint32_t)0x0000FFFF)
  0156dc: line 4864 define DMA2D_NLR_PL ((uint32_t)0x3FFF0000)
  015703: line 4868 define DMA2D_LWR_LW ((uint32_t)0x0000FFFF)
  01572a: line 4872 define DMA2D_AMTCR_EN ((uint32_t)0x00000001)
  015753: line 4873 define DMA2D_AMTCR_DT ((uint32_t)0x0000FF00)
  01577c: line 4888 define EXTI_IMR_MR0 ((uint32_t)0x00000001)
  0157a3: line 4889 define EXTI_IMR_MR1 ((uint32_t)0x00000002)
  0157ca: line 4890 define EXTI_IMR_MR2 ((uint32_t)0x00000004)
  0157f1: line 4891 define EXTI_IMR_MR3 ((uint32_t)0x00000008)
  015818: line 4892 define EXTI_IMR_MR4 ((uint32_t)0x00000010)
  01583f: line 4893 define EXTI_IMR_MR5 ((uint32_t)0x00000020)
  015866: line 4894 define EXTI_IMR_MR6 ((uint32_t)0x00000040)
  01588d: line 4895 define EXTI_IMR_MR7 ((uint32_t)0x00000080)
  0158b4: line 4896 define EXTI_IMR_MR8 ((uint32_t)0x00000100)
  0158db: line 4897 define EXTI_IMR_MR9 ((uint32_t)0x00000200)
  015902: line 4898 define EXTI_IMR_MR10 ((uint32_t)0x00000400)
  01592a: line 4899 define EXTI_IMR_MR11 ((uint32_t)0x00000800)
  015952: line 4900 define EXTI_IMR_MR12 ((uint32_t)0x00001000)
  01597a: line 4901 define EXTI_IMR_MR13 ((uint32_t)0x00002000)
  0159a2: line 4902 define EXTI_IMR_MR14 ((uint32_t)0x00004000)
  0159ca: line 4903 define EXTI_IMR_MR15 ((uint32_t)0x00008000)
  0159f2: line 4904 define EXTI_IMR_MR16 ((uint32_t)0x00010000)
  015a1a: line 4905 define EXTI_IMR_MR17 ((uint32_t)0x00020000)
  015a42: line 4906 define EXTI_IMR_MR18 ((uint32_t)0x00040000)
  015a6a: line 4907 define EXTI_IMR_MR19 ((uint32_t)0x00080000)
  015a92: line 4908 define EXTI_IMR_MR23 ((uint32_t)0x00800000)
  015aba: line 4911 define EXTI_EMR_MR0 ((uint32_t)0x00000001)
  015ae1: line 4912 define EXTI_EMR_MR1 ((uint32_t)0x00000002)
  015b08: line 4913 define EXTI_EMR_MR2 ((uint32_t)0x00000004)
  015b2f: line 4914 define EXTI_EMR_MR3 ((uint32_t)0x00000008)
  015b56: line 4915 define EXTI_EMR_MR4 ((uint32_t)0x00000010)
  015b7d: line 4916 define EXTI_EMR_MR5 ((uint32_t)0x00000020)
  015ba4: line 4917 define EXTI_EMR_MR6 ((uint32_t)0x00000040)
  015bcb: line 4918 define EXTI_EMR_MR7 ((uint32_t)0x00000080)
  015bf2: line 4919 define EXTI_EMR_MR8 ((uint32_t)0x00000100)
  015c19: line 4920 define EXTI_EMR_MR9 ((uint32_t)0x00000200)
  015c40: line 4921 define EXTI_EMR_MR10 ((uint32_t)0x00000400)
  015c68: line 4922 define EXTI_EMR_MR11 ((uint32_t)0x00000800)
  015c90: line 4923 define EXTI_EMR_MR12 ((uint32_t)0x00001000)
  015cb8: line 4924 define EXTI_EMR_MR13 ((uint32_t)0x00002000)
  015ce0: line 4925 define EXTI_EMR_MR14 ((uint32_t)0x00004000)
  015d08: line 4926 define EXTI_EMR_MR15 ((uint32_t)0x00008000)
  015d30: line 4927 define EXTI_EMR_MR16 ((uint32_t)0x00010000)
  015d58: line 4928 define EXTI_EMR_MR17 ((uint32_t)0x00020000)
  015d80: line 4929 define EXTI_EMR_MR18 ((uint32_t)0x00040000)
  015da8: line 4930 define EXTI_EMR_MR19 ((uint32_t)0x00080000)
  015dd0: line 4931 define EXTI_EMR_MR23 ((uint32_t)0x00800000)
  015df8: line 4934 define EXTI_RTSR_TR0 ((uint32_t)0x00000001)
  015e20: line 4935 define EXTI_RTSR_TR1 ((uint32_t)0x00000002)
  015e48: line 4936 define EXTI_RTSR_TR2 ((uint32_t)0x00000004)
  015e70: line 4937 define EXTI_RTSR_TR3 ((uint32_t)0x00000008)
  015e98: line 4938 define EXTI_RTSR_TR4 ((uint32_t)0x00000010)
  015ec0: line 4939 define EXTI_RTSR_TR5 ((uint32_t)0x00000020)
  015ee8: line 4940 define EXTI_RTSR_TR6 ((uint32_t)0x00000040)
  015f10: line 4941 define EXTI_RTSR_TR7 ((uint32_t)0x00000080)
  015f38: line 4942 define EXTI_RTSR_TR8 ((uint32_t)0x00000100)
  015f60: line 4943 define EXTI_RTSR_TR9 ((uint32_t)0x00000200)
  015f88: line 4944 define EXTI_RTSR_TR10 ((uint32_t)0x00000400)
  015fb1: line 4945 define EXTI_RTSR_TR11 ((uint32_t)0x00000800)
  015fda: line 4946 define EXTI_RTSR_TR12 ((uint32_t)0x00001000)
  016003: line 4947 define EXTI_RTSR_TR13 ((uint32_t)0x00002000)
  01602c: line 4948 define EXTI_RTSR_TR14 ((uint32_t)0x00004000)
  016055: line 4949 define EXTI_RTSR_TR15 ((uint32_t)0x00008000)
  01607e: line 4950 define EXTI_RTSR_TR16 ((uint32_t)0x00010000)
  0160a7: line 4951 define EXTI_RTSR_TR17 ((uint32_t)0x00020000)
  0160d0: line 4952 define EXTI_RTSR_TR18 ((uint32_t)0x00040000)
  0160f9: line 4953 define EXTI_RTSR_TR19 ((uint32_t)0x00080000)
  016122: line 4954 define EXTI_RTSR_TR23 ((uint32_t)0x00800000)
  01614b: line 4957 define EXTI_FTSR_TR0 ((uint32_t)0x00000001)
  016173: line 4958 define EXTI_FTSR_TR1 ((uint32_t)0x00000002)
  01619b: line 4959 define EXTI_FTSR_TR2 ((uint32_t)0x00000004)
  0161c3: line 4960 define EXTI_FTSR_TR3 ((uint32_t)0x00000008)
  0161eb: line 4961 define EXTI_FTSR_TR4 ((uint32_t)0x00000010)
  016213: line 4962 define EXTI_FTSR_TR5 ((uint32_t)0x00000020)
  01623b: line 4963 define EXTI_FTSR_TR6 ((uint32_t)0x00000040)
  016263: line 4964 define EXTI_FTSR_TR7 ((uint32_t)0x00000080)
  01628b: line 4965 define EXTI_FTSR_TR8 ((uint32_t)0x00000100)
  0162b3: line 4966 define EXTI_FTSR_TR9 ((uint32_t)0x00000200)
  0162db: line 4967 define EXTI_FTSR_TR10 ((uint32_t)0x00000400)
  016304: line 4968 define EXTI_FTSR_TR11 ((uint32_t)0x00000800)
  01632d: line 4969 define EXTI_FTSR_TR12 ((uint32_t)0x00001000)
  016356: line 4970 define EXTI_FTSR_TR13 ((uint32_t)0x00002000)
  01637f: line 4971 define EXTI_FTSR_TR14 ((uint32_t)0x00004000)
  0163a8: line 4972 define EXTI_FTSR_TR15 ((uint32_t)0x00008000)
  0163d1: line 4973 define EXTI_FTSR_TR16 ((uint32_t)0x00010000)
  0163fa: line 4974 define EXTI_FTSR_TR17 ((uint32_t)0x00020000)
  016423: line 4975 define EXTI_FTSR_TR18 ((uint32_t)0x00040000)
  01644c: line 4976 define EXTI_FTSR_TR19 ((uint32_t)0x00080000)
  016475: line 4977 define EXTI_FTSR_TR23 ((uint32_t)0x00800000)
  01649e: line 4980 define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001)
  0164ca: line 4981 define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002)
  0164f6: line 4982 define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004)
  016522: line 4983 define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008)
  01654e: line 4984 define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010)
  01657a: line 4985 define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020)
  0165a6: line 4986 define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040)
  0165d2: line 4987 define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080)
  0165fe: line 4988 define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100)
  01662a: line 4989 define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200)
  016656: line 4990 define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400)
  016683: line 4991 define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800)
  0166b0: line 4992 define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000)
  0166dd: line 4993 define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000)
  01670a: line 4994 define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000)
  016737: line 4995 define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000)
  016764: line 4996 define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000)
  016791: line 4997 define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000)
  0167be: line 4998 define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000)
  0167eb: line 4999 define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000)
  016818: line 5000 define EXTI_SWIER_SWIER23 ((uint32_t)0x00800000)
  016845: line 5003 define EXTI_PR_PR0 ((uint32_t)0x00000001)
  01686b: line 5004 define EXTI_PR_PR1 ((uint32_t)0x00000002)
  016891: line 5005 define EXTI_PR_PR2 ((uint32_t)0x00000004)
  0168b7: line 5006 define EXTI_PR_PR3 ((uint32_t)0x00000008)
  0168dd: line 5007 define EXTI_PR_PR4 ((uint32_t)0x00000010)
  016903: line 5008 define EXTI_PR_PR5 ((uint32_t)0x00000020)
  016929: line 5009 define EXTI_PR_PR6 ((uint32_t)0x00000040)
  01694f: line 5010 define EXTI_PR_PR7 ((uint32_t)0x00000080)
  016975: line 5011 define EXTI_PR_PR8 ((uint32_t)0x00000100)
  01699b: line 5012 define EXTI_PR_PR9 ((uint32_t)0x00000200)
  0169c1: line 5013 define EXTI_PR_PR10 ((uint32_t)0x00000400)
  0169e8: line 5014 define EXTI_PR_PR11 ((uint32_t)0x00000800)
  016a0f: line 5015 define EXTI_PR_PR12 ((uint32_t)0x00001000)
  016a36: line 5016 define EXTI_PR_PR13 ((uint32_t)0x00002000)
  016a5d: line 5017 define EXTI_PR_PR14 ((uint32_t)0x00004000)
  016a84: line 5018 define EXTI_PR_PR15 ((uint32_t)0x00008000)
  016aab: line 5019 define EXTI_PR_PR16 ((uint32_t)0x00010000)
  016ad2: line 5020 define EXTI_PR_PR17 ((uint32_t)0x00020000)
  016af9: line 5021 define EXTI_PR_PR18 ((uint32_t)0x00040000)
  016b20: line 5022 define EXTI_PR_PR19 ((uint32_t)0x00080000)
  016b47: line 5023 define EXTI_PR_PR23 ((uint32_t)0x00800000)
  016b6e: line 5031 define FLASH_ACR_LATENCY ((uint32_t)0x0000000F)
  016b9a: line 5032 define FLASH_ACR_LATENCY_0WS ((uint32_t)0x00000000)
  016bca: line 5033 define FLASH_ACR_LATENCY_1WS ((uint32_t)0x00000001)
  016bfa: line 5034 define FLASH_ACR_LATENCY_2WS ((uint32_t)0x00000002)
  016c2a: line 5035 define FLASH_ACR_LATENCY_3WS ((uint32_t)0x00000003)
  016c5a: line 5036 define FLASH_ACR_LATENCY_4WS ((uint32_t)0x00000004)
  016c8a: line 5037 define FLASH_ACR_LATENCY_5WS ((uint32_t)0x00000005)
  016cba: line 5038 define FLASH_ACR_LATENCY_6WS ((uint32_t)0x00000006)
  016cea: line 5039 define FLASH_ACR_LATENCY_7WS ((uint32_t)0x00000007)
  016d1a: line 5040 define FLASH_ACR_LATENCY_8WS ((uint32_t)0x00000008)
  016d4a: line 5041 define FLASH_ACR_LATENCY_9WS ((uint32_t)0x00000009)
  016d7a: line 5042 define FLASH_ACR_LATENCY_10WS ((uint32_t)0x0000000A)
  016dab: line 5043 define FLASH_ACR_LATENCY_11WS ((uint32_t)0x0000000B)
  016ddc: line 5044 define FLASH_ACR_LATENCY_12WS ((uint32_t)0x0000000C)
  016e0d: line 5045 define FLASH_ACR_LATENCY_13WS ((uint32_t)0x0000000D)
  016e3e: line 5046 define FLASH_ACR_LATENCY_14WS ((uint32_t)0x0000000E)
  016e6f: line 5047 define FLASH_ACR_LATENCY_15WS ((uint32_t)0x0000000F)
  016ea0: line 5049 define FLASH_ACR_PRFTEN ((uint32_t)0x00000100)
  016ecb: line 5050 define FLASH_ACR_ICEN ((uint32_t)0x00000200)
  016ef4: line 5051 define FLASH_ACR_DCEN ((uint32_t)0x00000400)
  016f1d: line 5052 define FLASH_ACR_ICRST ((uint32_t)0x00000800)
  016f47: line 5053 define FLASH_ACR_DCRST ((uint32_t)0x00001000)
  016f71: line 5054 define FLASH_ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
  016fa3: line 5055 define FLASH_ACR_BYTE2_ADDRESS ((uint32_t)0x40023C03)
  016fd5: line 5058 define FLASH_SR_EOP ((uint32_t)0x00000001)
  016ffc: line 5059 define FLASH_SR_SOP ((uint32_t)0x00000002)
  017023: line 5060 define FLASH_SR_WRPERR ((uint32_t)0x00000010)
  01704d: line 5061 define FLASH_SR_PGAERR ((uint32_t)0x00000020)
  017077: line 5062 define FLASH_SR_PGPERR ((uint32_t)0x00000040)
  0170a1: line 5063 define FLASH_SR_PGSERR ((uint32_t)0x00000080)
  0170cb: line 5064 define FLASH_SR_BSY ((uint32_t)0x00010000)
  0170f2: line 5067 define FLASH_CR_PG ((uint32_t)0x00000001)
  017118: line 5068 define FLASH_CR_SER ((uint32_t)0x00000002)
  01713f: line 5069 define FLASH_CR_MER ((uint32_t)0x00000004)
  017166: line 5070 define FLASH_CR_MER1 FLASH_CR_MER
  017184: line 5071 define FLASH_CR_SNB ((uint32_t)0x000000F8)
  0171ab: line 5072 define FLASH_CR_SNB_0 ((uint32_t)0x00000008)
  0171d4: line 5073 define FLASH_CR_SNB_1 ((uint32_t)0x00000010)
  0171fd: line 5074 define FLASH_CR_SNB_2 ((uint32_t)0x00000020)
  017226: line 5075 define FLASH_CR_SNB_3 ((uint32_t)0x00000040)
  01724f: line 5076 define FLASH_CR_SNB_4 ((uint32_t)0x00000040)
  017278: line 5077 define FLASH_CR_PSIZE ((uint32_t)0x00000300)
  0172a1: line 5078 define FLASH_CR_PSIZE_0 ((uint32_t)0x00000100)
  0172cc: line 5079 define FLASH_CR_PSIZE_1 ((uint32_t)0x00000200)
  0172f7: line 5080 define FLASH_CR_MER2 ((uint32_t)0x00008000)
  01731f: line 5081 define FLASH_CR_STRT ((uint32_t)0x00010000)
  017347: line 5082 define FLASH_CR_EOPIE ((uint32_t)0x01000000)
  017370: line 5083 define FLASH_CR_LOCK ((uint32_t)0x80000000)
  017398: line 5086 define FLASH_OPTCR_OPTLOCK ((uint32_t)0x00000001)
  0173c6: line 5087 define FLASH_OPTCR_OPTSTRT ((uint32_t)0x00000002)
  0173f4: line 5088 define FLASH_OPTCR_BOR_LEV_0 ((uint32_t)0x00000004)
  017424: line 5089 define FLASH_OPTCR_BOR_LEV_1 ((uint32_t)0x00000008)
  017454: line 5090 define FLASH_OPTCR_BOR_LEV ((uint32_t)0x0000000C)
  017482: line 5091 define FLASH_OPTCR_BFB2 ((uint32_t)0x00000010)
  0174ad: line 5093 define FLASH_OPTCR_WDG_SW ((uint32_t)0x00000020)
  0174da: line 5094 define FLASH_OPTCR_nRST_STOP ((uint32_t)0x00000040)
  01750a: line 5095 define FLASH_OPTCR_nRST_STDBY ((uint32_t)0x00000080)
  01753b: line 5096 define FLASH_OPTCR_RDP ((uint32_t)0x0000FF00)
  017565: line 5097 define FLASH_OPTCR_RDP_0 ((uint32_t)0x00000100)
  017591: line 5098 define FLASH_OPTCR_RDP_1 ((uint32_t)0x00000200)
  0175bd: line 5099 define FLASH_OPTCR_RDP_2 ((uint32_t)0x00000400)
  0175e9: line 5100 define FLASH_OPTCR_RDP_3 ((uint32_t)0x00000800)
  017615: line 5101 define FLASH_OPTCR_RDP_4 ((uint32_t)0x00001000)
  017641: line 5102 define FLASH_OPTCR_RDP_5 ((uint32_t)0x00002000)
  01766d: line 5103 define FLASH_OPTCR_RDP_6 ((uint32_t)0x00004000)
  017699: line 5104 define FLASH_OPTCR_RDP_7 ((uint32_t)0x00008000)
  0176c5: line 5105 define FLASH_OPTCR_nWRP ((uint32_t)0x0FFF0000)
  0176f0: line 5106 define FLASH_OPTCR_nWRP_0 ((uint32_t)0x00010000)
  01771d: line 5107 define FLASH_OPTCR_nWRP_1 ((uint32_t)0x00020000)
  01774a: line 5108 define FLASH_OPTCR_nWRP_2 ((uint32_t)0x00040000)
  017777: line 5109 define FLASH_OPTCR_nWRP_3 ((uint32_t)0x00080000)
  0177a4: line 5110 define FLASH_OPTCR_nWRP_4 ((uint32_t)0x00100000)
  0177d1: line 5111 define FLASH_OPTCR_nWRP_5 ((uint32_t)0x00200000)
  0177fe: line 5112 define FLASH_OPTCR_nWRP_6 ((uint32_t)0x00400000)
  01782b: line 5113 define FLASH_OPTCR_nWRP_7 ((uint32_t)0x00800000)
  017858: line 5114 define FLASH_OPTCR_nWRP_8 ((uint32_t)0x01000000)
  017885: line 5115 define FLASH_OPTCR_nWRP_9 ((uint32_t)0x02000000)
  0178b2: line 5116 define FLASH_OPTCR_nWRP_10 ((uint32_t)0x04000000)
  0178e0: line 5117 define FLASH_OPTCR_nWRP_11 ((uint32_t)0x08000000)
  01790e: line 5119 define FLASH_OPTCR_DB1M ((uint32_t)0x40000000)
  017939: line 5120 define FLASH_OPTCR_SPRMOD ((uint32_t)0x80000000)
  017966: line 5123 define FLASH_OPTCR1_nWRP ((uint32_t)0x0FFF0000)
  017992: line 5124 define FLASH_OPTCR1_nWRP_0 ((uint32_t)0x00010000)
  0179c0: line 5125 define FLASH_OPTCR1_nWRP_1 ((uint32_t)0x00020000)
  0179ee: line 5126 define FLASH_OPTCR1_nWRP_2 ((uint32_t)0x00040000)
  017a1c: line 5127 define FLASH_OPTCR1_nWRP_3 ((uint32_t)0x00080000)
  017a4a: line 5128 define FLASH_OPTCR1_nWRP_4 ((uint32_t)0x00100000)
  017a78: line 5129 define FLASH_OPTCR1_nWRP_5 ((uint32_t)0x00200000)
  017aa6: line 5130 define FLASH_OPTCR1_nWRP_6 ((uint32_t)0x00400000)
  017ad4: line 5131 define FLASH_OPTCR1_nWRP_7 ((uint32_t)0x00800000)
  017b02: line 5132 define FLASH_OPTCR1_nWRP_8 ((uint32_t)0x01000000)
  017b30: line 5133 define FLASH_OPTCR1_nWRP_9 ((uint32_t)0x02000000)
  017b5e: line 5134 define FLASH_OPTCR1_nWRP_10 ((uint32_t)0x04000000)
  017b8d: line 5135 define FLASH_OPTCR1_nWRP_11 ((uint32_t)0x08000000)
  017bbc: line 5144 define FSMC_BCR1_MBKEN ((uint32_t)0x00000001)
  017be6: line 5145 define FSMC_BCR1_MUXEN ((uint32_t)0x00000002)
  017c10: line 5147 define FSMC_BCR1_MTYP ((uint32_t)0x0000000C)
  017c39: line 5148 define FSMC_BCR1_MTYP_0 ((uint32_t)0x00000004)
  017c64: line 5149 define FSMC_BCR1_MTYP_1 ((uint32_t)0x00000008)
  017c8f: line 5151 define FSMC_BCR1_MWID ((uint32_t)0x00000030)
  017cb8: line 5152 define FSMC_BCR1_MWID_0 ((uint32_t)0x00000010)
  017ce3: line 5153 define FSMC_BCR1_MWID_1 ((uint32_t)0x00000020)
  017d0e: line 5155 define FSMC_BCR1_FACCEN ((uint32_t)0x00000040)
  017d39: line 5156 define FSMC_BCR1_BURSTEN ((uint32_t)0x00000100)
  017d65: line 5157 define FSMC_BCR1_WAITPOL ((uint32_t)0x00000200)
  017d91: line 5158 define FSMC_BCR1_WRAPMOD ((uint32_t)0x00000400)
  017dbd: line 5159 define FSMC_BCR1_WAITCFG ((uint32_t)0x00000800)
  017de9: line 5160 define FSMC_BCR1_WREN ((uint32_t)0x00001000)
  017e12: line 5161 define FSMC_BCR1_WAITEN ((uint32_t)0x00002000)
  017e3d: line 5162 define FSMC_BCR1_EXTMOD ((uint32_t)0x00004000)
  017e68: line 5163 define FSMC_BCR1_ASYNCWAIT ((uint32_t)0x00008000)
  017e96: line 5164 define FSMC_BCR1_CBURSTRW ((uint32_t)0x00080000)
  017ec3: line 5167 define FSMC_BCR2_MBKEN ((uint32_t)0x00000001)
  017eed: line 5168 define FSMC_BCR2_MUXEN ((uint32_t)0x00000002)
  017f17: line 5170 define FSMC_BCR2_MTYP ((uint32_t)0x0000000C)
  017f40: line 5171 define FSMC_BCR2_MTYP_0 ((uint32_t)0x00000004)
  017f6b: line 5172 define FSMC_BCR2_MTYP_1 ((uint32_t)0x00000008)
  017f96: line 5174 define FSMC_BCR2_MWID ((uint32_t)0x00000030)
  017fbf: line 5175 define FSMC_BCR2_MWID_0 ((uint32_t)0x00000010)
  017fea: line 5176 define FSMC_BCR2_MWID_1 ((uint32_t)0x00000020)
  018015: line 5178 define FSMC_BCR2_FACCEN ((uint32_t)0x00000040)
  018040: line 5179 define FSMC_BCR2_BURSTEN ((uint32_t)0x00000100)
  01806c: line 5180 define FSMC_BCR2_WAITPOL ((uint32_t)0x00000200)
  018098: line 5181 define FSMC_BCR2_WRAPMOD ((uint32_t)0x00000400)
  0180c4: line 5182 define FSMC_BCR2_WAITCFG ((uint32_t)0x00000800)
  0180f0: line 5183 define FSMC_BCR2_WREN ((uint32_t)0x00001000)
  018119: line 5184 define FSMC_BCR2_WAITEN ((uint32_t)0x00002000)
  018144: line 5185 define FSMC_BCR2_EXTMOD ((uint32_t)0x00004000)
  01816f: line 5186 define FSMC_BCR2_ASYNCWAIT ((uint32_t)0x00008000)
  01819d: line 5187 define FSMC_BCR2_CBURSTRW ((uint32_t)0x00080000)
  0181ca: line 5190 define FSMC_BCR3_MBKEN ((uint32_t)0x00000001)
  0181f4: line 5191 define FSMC_BCR3_MUXEN ((uint32_t)0x00000002)
  01821e: line 5193 define FSMC_BCR3_MTYP ((uint32_t)0x0000000C)
  018247: line 5194 define FSMC_BCR3_MTYP_0 ((uint32_t)0x00000004)
  018272: line 5195 define FSMC_BCR3_MTYP_1 ((uint32_t)0x00000008)
  01829d: line 5197 define FSMC_BCR3_MWID ((uint32_t)0x00000030)
  0182c6: line 5198 define FSMC_BCR3_MWID_0 ((uint32_t)0x00000010)
  0182f1: line 5199 define FSMC_BCR3_MWID_1 ((uint32_t)0x00000020)
  01831c: line 5201 define FSMC_BCR3_FACCEN ((uint32_t)0x00000040)
  018347: line 5202 define FSMC_BCR3_BURSTEN ((uint32_t)0x00000100)
  018373: line 5203 define FSMC_BCR3_WAITPOL ((uint32_t)0x00000200)
  01839f: line 5204 define FSMC_BCR3_WRAPMOD ((uint32_t)0x00000400)
  0183cb: line 5205 define FSMC_BCR3_WAITCFG ((uint32_t)0x00000800)
  0183f7: line 5206 define FSMC_BCR3_WREN ((uint32_t)0x00001000)
  018420: line 5207 define FSMC_BCR3_WAITEN ((uint32_t)0x00002000)
  01844b: line 5208 define FSMC_BCR3_EXTMOD ((uint32_t)0x00004000)
  018476: line 5209 define FSMC_BCR3_ASYNCWAIT ((uint32_t)0x00008000)
  0184a4: line 5210 define FSMC_BCR3_CBURSTRW ((uint32_t)0x00080000)
  0184d1: line 5213 define FSMC_BCR4_MBKEN ((uint32_t)0x00000001)
  0184fb: line 5214 define FSMC_BCR4_MUXEN ((uint32_t)0x00000002)
  018525: line 5216 define FSMC_BCR4_MTYP ((uint32_t)0x0000000C)
  01854e: line 5217 define FSMC_BCR4_MTYP_0 ((uint32_t)0x00000004)
  018579: line 5218 define FSMC_BCR4_MTYP_1 ((uint32_t)0x00000008)
  0185a4: line 5220 define FSMC_BCR4_MWID ((uint32_t)0x00000030)
  0185cd: line 5221 define FSMC_BCR4_MWID_0 ((uint32_t)0x00000010)
  0185f8: line 5222 define FSMC_BCR4_MWID_1 ((uint32_t)0x00000020)
  018623: line 5224 define FSMC_BCR4_FACCEN ((uint32_t)0x00000040)
  01864e: line 5225 define FSMC_BCR4_BURSTEN ((uint32_t)0x00000100)
  01867a: line 5226 define FSMC_BCR4_WAITPOL ((uint32_t)0x00000200)
  0186a6: line 5227 define FSMC_BCR4_WRAPMOD ((uint32_t)0x00000400)
  0186d2: line 5228 define FSMC_BCR4_WAITCFG ((uint32_t)0x00000800)
  0186fe: line 5229 define FSMC_BCR4_WREN ((uint32_t)0x00001000)
  018727: line 5230 define FSMC_BCR4_WAITEN ((uint32_t)0x00002000)
  018752: line 5231 define FSMC_BCR4_EXTMOD ((uint32_t)0x00004000)
  01877d: line 5232 define FSMC_BCR4_ASYNCWAIT ((uint32_t)0x00008000)
  0187ab: line 5233 define FSMC_BCR4_CBURSTRW ((uint32_t)0x00080000)
  0187d8: line 5236 define FSMC_BTR1_ADDSET ((uint32_t)0x0000000F)
  018803: line 5237 define FSMC_BTR1_ADDSET_0 ((uint32_t)0x00000001)
  018830: line 5238 define FSMC_BTR1_ADDSET_1 ((uint32_t)0x00000002)
  01885d: line 5239 define FSMC_BTR1_ADDSET_2 ((uint32_t)0x00000004)
  01888a: line 5240 define FSMC_BTR1_ADDSET_3 ((uint32_t)0x00000008)
  0188b7: line 5242 define FSMC_BTR1_ADDHLD ((uint32_t)0x000000F0)
  0188e2: line 5243 define FSMC_BTR1_ADDHLD_0 ((uint32_t)0x00000010)
  01890f: line 5244 define FSMC_BTR1_ADDHLD_1 ((uint32_t)0x00000020)
  01893c: line 5245 define FSMC_BTR1_ADDHLD_2 ((uint32_t)0x00000040)
  018969: line 5246 define FSMC_BTR1_ADDHLD_3 ((uint32_t)0x00000080)
  018996: line 5248 define FSMC_BTR1_DATAST ((uint32_t)0x0000FF00)
  0189c1: line 5249 define FSMC_BTR1_DATAST_0 ((uint32_t)0x00000100)
  0189ee: line 5250 define FSMC_BTR1_DATAST_1 ((uint32_t)0x00000200)
  018a1b: line 5251 define FSMC_BTR1_DATAST_2 ((uint32_t)0x00000400)
  018a48: line 5252 define FSMC_BTR1_DATAST_3 ((uint32_t)0x00000800)
  018a75: line 5254 define FSMC_BTR1_BUSTURN ((uint32_t)0x000F0000)
  018aa1: line 5255 define FSMC_BTR1_BUSTURN_0 ((uint32_t)0x00010000)
  018acf: line 5256 define FSMC_BTR1_BUSTURN_1 ((uint32_t)0x00020000)
  018afd: line 5257 define FSMC_BTR1_BUSTURN_2 ((uint32_t)0x00040000)
  018b2b: line 5258 define FSMC_BTR1_BUSTURN_3 ((uint32_t)0x00080000)
  018b59: line 5260 define FSMC_BTR1_CLKDIV ((uint32_t)0x00F00000)
  018b84: line 5261 define FSMC_BTR1_CLKDIV_0 ((uint32_t)0x00100000)
  018bb1: line 5262 define FSMC_BTR1_CLKDIV_1 ((uint32_t)0x00200000)
  018bde: line 5263 define FSMC_BTR1_CLKDIV_2 ((uint32_t)0x00400000)
  018c0b: line 5264 define FSMC_BTR1_CLKDIV_3 ((uint32_t)0x00800000)
  018c38: line 5266 define FSMC_BTR1_DATLAT ((uint32_t)0x0F000000)
  018c63: line 5267 define FSMC_BTR1_DATLAT_0 ((uint32_t)0x01000000)
  018c90: line 5268 define FSMC_BTR1_DATLAT_1 ((uint32_t)0x02000000)
  018cbd: line 5269 define FSMC_BTR1_DATLAT_2 ((uint32_t)0x04000000)
  018cea: line 5270 define FSMC_BTR1_DATLAT_3 ((uint32_t)0x08000000)
  018d17: line 5272 define FSMC_BTR1_ACCMOD ((uint32_t)0x30000000)
  018d42: line 5273 define FSMC_BTR1_ACCMOD_0 ((uint32_t)0x10000000)
  018d6f: line 5274 define FSMC_BTR1_ACCMOD_1 ((uint32_t)0x20000000)
  018d9c: line 5277 define FSMC_BTR2_ADDSET ((uint32_t)0x0000000F)
  018dc7: line 5278 define FSMC_BTR2_ADDSET_0 ((uint32_t)0x00000001)
  018df4: line 5279 define FSMC_BTR2_ADDSET_1 ((uint32_t)0x00000002)
  018e21: line 5280 define FSMC_BTR2_ADDSET_2 ((uint32_t)0x00000004)
  018e4e: line 5281 define FSMC_BTR2_ADDSET_3 ((uint32_t)0x00000008)
  018e7b: line 5283 define FSMC_BTR2_ADDHLD ((uint32_t)0x000000F0)
  018ea6: line 5284 define FSMC_BTR2_ADDHLD_0 ((uint32_t)0x00000010)
  018ed3: line 5285 define FSMC_BTR2_ADDHLD_1 ((uint32_t)0x00000020)
  018f00: line 5286 define FSMC_BTR2_ADDHLD_2 ((uint32_t)0x00000040)
  018f2d: line 5287 define FSMC_BTR2_ADDHLD_3 ((uint32_t)0x00000080)
  018f5a: line 5289 define FSMC_BTR2_DATAST ((uint32_t)0x0000FF00)
  018f85: line 5290 define FSMC_BTR2_DATAST_0 ((uint32_t)0x00000100)
  018fb2: line 5291 define FSMC_BTR2_DATAST_1 ((uint32_t)0x00000200)
  018fdf: line 5292 define FSMC_BTR2_DATAST_2 ((uint32_t)0x00000400)
  01900c: line 5293 define FSMC_BTR2_DATAST_3 ((uint32_t)0x00000800)
  019039: line 5295 define FSMC_BTR2_BUSTURN ((uint32_t)0x000F0000)
  019065: line 5296 define FSMC_BTR2_BUSTURN_0 ((uint32_t)0x00010000)
  019093: line 5297 define FSMC_BTR2_BUSTURN_1 ((uint32_t)0x00020000)
  0190c1: line 5298 define FSMC_BTR2_BUSTURN_2 ((uint32_t)0x00040000)
  0190ef: line 5299 define FSMC_BTR2_BUSTURN_3 ((uint32_t)0x00080000)
  01911d: line 5301 define FSMC_BTR2_CLKDIV ((uint32_t)0x00F00000)
  019148: line 5302 define FSMC_BTR2_CLKDIV_0 ((uint32_t)0x00100000)
  019175: line 5303 define FSMC_BTR2_CLKDIV_1 ((uint32_t)0x00200000)
  0191a2: line 5304 define FSMC_BTR2_CLKDIV_2 ((uint32_t)0x00400000)
  0191cf: line 5305 define FSMC_BTR2_CLKDIV_3 ((uint32_t)0x00800000)
  0191fc: line 5307 define FSMC_BTR2_DATLAT ((uint32_t)0x0F000000)
  019227: line 5308 define FSMC_BTR2_DATLAT_0 ((uint32_t)0x01000000)
  019254: line 5309 define FSMC_BTR2_DATLAT_1 ((uint32_t)0x02000000)
  019281: line 5310 define FSMC_BTR2_DATLAT_2 ((uint32_t)0x04000000)
  0192ae: line 5311 define FSMC_BTR2_DATLAT_3 ((uint32_t)0x08000000)
  0192db: line 5313 define FSMC_BTR2_ACCMOD ((uint32_t)0x30000000)
  019306: line 5314 define FSMC_BTR2_ACCMOD_0 ((uint32_t)0x10000000)
  019333: line 5315 define FSMC_BTR2_ACCMOD_1 ((uint32_t)0x20000000)
  019360: line 5318 define FSMC_BTR3_ADDSET ((uint32_t)0x0000000F)
  01938b: line 5319 define FSMC_BTR3_ADDSET_0 ((uint32_t)0x00000001)
  0193b8: line 5320 define FSMC_BTR3_ADDSET_1 ((uint32_t)0x00000002)
  0193e5: line 5321 define FSMC_BTR3_ADDSET_2 ((uint32_t)0x00000004)
  019412: line 5322 define FSMC_BTR3_ADDSET_3 ((uint32_t)0x00000008)
  01943f: line 5324 define FSMC_BTR3_ADDHLD ((uint32_t)0x000000F0)
  01946a: line 5325 define FSMC_BTR3_ADDHLD_0 ((uint32_t)0x00000010)
  019497: line 5326 define FSMC_BTR3_ADDHLD_1 ((uint32_t)0x00000020)
  0194c4: line 5327 define FSMC_BTR3_ADDHLD_2 ((uint32_t)0x00000040)
  0194f1: line 5328 define FSMC_BTR3_ADDHLD_3 ((uint32_t)0x00000080)
  01951e: line 5330 define FSMC_BTR3_DATAST ((uint32_t)0x0000FF00)
  019549: line 5331 define FSMC_BTR3_DATAST_0 ((uint32_t)0x00000100)
  019576: line 5332 define FSMC_BTR3_DATAST_1 ((uint32_t)0x00000200)
  0195a3: line 5333 define FSMC_BTR3_DATAST_2 ((uint32_t)0x00000400)
  0195d0: line 5334 define FSMC_BTR3_DATAST_3 ((uint32_t)0x00000800)
  0195fd: line 5336 define FSMC_BTR3_BUSTURN ((uint32_t)0x000F0000)
  019629: line 5337 define FSMC_BTR3_BUSTURN_0 ((uint32_t)0x00010000)
  019657: line 5338 define FSMC_BTR3_BUSTURN_1 ((uint32_t)0x00020000)
  019685: line 5339 define FSMC_BTR3_BUSTURN_2 ((uint32_t)0x00040000)
  0196b3: line 5340 define FSMC_BTR3_BUSTURN_3 ((uint32_t)0x00080000)
  0196e1: line 5342 define FSMC_BTR3_CLKDIV ((uint32_t)0x00F00000)
  01970c: line 5343 define FSMC_BTR3_CLKDIV_0 ((uint32_t)0x00100000)
  019739: line 5344 define FSMC_BTR3_CLKDIV_1 ((uint32_t)0x00200000)
  019766: line 5345 define FSMC_BTR3_CLKDIV_2 ((uint32_t)0x00400000)
  019793: line 5346 define FSMC_BTR3_CLKDIV_3 ((uint32_t)0x00800000)
  0197c0: line 5348 define FSMC_BTR3_DATLAT ((uint32_t)0x0F000000)
  0197eb: line 5349 define FSMC_BTR3_DATLAT_0 ((uint32_t)0x01000000)
  019818: line 5350 define FSMC_BTR3_DATLAT_1 ((uint32_t)0x02000000)
  019845: line 5351 define FSMC_BTR3_DATLAT_2 ((uint32_t)0x04000000)
  019872: line 5352 define FSMC_BTR3_DATLAT_3 ((uint32_t)0x08000000)
  01989f: line 5354 define FSMC_BTR3_ACCMOD ((uint32_t)0x30000000)
  0198ca: line 5355 define FSMC_BTR3_ACCMOD_0 ((uint32_t)0x10000000)
  0198f7: line 5356 define FSMC_BTR3_ACCMOD_1 ((uint32_t)0x20000000)
  019924: line 5359 define FSMC_BTR4_ADDSET ((uint32_t)0x0000000F)
  01994f: line 5360 define FSMC_BTR4_ADDSET_0 ((uint32_t)0x00000001)
  01997c: line 5361 define FSMC_BTR4_ADDSET_1 ((uint32_t)0x00000002)
  0199a9: line 5362 define FSMC_BTR4_ADDSET_2 ((uint32_t)0x00000004)
  0199d6: line 5363 define FSMC_BTR4_ADDSET_3 ((uint32_t)0x00000008)
  019a03: line 5365 define FSMC_BTR4_ADDHLD ((uint32_t)0x000000F0)
  019a2e: line 5366 define FSMC_BTR4_ADDHLD_0 ((uint32_t)0x00000010)
  019a5b: line 5367 define FSMC_BTR4_ADDHLD_1 ((uint32_t)0x00000020)
  019a88: line 5368 define FSMC_BTR4_ADDHLD_2 ((uint32_t)0x00000040)
  019ab5: line 5369 define FSMC_BTR4_ADDHLD_3 ((uint32_t)0x00000080)
  019ae2: line 5371 define FSMC_BTR4_DATAST ((uint32_t)0x0000FF00)
  019b0d: line 5372 define FSMC_BTR4_DATAST_0 ((uint32_t)0x00000100)
  019b3a: line 5373 define FSMC_BTR4_DATAST_1 ((uint32_t)0x00000200)
  019b67: line 5374 define FSMC_BTR4_DATAST_2 ((uint32_t)0x00000400)
  019b94: line 5375 define FSMC_BTR4_DATAST_3 ((uint32_t)0x00000800)
  019bc1: line 5377 define FSMC_BTR4_BUSTURN ((uint32_t)0x000F0000)
  019bed: line 5378 define FSMC_BTR4_BUSTURN_0 ((uint32_t)0x00010000)
  019c1b: line 5379 define FSMC_BTR4_BUSTURN_1 ((uint32_t)0x00020000)
  019c49: line 5380 define FSMC_BTR4_BUSTURN_2 ((uint32_t)0x00040000)
  019c77: line 5381 define FSMC_BTR4_BUSTURN_3 ((uint32_t)0x00080000)
  019ca5: line 5383 define FSMC_BTR4_CLKDIV ((uint32_t)0x00F00000)
  019cd0: line 5384 define FSMC_BTR4_CLKDIV_0 ((uint32_t)0x00100000)
  019cfd: line 5385 define FSMC_BTR4_CLKDIV_1 ((uint32_t)0x00200000)
  019d2a: line 5386 define FSMC_BTR4_CLKDIV_2 ((uint32_t)0x00400000)
  019d57: line 5387 define FSMC_BTR4_CLKDIV_3 ((uint32_t)0x00800000)
  019d84: line 5389 define FSMC_BTR4_DATLAT ((uint32_t)0x0F000000)
  019daf: line 5390 define FSMC_BTR4_DATLAT_0 ((uint32_t)0x01000000)
  019ddc: line 5391 define FSMC_BTR4_DATLAT_1 ((uint32_t)0x02000000)
  019e09: line 5392 define FSMC_BTR4_DATLAT_2 ((uint32_t)0x04000000)
  019e36: line 5393 define FSMC_BTR4_DATLAT_3 ((uint32_t)0x08000000)
  019e63: line 5395 define FSMC_BTR4_ACCMOD ((uint32_t)0x30000000)
  019e8e: line 5396 define FSMC_BTR4_ACCMOD_0 ((uint32_t)0x10000000)
  019ebb: line 5397 define FSMC_BTR4_ACCMOD_1 ((uint32_t)0x20000000)
  019ee8: line 5400 define FSMC_BWTR1_ADDSET ((uint32_t)0x0000000F)
  019f14: line 5401 define FSMC_BWTR1_ADDSET_0 ((uint32_t)0x00000001)
  019f42: line 5402 define FSMC_BWTR1_ADDSET_1 ((uint32_t)0x00000002)
  019f70: line 5403 define FSMC_BWTR1_ADDSET_2 ((uint32_t)0x00000004)
  019f9e: line 5404 define FSMC_BWTR1_ADDSET_3 ((uint32_t)0x00000008)
  019fcc: line 5406 define FSMC_BWTR1_ADDHLD ((uint32_t)0x000000F0)
  019ff8: line 5407 define FSMC_BWTR1_ADDHLD_0 ((uint32_t)0x00000010)
  01a026: line 5408 define FSMC_BWTR1_ADDHLD_1 ((uint32_t)0x00000020)
  01a054: line 5409 define FSMC_BWTR1_ADDHLD_2 ((uint32_t)0x00000040)
  01a082: line 5410 define FSMC_BWTR1_ADDHLD_3 ((uint32_t)0x00000080)
  01a0b0: line 5412 define FSMC_BWTR1_DATAST ((uint32_t)0x0000FF00)
  01a0dc: line 5413 define FSMC_BWTR1_DATAST_0 ((uint32_t)0x00000100)
  01a10a: line 5414 define FSMC_BWTR1_DATAST_1 ((uint32_t)0x00000200)
  01a138: line 5415 define FSMC_BWTR1_DATAST_2 ((uint32_t)0x00000400)
  01a166: line 5416 define FSMC_BWTR1_DATAST_3 ((uint32_t)0x00000800)
  01a194: line 5418 define FSMC_BWTR1_BUSTURN ((uint32_t)0x000F0000)
  01a1c1: line 5419 define FSMC_BWTR1_BUSTURN_0 ((uint32_t)0x00010000)
  01a1f0: line 5420 define FSMC_BWTR1_BUSTURN_1 ((uint32_t)0x00020000)
  01a21f: line 5421 define FSMC_BWTR1_BUSTURN_2 ((uint32_t)0x00040000)
  01a24e: line 5422 define FSMC_BWTR1_BUSTURN_3 ((uint32_t)0x00080000)
  01a27d: line 5424 define FSMC_BWTR1_ACCMOD ((uint32_t)0x30000000)
  01a2a9: line 5425 define FSMC_BWTR1_ACCMOD_0 ((uint32_t)0x10000000)
  01a2d7: line 5426 define FSMC_BWTR1_ACCMOD_1 ((uint32_t)0x20000000)
  01a305: line 5429 define FSMC_BWTR2_ADDSET ((uint32_t)0x0000000F)
  01a331: line 5430 define FSMC_BWTR2_ADDSET_0 ((uint32_t)0x00000001)
  01a35f: line 5431 define FSMC_BWTR2_ADDSET_1 ((uint32_t)0x00000002)
  01a38d: line 5432 define FSMC_BWTR2_ADDSET_2 ((uint32_t)0x00000004)
  01a3bb: line 5433 define FSMC_BWTR2_ADDSET_3 ((uint32_t)0x00000008)
  01a3e9: line 5435 define FSMC_BWTR2_ADDHLD ((uint32_t)0x000000F0)
  01a415: line 5436 define FSMC_BWTR2_ADDHLD_0 ((uint32_t)0x00000010)
  01a443: line 5437 define FSMC_BWTR2_ADDHLD_1 ((uint32_t)0x00000020)
  01a471: line 5438 define FSMC_BWTR2_ADDHLD_2 ((uint32_t)0x00000040)
  01a49f: line 5439 define FSMC_BWTR2_ADDHLD_3 ((uint32_t)0x00000080)
  01a4cd: line 5441 define FSMC_BWTR2_DATAST ((uint32_t)0x0000FF00)
  01a4f9: line 5442 define FSMC_BWTR2_DATAST_0 ((uint32_t)0x00000100)
  01a527: line 5443 define FSMC_BWTR2_DATAST_1 ((uint32_t)0x00000200)
  01a555: line 5444 define FSMC_BWTR2_DATAST_2 ((uint32_t)0x00000400)
  01a583: line 5445 define FSMC_BWTR2_DATAST_3 ((uint32_t)0x00000800)
  01a5b1: line 5447 define FSMC_BWTR2_BUSTURN ((uint32_t)0x000F0000)
  01a5de: line 5448 define FSMC_BWTR2_BUSTURN_0 ((uint32_t)0x00010000)
  01a60d: line 5449 define FSMC_BWTR2_BUSTURN_1 ((uint32_t)0x00020000)
  01a63c: line 5450 define FSMC_BWTR2_BUSTURN_2 ((uint32_t)0x00040000)
  01a66b: line 5451 define FSMC_BWTR2_BUSTURN_3 ((uint32_t)0x00080000)
  01a69a: line 5453 define FSMC_BWTR2_ACCMOD ((uint32_t)0x30000000)
  01a6c6: line 5454 define FSMC_BWTR2_ACCMOD_0 ((uint32_t)0x10000000)
  01a6f4: line 5455 define FSMC_BWTR2_ACCMOD_1 ((uint32_t)0x20000000)
  01a722: line 5458 define FSMC_BWTR3_ADDSET ((uint32_t)0x0000000F)
  01a74e: line 5459 define FSMC_BWTR3_ADDSET_0 ((uint32_t)0x00000001)
  01a77c: line 5460 define FSMC_BWTR3_ADDSET_1 ((uint32_t)0x00000002)
  01a7aa: line 5461 define FSMC_BWTR3_ADDSET_2 ((uint32_t)0x00000004)
  01a7d8: line 5462 define FSMC_BWTR3_ADDSET_3 ((uint32_t)0x00000008)
  01a806: line 5464 define FSMC_BWTR3_ADDHLD ((uint32_t)0x000000F0)
  01a832: line 5465 define FSMC_BWTR3_ADDHLD_0 ((uint32_t)0x00000010)
  01a860: line 5466 define FSMC_BWTR3_ADDHLD_1 ((uint32_t)0x00000020)
  01a88e: line 5467 define FSMC_BWTR3_ADDHLD_2 ((uint32_t)0x00000040)
  01a8bc: line 5468 define FSMC_BWTR3_ADDHLD_3 ((uint32_t)0x00000080)
  01a8ea: line 5470 define FSMC_BWTR3_DATAST ((uint32_t)0x0000FF00)
  01a916: line 5471 define FSMC_BWTR3_DATAST_0 ((uint32_t)0x00000100)
  01a944: line 5472 define FSMC_BWTR3_DATAST_1 ((uint32_t)0x00000200)
  01a972: line 5473 define FSMC_BWTR3_DATAST_2 ((uint32_t)0x00000400)
  01a9a0: line 5474 define FSMC_BWTR3_DATAST_3 ((uint32_t)0x00000800)
  01a9ce: line 5476 define FSMC_BWTR3_BUSTURN ((uint32_t)0x000F0000)
  01a9fb: line 5477 define FSMC_BWTR3_BUSTURN_0 ((uint32_t)0x00010000)
  01aa2a: line 5478 define FSMC_BWTR3_BUSTURN_1 ((uint32_t)0x00020000)
  01aa59: line 5479 define FSMC_BWTR3_BUSTURN_2 ((uint32_t)0x00040000)
  01aa88: line 5480 define FSMC_BWTR3_BUSTURN_3 ((uint32_t)0x00080000)
  01aab7: line 5482 define FSMC_BWTR3_ACCMOD ((uint32_t)0x30000000)
  01aae3: line 5483 define FSMC_BWTR3_ACCMOD_0 ((uint32_t)0x10000000)
  01ab11: line 5484 define FSMC_BWTR3_ACCMOD_1 ((uint32_t)0x20000000)
  01ab3f: line 5487 define FSMC_BWTR4_ADDSET ((uint32_t)0x0000000F)
  01ab6b: line 5488 define FSMC_BWTR4_ADDSET_0 ((uint32_t)0x00000001)
  01ab99: line 5489 define FSMC_BWTR4_ADDSET_1 ((uint32_t)0x00000002)
  01abc7: line 5490 define FSMC_BWTR4_ADDSET_2 ((uint32_t)0x00000004)
  01abf5: line 5491 define FSMC_BWTR4_ADDSET_3 ((uint32_t)0x00000008)
  01ac23: line 5493 define FSMC_BWTR4_ADDHLD ((uint32_t)0x000000F0)
  01ac4f: line 5494 define FSMC_BWTR4_ADDHLD_0 ((uint32_t)0x00000010)
  01ac7d: line 5495 define FSMC_BWTR4_ADDHLD_1 ((uint32_t)0x00000020)
  01acab: line 5496 define FSMC_BWTR4_ADDHLD_2 ((uint32_t)0x00000040)
  01acd9: line 5497 define FSMC_BWTR4_ADDHLD_3 ((uint32_t)0x00000080)
  01ad07: line 5499 define FSMC_BWTR4_DATAST ((uint32_t)0x0000FF00)
  01ad33: line 5500 define FSMC_BWTR4_DATAST_0 ((uint32_t)0x00000100)
  01ad61: line 5501 define FSMC_BWTR4_DATAST_1 ((uint32_t)0x00000200)
  01ad8f: line 5502 define FSMC_BWTR4_DATAST_2 ((uint32_t)0x00000400)
  01adbd: line 5503 define FSMC_BWTR4_DATAST_3 ((uint32_t)0x00000800)
  01adeb: line 5505 define FSMC_BWTR4_BUSTURN ((uint32_t)0x000F0000)
  01ae18: line 5506 define FSMC_BWTR4_BUSTURN_0 ((uint32_t)0x00010000)
  01ae47: line 5507 define FSMC_BWTR4_BUSTURN_1 ((uint32_t)0x00020000)
  01ae76: line 5508 define FSMC_BWTR4_BUSTURN_2 ((uint32_t)0x00040000)
  01aea5: line 5509 define FSMC_BWTR4_BUSTURN_3 ((uint32_t)0x00080000)
  01aed4: line 5511 define FSMC_BWTR4_ACCMOD ((uint32_t)0x30000000)
  01af00: line 5512 define FSMC_BWTR4_ACCMOD_0 ((uint32_t)0x10000000)
  01af2e: line 5513 define FSMC_BWTR4_ACCMOD_1 ((uint32_t)0x20000000)
  01af5c: line 5516 define FSMC_PCR2_PWAITEN ((uint32_t)0x00000002)
  01af88: line 5517 define FSMC_PCR2_PBKEN ((uint32_t)0x00000004)
  01afb2: line 5518 define FSMC_PCR2_PTYP ((uint32_t)0x00000008)
  01afdb: line 5520 define FSMC_PCR2_PWID ((uint32_t)0x00000030)
  01b004: line 5521 define FSMC_PCR2_PWID_0 ((uint32_t)0x00000010)
  01b02f: line 5522 define FSMC_PCR2_PWID_1 ((uint32_t)0x00000020)
  01b05a: line 5524 define FSMC_PCR2_ECCEN ((uint32_t)0x00000040)
  01b084: line 5526 define FSMC_PCR2_TCLR ((uint32_t)0x00001E00)
  01b0ad: line 5527 define FSMC_PCR2_TCLR_0 ((uint32_t)0x00000200)
  01b0d8: line 5528 define FSMC_PCR2_TCLR_1 ((uint32_t)0x00000400)
  01b103: line 5529 define FSMC_PCR2_TCLR_2 ((uint32_t)0x00000800)
  01b12e: line 5530 define FSMC_PCR2_TCLR_3 ((uint32_t)0x00001000)
  01b159: line 5532 define FSMC_PCR2_TAR ((uint32_t)0x0001E000)
  01b181: line 5533 define FSMC_PCR2_TAR_0 ((uint32_t)0x00002000)
  01b1ab: line 5534 define FSMC_PCR2_TAR_1 ((uint32_t)0x00004000)
  01b1d5: line 5535 define FSMC_PCR2_TAR_2 ((uint32_t)0x00008000)
  01b1ff: line 5536 define FSMC_PCR2_TAR_3 ((uint32_t)0x00010000)
  01b229: line 5538 define FSMC_PCR2_ECCPS ((uint32_t)0x000E0000)
  01b253: line 5539 define FSMC_PCR2_ECCPS_0 ((uint32_t)0x00020000)
  01b27f: line 5540 define FSMC_PCR2_ECCPS_1 ((uint32_t)0x00040000)
  01b2ab: line 5541 define FSMC_PCR2_ECCPS_2 ((uint32_t)0x00080000)
  01b2d7: line 5544 define FSMC_PCR3_PWAITEN ((uint32_t)0x00000002)
  01b303: line 5545 define FSMC_PCR3_PBKEN ((uint32_t)0x00000004)
  01b32d: line 5546 define FSMC_PCR3_PTYP ((uint32_t)0x00000008)
  01b356: line 5548 define FSMC_PCR3_PWID ((uint32_t)0x00000030)
  01b37f: line 5549 define FSMC_PCR3_PWID_0 ((uint32_t)0x00000010)
  01b3aa: line 5550 define FSMC_PCR3_PWID_1 ((uint32_t)0x00000020)
  01b3d5: line 5552 define FSMC_PCR3_ECCEN ((uint32_t)0x00000040)
  01b3ff: line 5554 define FSMC_PCR3_TCLR ((uint32_t)0x00001E00)
  01b428: line 5555 define FSMC_PCR3_TCLR_0 ((uint32_t)0x00000200)
  01b453: line 5556 define FSMC_PCR3_TCLR_1 ((uint32_t)0x00000400)
  01b47e: line 5557 define FSMC_PCR3_TCLR_2 ((uint32_t)0x00000800)
  01b4a9: line 5558 define FSMC_PCR3_TCLR_3 ((uint32_t)0x00001000)
  01b4d4: line 5560 define FSMC_PCR3_TAR ((uint32_t)0x0001E000)
  01b4fc: line 5561 define FSMC_PCR3_TAR_0 ((uint32_t)0x00002000)
  01b526: line 5562 define FSMC_PCR3_TAR_1 ((uint32_t)0x00004000)
  01b550: line 5563 define FSMC_PCR3_TAR_2 ((uint32_t)0x00008000)
  01b57a: line 5564 define FSMC_PCR3_TAR_3 ((uint32_t)0x00010000)
  01b5a4: line 5566 define FSMC_PCR3_ECCPS ((uint32_t)0x000E0000)
  01b5ce: line 5567 define FSMC_PCR3_ECCPS_0 ((uint32_t)0x00020000)
  01b5fa: line 5568 define FSMC_PCR3_ECCPS_1 ((uint32_t)0x00040000)
  01b626: line 5569 define FSMC_PCR3_ECCPS_2 ((uint32_t)0x00080000)
  01b652: line 5572 define FSMC_PCR4_PWAITEN ((uint32_t)0x00000002)
  01b67e: line 5573 define FSMC_PCR4_PBKEN ((uint32_t)0x00000004)
  01b6a8: line 5574 define FSMC_PCR4_PTYP ((uint32_t)0x00000008)
  01b6d1: line 5576 define FSMC_PCR4_PWID ((uint32_t)0x00000030)
  01b6fa: line 5577 define FSMC_PCR4_PWID_0 ((uint32_t)0x00000010)
  01b725: line 5578 define FSMC_PCR4_PWID_1 ((uint32_t)0x00000020)
  01b750: line 5580 define FSMC_PCR4_ECCEN ((uint32_t)0x00000040)
  01b77a: line 5582 define FSMC_PCR4_TCLR ((uint32_t)0x00001E00)
  01b7a3: line 5583 define FSMC_PCR4_TCLR_0 ((uint32_t)0x00000200)
  01b7ce: line 5584 define FSMC_PCR4_TCLR_1 ((uint32_t)0x00000400)
  01b7f9: line 5585 define FSMC_PCR4_TCLR_2 ((uint32_t)0x00000800)
  01b824: line 5586 define FSMC_PCR4_TCLR_3 ((uint32_t)0x00001000)
  01b84f: line 5588 define FSMC_PCR4_TAR ((uint32_t)0x0001E000)
  01b877: line 5589 define FSMC_PCR4_TAR_0 ((uint32_t)0x00002000)
  01b8a1: line 5590 define FSMC_PCR4_TAR_1 ((uint32_t)0x00004000)
  01b8cb: line 5591 define FSMC_PCR4_TAR_2 ((uint32_t)0x00008000)
  01b8f5: line 5592 define FSMC_PCR4_TAR_3 ((uint32_t)0x00010000)
  01b91f: line 5594 define FSMC_PCR4_ECCPS ((uint32_t)0x000E0000)
  01b949: line 5595 define FSMC_PCR4_ECCPS_0 ((uint32_t)0x00020000)
  01b975: line 5596 define FSMC_PCR4_ECCPS_1 ((uint32_t)0x00040000)
  01b9a1: line 5597 define FSMC_PCR4_ECCPS_2 ((uint32_t)0x00080000)
  01b9cd: line 5600 define FSMC_SR2_IRS ((uint8_t)0x01)
  01b9ed: line 5601 define FSMC_SR2_ILS ((uint8_t)0x02)
  01ba0d: line 5602 define FSMC_SR2_IFS ((uint8_t)0x04)
  01ba2d: line 5603 define FSMC_SR2_IREN ((uint8_t)0x08)
  01ba4e: line 5604 define FSMC_SR2_ILEN ((uint8_t)0x10)
  01ba6f: line 5605 define FSMC_SR2_IFEN ((uint8_t)0x20)
  01ba90: line 5606 define FSMC_SR2_FEMPT ((uint8_t)0x40)
  01bab2: line 5609 define FSMC_SR3_IRS ((uint8_t)0x01)
  01bad2: line 5610 define FSMC_SR3_ILS ((uint8_t)0x02)
  01baf2: line 5611 define FSMC_SR3_IFS ((uint8_t)0x04)
  01bb12: line 5612 define FSMC_SR3_IREN ((uint8_t)0x08)
  01bb33: line 5613 define FSMC_SR3_ILEN ((uint8_t)0x10)
  01bb54: line 5614 define FSMC_SR3_IFEN ((uint8_t)0x20)
  01bb75: line 5615 define FSMC_SR3_FEMPT ((uint8_t)0x40)
  01bb97: line 5618 define FSMC_SR4_IRS ((uint8_t)0x01)
  01bbb7: line 5619 define FSMC_SR4_ILS ((uint8_t)0x02)
  01bbd7: line 5620 define FSMC_SR4_IFS ((uint8_t)0x04)
  01bbf7: line 5621 define FSMC_SR4_IREN ((uint8_t)0x08)
  01bc18: line 5622 define FSMC_SR4_ILEN ((uint8_t)0x10)
  01bc39: line 5623 define FSMC_SR4_IFEN ((uint8_t)0x20)
  01bc5a: line 5624 define FSMC_SR4_FEMPT ((uint8_t)0x40)
  01bc7c: line 5627 define FSMC_PMEM2_MEMSET2 ((uint32_t)0x000000FF)
  01bca9: line 5628 define FSMC_PMEM2_MEMSET2_0 ((uint32_t)0x00000001)
  01bcd8: line 5629 define FSMC_PMEM2_MEMSET2_1 ((uint32_t)0x00000002)
  01bd07: line 5630 define FSMC_PMEM2_MEMSET2_2 ((uint32_t)0x00000004)
  01bd36: line 5631 define FSMC_PMEM2_MEMSET2_3 ((uint32_t)0x00000008)
  01bd65: line 5632 define FSMC_PMEM2_MEMSET2_4 ((uint32_t)0x00000010)
  01bd94: line 5633 define FSMC_PMEM2_MEMSET2_5 ((uint32_t)0x00000020)
  01bdc3: line 5634 define FSMC_PMEM2_MEMSET2_6 ((uint32_t)0x00000040)
  01bdf2: line 5635 define FSMC_PMEM2_MEMSET2_7 ((uint32_t)0x00000080)
  01be21: line 5637 define FSMC_PMEM2_MEMWAIT2 ((uint32_t)0x0000FF00)
  01be4f: line 5638 define FSMC_PMEM2_MEMWAIT2_0 ((uint32_t)0x00000100)
  01be7f: line 5639 define FSMC_PMEM2_MEMWAIT2_1 ((uint32_t)0x00000200)
  01beaf: line 5640 define FSMC_PMEM2_MEMWAIT2_2 ((uint32_t)0x00000400)
  01bedf: line 5641 define FSMC_PMEM2_MEMWAIT2_3 ((uint32_t)0x00000800)
  01bf0f: line 5642 define FSMC_PMEM2_MEMWAIT2_4 ((uint32_t)0x00001000)
  01bf3f: line 5643 define FSMC_PMEM2_MEMWAIT2_5 ((uint32_t)0x00002000)
  01bf6f: line 5644 define FSMC_PMEM2_MEMWAIT2_6 ((uint32_t)0x00004000)
  01bf9f: line 5645 define FSMC_PMEM2_MEMWAIT2_7 ((uint32_t)0x00008000)
  01bfcf: line 5647 define FSMC_PMEM2_MEMHOLD2 ((uint32_t)0x00FF0000)
  01bffd: line 5648 define FSMC_PMEM2_MEMHOLD2_0 ((uint32_t)0x00010000)
  01c02d: line 5649 define FSMC_PMEM2_MEMHOLD2_1 ((uint32_t)0x00020000)
  01c05d: line 5650 define FSMC_PMEM2_MEMHOLD2_2 ((uint32_t)0x00040000)
  01c08d: line 5651 define FSMC_PMEM2_MEMHOLD2_3 ((uint32_t)0x00080000)
  01c0bd: line 5652 define FSMC_PMEM2_MEMHOLD2_4 ((uint32_t)0x00100000)
  01c0ed: line 5653 define FSMC_PMEM2_MEMHOLD2_5 ((uint32_t)0x00200000)
  01c11d: line 5654 define FSMC_PMEM2_MEMHOLD2_6 ((uint32_t)0x00400000)
  01c14d: line 5655 define FSMC_PMEM2_MEMHOLD2_7 ((uint32_t)0x00800000)
  01c17d: line 5657 define FSMC_PMEM2_MEMHIZ2 ((uint32_t)0xFF000000)
  01c1aa: line 5658 define FSMC_PMEM2_MEMHIZ2_0 ((uint32_t)0x01000000)
  01c1d9: line 5659 define FSMC_PMEM2_MEMHIZ2_1 ((uint32_t)0x02000000)
  01c208: line 5660 define FSMC_PMEM2_MEMHIZ2_2 ((uint32_t)0x04000000)
  01c237: line 5661 define FSMC_PMEM2_MEMHIZ2_3 ((uint32_t)0x08000000)
  01c266: line 5662 define FSMC_PMEM2_MEMHIZ2_4 ((uint32_t)0x10000000)
  01c295: line 5663 define FSMC_PMEM2_MEMHIZ2_5 ((uint32_t)0x20000000)
  01c2c4: line 5664 define FSMC_PMEM2_MEMHIZ2_6 ((uint32_t)0x40000000)
  01c2f3: line 5665 define FSMC_PMEM2_MEMHIZ2_7 ((uint32_t)0x80000000)
  01c322: line 5668 define FSMC_PMEM3_MEMSET3 ((uint32_t)0x000000FF)
  01c34f: line 5669 define FSMC_PMEM3_MEMSET3_0 ((uint32_t)0x00000001)
  01c37e: line 5670 define FSMC_PMEM3_MEMSET3_1 ((uint32_t)0x00000002)
  01c3ad: line 5671 define FSMC_PMEM3_MEMSET3_2 ((uint32_t)0x00000004)
  01c3dc: line 5672 define FSMC_PMEM3_MEMSET3_3 ((uint32_t)0x00000008)
  01c40b: line 5673 define FSMC_PMEM3_MEMSET3_4 ((uint32_t)0x00000010)
  01c43a: line 5674 define FSMC_PMEM3_MEMSET3_5 ((uint32_t)0x00000020)
  01c469: line 5675 define FSMC_PMEM3_MEMSET3_6 ((uint32_t)0x00000040)
  01c498: line 5676 define FSMC_PMEM3_MEMSET3_7 ((uint32_t)0x00000080)
  01c4c7: line 5678 define FSMC_PMEM3_MEMWAIT3 ((uint32_t)0x0000FF00)
  01c4f5: line 5679 define FSMC_PMEM3_MEMWAIT3_0 ((uint32_t)0x00000100)
  01c525: line 5680 define FSMC_PMEM3_MEMWAIT3_1 ((uint32_t)0x00000200)
  01c555: line 5681 define FSMC_PMEM3_MEMWAIT3_2 ((uint32_t)0x00000400)
  01c585: line 5682 define FSMC_PMEM3_MEMWAIT3_3 ((uint32_t)0x00000800)
  01c5b5: line 5683 define FSMC_PMEM3_MEMWAIT3_4 ((uint32_t)0x00001000)
  01c5e5: line 5684 define FSMC_PMEM3_MEMWAIT3_5 ((uint32_t)0x00002000)
  01c615: line 5685 define FSMC_PMEM3_MEMWAIT3_6 ((uint32_t)0x00004000)
  01c645: line 5686 define FSMC_PMEM3_MEMWAIT3_7 ((uint32_t)0x00008000)
  01c675: line 5688 define FSMC_PMEM3_MEMHOLD3 ((uint32_t)0x00FF0000)
  01c6a3: line 5689 define FSMC_PMEM3_MEMHOLD3_0 ((uint32_t)0x00010000)
  01c6d3: line 5690 define FSMC_PMEM3_MEMHOLD3_1 ((uint32_t)0x00020000)
  01c703: line 5691 define FSMC_PMEM3_MEMHOLD3_2 ((uint32_t)0x00040000)
  01c733: line 5692 define FSMC_PMEM3_MEMHOLD3_3 ((uint32_t)0x00080000)
  01c763: line 5693 define FSMC_PMEM3_MEMHOLD3_4 ((uint32_t)0x00100000)
  01c793: line 5694 define FSMC_PMEM3_MEMHOLD3_5 ((uint32_t)0x00200000)
  01c7c3: line 5695 define FSMC_PMEM3_MEMHOLD3_6 ((uint32_t)0x00400000)
  01c7f3: line 5696 define FSMC_PMEM3_MEMHOLD3_7 ((uint32_t)0x00800000)
  01c823: line 5698 define FSMC_PMEM3_MEMHIZ3 ((uint32_t)0xFF000000)
  01c850: line 5699 define FSMC_PMEM3_MEMHIZ3_0 ((uint32_t)0x01000000)
  01c87f: line 5700 define FSMC_PMEM3_MEMHIZ3_1 ((uint32_t)0x02000000)
  01c8ae: line 5701 define FSMC_PMEM3_MEMHIZ3_2 ((uint32_t)0x04000000)
  01c8dd: line 5702 define FSMC_PMEM3_MEMHIZ3_3 ((uint32_t)0x08000000)
  01c90c: line 5703 define FSMC_PMEM3_MEMHIZ3_4 ((uint32_t)0x10000000)
  01c93b: line 5704 define FSMC_PMEM3_MEMHIZ3_5 ((uint32_t)0x20000000)
  01c96a: line 5705 define FSMC_PMEM3_MEMHIZ3_6 ((uint32_t)0x40000000)
  01c999: line 5706 define FSMC_PMEM3_MEMHIZ3_7 ((uint32_t)0x80000000)
  01c9c8: line 5709 define FSMC_PMEM4_MEMSET4 ((uint32_t)0x000000FF)
  01c9f5: line 5710 define FSMC_PMEM4_MEMSET4_0 ((uint32_t)0x00000001)
  01ca24: line 5711 define FSMC_PMEM4_MEMSET4_1 ((uint32_t)0x00000002)
  01ca53: line 5712 define FSMC_PMEM4_MEMSET4_2 ((uint32_t)0x00000004)
  01ca82: line 5713 define FSMC_PMEM4_MEMSET4_3 ((uint32_t)0x00000008)
  01cab1: line 5714 define FSMC_PMEM4_MEMSET4_4 ((uint32_t)0x00000010)
  01cae0: line 5715 define FSMC_PMEM4_MEMSET4_5 ((uint32_t)0x00000020)
  01cb0f: line 5716 define FSMC_PMEM4_MEMSET4_6 ((uint32_t)0x00000040)
  01cb3e: line 5717 define FSMC_PMEM4_MEMSET4_7 ((uint32_t)0x00000080)
  01cb6d: line 5719 define FSMC_PMEM4_MEMWAIT4 ((uint32_t)0x0000FF00)
  01cb9b: line 5720 define FSMC_PMEM4_MEMWAIT4_0 ((uint32_t)0x00000100)
  01cbcb: line 5721 define FSMC_PMEM4_MEMWAIT4_1 ((uint32_t)0x00000200)
  01cbfb: line 5722 define FSMC_PMEM4_MEMWAIT4_2 ((uint32_t)0x00000400)
  01cc2b: line 5723 define FSMC_PMEM4_MEMWAIT4_3 ((uint32_t)0x00000800)
  01cc5b: line 5724 define FSMC_PMEM4_MEMWAIT4_4 ((uint32_t)0x00001000)
  01cc8b: line 5725 define FSMC_PMEM4_MEMWAIT4_5 ((uint32_t)0x00002000)
  01ccbb: line 5726 define FSMC_PMEM4_MEMWAIT4_6 ((uint32_t)0x00004000)
  01cceb: line 5727 define FSMC_PMEM4_MEMWAIT4_7 ((uint32_t)0x00008000)
  01cd1b: line 5729 define FSMC_PMEM4_MEMHOLD4 ((uint32_t)0x00FF0000)
  01cd49: line 5730 define FSMC_PMEM4_MEMHOLD4_0 ((uint32_t)0x00010000)
  01cd79: line 5731 define FSMC_PMEM4_MEMHOLD4_1 ((uint32_t)0x00020000)
  01cda9: line 5732 define FSMC_PMEM4_MEMHOLD4_2 ((uint32_t)0x00040000)
  01cdd9: line 5733 define FSMC_PMEM4_MEMHOLD4_3 ((uint32_t)0x00080000)
  01ce09: line 5734 define FSMC_PMEM4_MEMHOLD4_4 ((uint32_t)0x00100000)
  01ce39: line 5735 define FSMC_PMEM4_MEMHOLD4_5 ((uint32_t)0x00200000)
  01ce69: line 5736 define FSMC_PMEM4_MEMHOLD4_6 ((uint32_t)0x00400000)
  01ce99: line 5737 define FSMC_PMEM4_MEMHOLD4_7 ((uint32_t)0x00800000)
  01cec9: line 5739 define FSMC_PMEM4_MEMHIZ4 ((uint32_t)0xFF000000)
  01cef6: line 5740 define FSMC_PMEM4_MEMHIZ4_0 ((uint32_t)0x01000000)
  01cf25: line 5741 define FSMC_PMEM4_MEMHIZ4_1 ((uint32_t)0x02000000)
  01cf54: line 5742 define FSMC_PMEM4_MEMHIZ4_2 ((uint32_t)0x04000000)
  01cf83: line 5743 define FSMC_PMEM4_MEMHIZ4_3 ((uint32_t)0x08000000)
  01cfb2: line 5744 define FSMC_PMEM4_MEMHIZ4_4 ((uint32_t)0x10000000)
  01cfe1: line 5745 define FSMC_PMEM4_MEMHIZ4_5 ((uint32_t)0x20000000)
  01d010: line 5746 define FSMC_PMEM4_MEMHIZ4_6 ((uint32_t)0x40000000)
  01d03f: line 5747 define FSMC_PMEM4_MEMHIZ4_7 ((uint32_t)0x80000000)
  01d06e: line 5750 define FSMC_PATT2_ATTSET2 ((uint32_t)0x000000FF)
  01d09b: line 5751 define FSMC_PATT2_ATTSET2_0 ((uint32_t)0x00000001)
  01d0ca: line 5752 define FSMC_PATT2_ATTSET2_1 ((uint32_t)0x00000002)
  01d0f9: line 5753 define FSMC_PATT2_ATTSET2_2 ((uint32_t)0x00000004)
  01d128: line 5754 define FSMC_PATT2_ATTSET2_3 ((uint32_t)0x00000008)
  01d157: line 5755 define FSMC_PATT2_ATTSET2_4 ((uint32_t)0x00000010)
  01d186: line 5756 define FSMC_PATT2_ATTSET2_5 ((uint32_t)0x00000020)
  01d1b5: line 5757 define FSMC_PATT2_ATTSET2_6 ((uint32_t)0x00000040)
  01d1e4: line 5758 define FSMC_PATT2_ATTSET2_7 ((uint32_t)0x00000080)
  01d213: line 5760 define FSMC_PATT2_ATTWAIT2 ((uint32_t)0x0000FF00)
  01d241: line 5761 define FSMC_PATT2_ATTWAIT2_0 ((uint32_t)0x00000100)
  01d271: line 5762 define FSMC_PATT2_ATTWAIT2_1 ((uint32_t)0x00000200)
  01d2a1: line 5763 define FSMC_PATT2_ATTWAIT2_2 ((uint32_t)0x00000400)
  01d2d1: line 5764 define FSMC_PATT2_ATTWAIT2_3 ((uint32_t)0x00000800)
  01d301: line 5765 define FSMC_PATT2_ATTWAIT2_4 ((uint32_t)0x00001000)
  01d331: line 5766 define FSMC_PATT2_ATTWAIT2_5 ((uint32_t)0x00002000)
  01d361: line 5767 define FSMC_PATT2_ATTWAIT2_6 ((uint32_t)0x00004000)
  01d391: line 5768 define FSMC_PATT2_ATTWAIT2_7 ((uint32_t)0x00008000)
  01d3c1: line 5770 define FSMC_PATT2_ATTHOLD2 ((uint32_t)0x00FF0000)
  01d3ef: line 5771 define FSMC_PATT2_ATTHOLD2_0 ((uint32_t)0x00010000)
  01d41f: line 5772 define FSMC_PATT2_ATTHOLD2_1 ((uint32_t)0x00020000)
  01d44f: line 5773 define FSMC_PATT2_ATTHOLD2_2 ((uint32_t)0x00040000)
  01d47f: line 5774 define FSMC_PATT2_ATTHOLD2_3 ((uint32_t)0x00080000)
  01d4af: line 5775 define FSMC_PATT2_ATTHOLD2_4 ((uint32_t)0x00100000)
  01d4df: line 5776 define FSMC_PATT2_ATTHOLD2_5 ((uint32_t)0x00200000)
  01d50f: line 5777 define FSMC_PATT2_ATTHOLD2_6 ((uint32_t)0x00400000)
  01d53f: line 5778 define FSMC_PATT2_ATTHOLD2_7 ((uint32_t)0x00800000)
  01d56f: line 5780 define FSMC_PATT2_ATTHIZ2 ((uint32_t)0xFF000000)
  01d59c: line 5781 define FSMC_PATT2_ATTHIZ2_0 ((uint32_t)0x01000000)
  01d5cb: line 5782 define FSMC_PATT2_ATTHIZ2_1 ((uint32_t)0x02000000)
  01d5fa: line 5783 define FSMC_PATT2_ATTHIZ2_2 ((uint32_t)0x04000000)
  01d629: line 5784 define FSMC_PATT2_ATTHIZ2_3 ((uint32_t)0x08000000)
  01d658: line 5785 define FSMC_PATT2_ATTHIZ2_4 ((uint32_t)0x10000000)
  01d687: line 5786 define FSMC_PATT2_ATTHIZ2_5 ((uint32_t)0x20000000)
  01d6b6: line 5787 define FSMC_PATT2_ATTHIZ2_6 ((uint32_t)0x40000000)
  01d6e5: line 5788 define FSMC_PATT2_ATTHIZ2_7 ((uint32_t)0x80000000)
  01d714: line 5791 define FSMC_PATT3_ATTSET3 ((uint32_t)0x000000FF)
  01d741: line 5792 define FSMC_PATT3_ATTSET3_0 ((uint32_t)0x00000001)
  01d770: line 5793 define FSMC_PATT3_ATTSET3_1 ((uint32_t)0x00000002)
  01d79f: line 5794 define FSMC_PATT3_ATTSET3_2 ((uint32_t)0x00000004)
  01d7ce: line 5795 define FSMC_PATT3_ATTSET3_3 ((uint32_t)0x00000008)
  01d7fd: line 5796 define FSMC_PATT3_ATTSET3_4 ((uint32_t)0x00000010)
  01d82c: line 5797 define FSMC_PATT3_ATTSET3_5 ((uint32_t)0x00000020)
  01d85b: line 5798 define FSMC_PATT3_ATTSET3_6 ((uint32_t)0x00000040)
  01d88a: line 5799 define FSMC_PATT3_ATTSET3_7 ((uint32_t)0x00000080)
  01d8b9: line 5801 define FSMC_PATT3_ATTWAIT3 ((uint32_t)0x0000FF00)
  01d8e7: line 5802 define FSMC_PATT3_ATTWAIT3_0 ((uint32_t)0x00000100)
  01d917: line 5803 define FSMC_PATT3_ATTWAIT3_1 ((uint32_t)0x00000200)
  01d947: line 5804 define FSMC_PATT3_ATTWAIT3_2 ((uint32_t)0x00000400)
  01d977: line 5805 define FSMC_PATT3_ATTWAIT3_3 ((uint32_t)0x00000800)
  01d9a7: line 5806 define FSMC_PATT3_ATTWAIT3_4 ((uint32_t)0x00001000)
  01d9d7: line 5807 define FSMC_PATT3_ATTWAIT3_5 ((uint32_t)0x00002000)
  01da07: line 5808 define FSMC_PATT3_ATTWAIT3_6 ((uint32_t)0x00004000)
  01da37: line 5809 define FSMC_PATT3_ATTWAIT3_7 ((uint32_t)0x00008000)
  01da67: line 5811 define FSMC_PATT3_ATTHOLD3 ((uint32_t)0x00FF0000)
  01da95: line 5812 define FSMC_PATT3_ATTHOLD3_0 ((uint32_t)0x00010000)
  01dac5: line 5813 define FSMC_PATT3_ATTHOLD3_1 ((uint32_t)0x00020000)
  01daf5: line 5814 define FSMC_PATT3_ATTHOLD3_2 ((uint32_t)0x00040000)
  01db25: line 5815 define FSMC_PATT3_ATTHOLD3_3 ((uint32_t)0x00080000)
  01db55: line 5816 define FSMC_PATT3_ATTHOLD3_4 ((uint32_t)0x00100000)
  01db85: line 5817 define FSMC_PATT3_ATTHOLD3_5 ((uint32_t)0x00200000)
  01dbb5: line 5818 define FSMC_PATT3_ATTHOLD3_6 ((uint32_t)0x00400000)
  01dbe5: line 5819 define FSMC_PATT3_ATTHOLD3_7 ((uint32_t)0x00800000)
  01dc15: line 5821 define FSMC_PATT3_ATTHIZ3 ((uint32_t)0xFF000000)
  01dc42: line 5822 define FSMC_PATT3_ATTHIZ3_0 ((uint32_t)0x01000000)
  01dc71: line 5823 define FSMC_PATT3_ATTHIZ3_1 ((uint32_t)0x02000000)
  01dca0: line 5824 define FSMC_PATT3_ATTHIZ3_2 ((uint32_t)0x04000000)
  01dccf: line 5825 define FSMC_PATT3_ATTHIZ3_3 ((uint32_t)0x08000000)
  01dcfe: line 5826 define FSMC_PATT3_ATTHIZ3_4 ((uint32_t)0x10000000)
  01dd2d: line 5827 define FSMC_PATT3_ATTHIZ3_5 ((uint32_t)0x20000000)
  01dd5c: line 5828 define FSMC_PATT3_ATTHIZ3_6 ((uint32_t)0x40000000)
  01dd8b: line 5829 define FSMC_PATT3_ATTHIZ3_7 ((uint32_t)0x80000000)
  01ddba: line 5832 define FSMC_PATT4_ATTSET4 ((uint32_t)0x000000FF)
  01dde7: line 5833 define FSMC_PATT4_ATTSET4_0 ((uint32_t)0x00000001)
  01de16: line 5834 define FSMC_PATT4_ATTSET4_1 ((uint32_t)0x00000002)
  01de45: line 5835 define FSMC_PATT4_ATTSET4_2 ((uint32_t)0x00000004)
  01de74: line 5836 define FSMC_PATT4_ATTSET4_3 ((uint32_t)0x00000008)
  01dea3: line 5837 define FSMC_PATT4_ATTSET4_4 ((uint32_t)0x00000010)
  01ded2: line 5838 define FSMC_PATT4_ATTSET4_5 ((uint32_t)0x00000020)
  01df01: line 5839 define FSMC_PATT4_ATTSET4_6 ((uint32_t)0x00000040)
  01df30: line 5840 define FSMC_PATT4_ATTSET4_7 ((uint32_t)0x00000080)
  01df5f: line 5842 define FSMC_PATT4_ATTWAIT4 ((uint32_t)0x0000FF00)
  01df8d: line 5843 define FSMC_PATT4_ATTWAIT4_0 ((uint32_t)0x00000100)
  01dfbd: line 5844 define FSMC_PATT4_ATTWAIT4_1 ((uint32_t)0x00000200)
  01dfed: line 5845 define FSMC_PATT4_ATTWAIT4_2 ((uint32_t)0x00000400)
  01e01d: line 5846 define FSMC_PATT4_ATTWAIT4_3 ((uint32_t)0x00000800)
  01e04d: line 5847 define FSMC_PATT4_ATTWAIT4_4 ((uint32_t)0x00001000)
  01e07d: line 5848 define FSMC_PATT4_ATTWAIT4_5 ((uint32_t)0x00002000)
  01e0ad: line 5849 define FSMC_PATT4_ATTWAIT4_6 ((uint32_t)0x00004000)
  01e0dd: line 5850 define FSMC_PATT4_ATTWAIT4_7 ((uint32_t)0x00008000)
  01e10d: line 5852 define FSMC_PATT4_ATTHOLD4 ((uint32_t)0x00FF0000)
  01e13b: line 5853 define FSMC_PATT4_ATTHOLD4_0 ((uint32_t)0x00010000)
  01e16b: line 5854 define FSMC_PATT4_ATTHOLD4_1 ((uint32_t)0x00020000)
  01e19b: line 5855 define FSMC_PATT4_ATTHOLD4_2 ((uint32_t)0x00040000)
  01e1cb: line 5856 define FSMC_PATT4_ATTHOLD4_3 ((uint32_t)0x00080000)
  01e1fb: line 5857 define FSMC_PATT4_ATTHOLD4_4 ((uint32_t)0x00100000)
  01e22b: line 5858 define FSMC_PATT4_ATTHOLD4_5 ((uint32_t)0x00200000)
  01e25b: line 5859 define FSMC_PATT4_ATTHOLD4_6 ((uint32_t)0x00400000)
  01e28b: line 5860 define FSMC_PATT4_ATTHOLD4_7 ((uint32_t)0x00800000)
  01e2bb: line 5862 define FSMC_PATT4_ATTHIZ4 ((uint32_t)0xFF000000)
  01e2e8: line 5863 define FSMC_PATT4_ATTHIZ4_0 ((uint32_t)0x01000000)
  01e317: line 5864 define FSMC_PATT4_ATTHIZ4_1 ((uint32_t)0x02000000)
  01e346: line 5865 define FSMC_PATT4_ATTHIZ4_2 ((uint32_t)0x04000000)
  01e375: line 5866 define FSMC_PATT4_ATTHIZ4_3 ((uint32_t)0x08000000)
  01e3a4: line 5867 define FSMC_PATT4_ATTHIZ4_4 ((uint32_t)0x10000000)
  01e3d3: line 5868 define FSMC_PATT4_ATTHIZ4_5 ((uint32_t)0x20000000)
  01e402: line 5869 define FSMC_PATT4_ATTHIZ4_6 ((uint32_t)0x40000000)
  01e431: line 5870 define FSMC_PATT4_ATTHIZ4_7 ((uint32_t)0x80000000)
  01e460: line 5873 define FSMC_PIO4_IOSET4 ((uint32_t)0x000000FF)
  01e48b: line 5874 define FSMC_PIO4_IOSET4_0 ((uint32_t)0x00000001)
  01e4b8: line 5875 define FSMC_PIO4_IOSET4_1 ((uint32_t)0x00000002)
  01e4e5: line 5876 define FSMC_PIO4_IOSET4_2 ((uint32_t)0x00000004)
  01e512: line 5877 define FSMC_PIO4_IOSET4_3 ((uint32_t)0x00000008)
  01e53f: line 5878 define FSMC_PIO4_IOSET4_4 ((uint32_t)0x00000010)
  01e56c: line 5879 define FSMC_PIO4_IOSET4_5 ((uint32_t)0x00000020)
  01e599: line 5880 define FSMC_PIO4_IOSET4_6 ((uint32_t)0x00000040)
  01e5c6: line 5881 define FSMC_PIO4_IOSET4_7 ((uint32_t)0x00000080)
  01e5f3: line 5883 define FSMC_PIO4_IOWAIT4 ((uint32_t)0x0000FF00)
  01e61f: line 5884 define FSMC_PIO4_IOWAIT4_0 ((uint32_t)0x00000100)
  01e64d: line 5885 define FSMC_PIO4_IOWAIT4_1 ((uint32_t)0x00000200)
  01e67b: line 5886 define FSMC_PIO4_IOWAIT4_2 ((uint32_t)0x00000400)
  01e6a9: line 5887 define FSMC_PIO4_IOWAIT4_3 ((uint32_t)0x00000800)
  01e6d7: line 5888 define FSMC_PIO4_IOWAIT4_4 ((uint32_t)0x00001000)
  01e705: line 5889 define FSMC_PIO4_IOWAIT4_5 ((uint32_t)0x00002000)
  01e733: line 5890 define FSMC_PIO4_IOWAIT4_6 ((uint32_t)0x00004000)
  01e761: line 5891 define FSMC_PIO4_IOWAIT4_7 ((uint32_t)0x00008000)
  01e78f: line 5893 define FSMC_PIO4_IOHOLD4 ((uint32_t)0x00FF0000)
  01e7bb: line 5894 define FSMC_PIO4_IOHOLD4_0 ((uint32_t)0x00010000)
  01e7e9: line 5895 define FSMC_PIO4_IOHOLD4_1 ((uint32_t)0x00020000)
  01e817: line 5896 define FSMC_PIO4_IOHOLD4_2 ((uint32_t)0x00040000)
  01e845: line 5897 define FSMC_PIO4_IOHOLD4_3 ((uint32_t)0x00080000)
  01e873: line 5898 define FSMC_PIO4_IOHOLD4_4 ((uint32_t)0x00100000)
  01e8a1: line 5899 define FSMC_PIO4_IOHOLD4_5 ((uint32_t)0x00200000)
  01e8cf: line 5900 define FSMC_PIO4_IOHOLD4_6 ((uint32_t)0x00400000)
  01e8fd: line 5901 define FSMC_PIO4_IOHOLD4_7 ((uint32_t)0x00800000)
  01e92b: line 5903 define FSMC_PIO4_IOHIZ4 ((uint32_t)0xFF000000)
  01e956: line 5904 define FSMC_PIO4_IOHIZ4_0 ((uint32_t)0x01000000)
  01e983: line 5905 define FSMC_PIO4_IOHIZ4_1 ((uint32_t)0x02000000)
  01e9b0: line 5906 define FSMC_PIO4_IOHIZ4_2 ((uint32_t)0x04000000)
  01e9dd: line 5907 define FSMC_PIO4_IOHIZ4_3 ((uint32_t)0x08000000)
  01ea0a: line 5908 define FSMC_PIO4_IOHIZ4_4 ((uint32_t)0x10000000)
  01ea37: line 5909 define FSMC_PIO4_IOHIZ4_5 ((uint32_t)0x20000000)
  01ea64: line 5910 define FSMC_PIO4_IOHIZ4_6 ((uint32_t)0x40000000)
  01ea91: line 5911 define FSMC_PIO4_IOHIZ4_7 ((uint32_t)0x80000000)
  01eabe: line 5914 define FSMC_ECCR2_ECC2 ((uint32_t)0xFFFFFFFF)
  01eae8: line 5917 define FSMC_ECCR3_ECC3 ((uint32_t)0xFFFFFFFF)
  01eb12: line 6921 define GPIO_MODER_MODER0 ((uint32_t)0x00000003)
  01eb3e: line 6922 define GPIO_MODER_MODER0_0 ((uint32_t)0x00000001)
  01eb6c: line 6923 define GPIO_MODER_MODER0_1 ((uint32_t)0x00000002)
  01eb9a: line 6925 define GPIO_MODER_MODER1 ((uint32_t)0x0000000C)
  01ebc6: line 6926 define GPIO_MODER_MODER1_0 ((uint32_t)0x00000004)
  01ebf4: line 6927 define GPIO_MODER_MODER1_1 ((uint32_t)0x00000008)
  01ec22: line 6929 define GPIO_MODER_MODER2 ((uint32_t)0x00000030)
  01ec4e: line 6930 define GPIO_MODER_MODER2_0 ((uint32_t)0x00000010)
  01ec7c: line 6931 define GPIO_MODER_MODER2_1 ((uint32_t)0x00000020)
  01ecaa: line 6933 define GPIO_MODER_MODER3 ((uint32_t)0x000000C0)
  01ecd6: line 6934 define GPIO_MODER_MODER3_0 ((uint32_t)0x00000040)
  01ed04: line 6935 define GPIO_MODER_MODER3_1 ((uint32_t)0x00000080)
  01ed32: line 6937 define GPIO_MODER_MODER4 ((uint32_t)0x00000300)
  01ed5e: line 6938 define GPIO_MODER_MODER4_0 ((uint32_t)0x00000100)
  01ed8c: line 6939 define GPIO_MODER_MODER4_1 ((uint32_t)0x00000200)
  01edba: line 6941 define GPIO_MODER_MODER5 ((uint32_t)0x00000C00)
  01ede6: line 6942 define GPIO_MODER_MODER5_0 ((uint32_t)0x00000400)
  01ee14: line 6943 define GPIO_MODER_MODER5_1 ((uint32_t)0x00000800)
  01ee42: line 6945 define GPIO_MODER_MODER6 ((uint32_t)0x00003000)
  01ee6e: line 6946 define GPIO_MODER_MODER6_0 ((uint32_t)0x00001000)
  01ee9c: line 6947 define GPIO_MODER_MODER6_1 ((uint32_t)0x00002000)
  01eeca: line 6949 define GPIO_MODER_MODER7 ((uint32_t)0x0000C000)
  01eef6: line 6950 define GPIO_MODER_MODER7_0 ((uint32_t)0x00004000)
  01ef24: line 6951 define GPIO_MODER_MODER7_1 ((uint32_t)0x00008000)
  01ef52: line 6953 define GPIO_MODER_MODER8 ((uint32_t)0x00030000)
  01ef7e: line 6954 define GPIO_MODER_MODER8_0 ((uint32_t)0x00010000)
  01efac: line 6955 define GPIO_MODER_MODER8_1 ((uint32_t)0x00020000)
  01efda: line 6957 define GPIO_MODER_MODER9 ((uint32_t)0x000C0000)
  01f006: line 6958 define GPIO_MODER_MODER9_0 ((uint32_t)0x00040000)
  01f034: line 6959 define GPIO_MODER_MODER9_1 ((uint32_t)0x00080000)
  01f062: line 6961 define GPIO_MODER_MODER10 ((uint32_t)0x00300000)
  01f08f: line 6962 define GPIO_MODER_MODER10_0 ((uint32_t)0x00100000)
  01f0be: line 6963 define GPIO_MODER_MODER10_1 ((uint32_t)0x00200000)
  01f0ed: line 6965 define GPIO_MODER_MODER11 ((uint32_t)0x00C00000)
  01f11a: line 6966 define GPIO_MODER_MODER11_0 ((uint32_t)0x00400000)
  01f149: line 6967 define GPIO_MODER_MODER11_1 ((uint32_t)0x00800000)
  01f178: line 6969 define GPIO_MODER_MODER12 ((uint32_t)0x03000000)
  01f1a5: line 6970 define GPIO_MODER_MODER12_0 ((uint32_t)0x01000000)
  01f1d4: line 6971 define GPIO_MODER_MODER12_1 ((uint32_t)0x02000000)
  01f203: line 6973 define GPIO_MODER_MODER13 ((uint32_t)0x0C000000)
  01f230: line 6974 define GPIO_MODER_MODER13_0 ((uint32_t)0x04000000)
  01f25f: line 6975 define GPIO_MODER_MODER13_1 ((uint32_t)0x08000000)
  01f28e: line 6977 define GPIO_MODER_MODER14 ((uint32_t)0x30000000)
  01f2bb: line 6978 define GPIO_MODER_MODER14_0 ((uint32_t)0x10000000)
  01f2ea: line 6979 define GPIO_MODER_MODER14_1 ((uint32_t)0x20000000)
  01f319: line 6981 define GPIO_MODER_MODER15 ((uint32_t)0xC0000000)
  01f346: line 6982 define GPIO_MODER_MODER15_0 ((uint32_t)0x40000000)
  01f375: line 6983 define GPIO_MODER_MODER15_1 ((uint32_t)0x80000000)
  01f3a4: line 6986 define GPIO_OTYPER_OT_0 ((uint32_t)0x00000001)
  01f3cf: line 6987 define GPIO_OTYPER_OT_1 ((uint32_t)0x00000002)
  01f3fa: line 6988 define GPIO_OTYPER_OT_2 ((uint32_t)0x00000004)
  01f425: line 6989 define GPIO_OTYPER_OT_3 ((uint32_t)0x00000008)
  01f450: line 6990 define GPIO_OTYPER_OT_4 ((uint32_t)0x00000010)
  01f47b: line 6991 define GPIO_OTYPER_OT_5 ((uint32_t)0x00000020)
  01f4a6: line 6992 define GPIO_OTYPER_OT_6 ((uint32_t)0x00000040)
  01f4d1: line 6993 define GPIO_OTYPER_OT_7 ((uint32_t)0x00000080)
  01f4fc: line 6994 define GPIO_OTYPER_OT_8 ((uint32_t)0x00000100)
  01f527: line 6995 define GPIO_OTYPER_OT_9 ((uint32_t)0x00000200)
  01f552: line 6996 define GPIO_OTYPER_OT_10 ((uint32_t)0x00000400)
  01f57e: line 6997 define GPIO_OTYPER_OT_11 ((uint32_t)0x00000800)
  01f5aa: line 6998 define GPIO_OTYPER_OT_12 ((uint32_t)0x00001000)
  01f5d6: line 6999 define GPIO_OTYPER_OT_13 ((uint32_t)0x00002000)
  01f602: line 7000 define GPIO_OTYPER_OT_14 ((uint32_t)0x00004000)
  01f62e: line 7001 define GPIO_OTYPER_OT_15 ((uint32_t)0x00008000)
  01f65a: line 7004 define GPIO_OSPEEDER_OSPEEDR0 ((uint32_t)0x00000003)
  01f68b: line 7005 define GPIO_OSPEEDER_OSPEEDR0_0 ((uint32_t)0x00000001)
  01f6be: line 7006 define GPIO_OSPEEDER_OSPEEDR0_1 ((uint32_t)0x00000002)
  01f6f1: line 7008 define GPIO_OSPEEDER_OSPEEDR1 ((uint32_t)0x0000000C)
  01f722: line 7009 define GPIO_OSPEEDER_OSPEEDR1_0 ((uint32_t)0x00000004)
  01f755: line 7010 define GPIO_OSPEEDER_OSPEEDR1_1 ((uint32_t)0x00000008)
  01f788: line 7012 define GPIO_OSPEEDER_OSPEEDR2 ((uint32_t)0x00000030)
  01f7b9: line 7013 define GPIO_OSPEEDER_OSPEEDR2_0 ((uint32_t)0x00000010)
  01f7ec: line 7014 define GPIO_OSPEEDER_OSPEEDR2_1 ((uint32_t)0x00000020)
  01f81f: line 7016 define GPIO_OSPEEDER_OSPEEDR3 ((uint32_t)0x000000C0)
  01f850: line 7017 define GPIO_OSPEEDER_OSPEEDR3_0 ((uint32_t)0x00000040)
  01f883: line 7018 define GPIO_OSPEEDER_OSPEEDR3_1 ((uint32_t)0x00000080)
  01f8b6: line 7020 define GPIO_OSPEEDER_OSPEEDR4 ((uint32_t)0x00000300)
  01f8e7: line 7021 define GPIO_OSPEEDER_OSPEEDR4_0 ((uint32_t)0x00000100)
  01f91a: line 7022 define GPIO_OSPEEDER_OSPEEDR4_1 ((uint32_t)0x00000200)
  01f94d: line 7024 define GPIO_OSPEEDER_OSPEEDR5 ((uint32_t)0x00000C00)
  01f97e: line 7025 define GPIO_OSPEEDER_OSPEEDR5_0 ((uint32_t)0x00000400)
  01f9b1: line 7026 define GPIO_OSPEEDER_OSPEEDR5_1 ((uint32_t)0x00000800)
  01f9e4: line 7028 define GPIO_OSPEEDER_OSPEEDR6 ((uint32_t)0x00003000)
  01fa15: line 7029 define GPIO_OSPEEDER_OSPEEDR6_0 ((uint32_t)0x00001000)
  01fa48: line 7030 define GPIO_OSPEEDER_OSPEEDR6_1 ((uint32_t)0x00002000)
  01fa7b: line 7032 define GPIO_OSPEEDER_OSPEEDR7 ((uint32_t)0x0000C000)
  01faac: line 7033 define GPIO_OSPEEDER_OSPEEDR7_0 ((uint32_t)0x00004000)
  01fadf: line 7034 define GPIO_OSPEEDER_OSPEEDR7_1 ((uint32_t)0x00008000)
  01fb12: line 7036 define GPIO_OSPEEDER_OSPEEDR8 ((uint32_t)0x00030000)
  01fb43: line 7037 define GPIO_OSPEEDER_OSPEEDR8_0 ((uint32_t)0x00010000)
  01fb76: line 7038 define GPIO_OSPEEDER_OSPEEDR8_1 ((uint32_t)0x00020000)
  01fba9: line 7040 define GPIO_OSPEEDER_OSPEEDR9 ((uint32_t)0x000C0000)
  01fbda: line 7041 define GPIO_OSPEEDER_OSPEEDR9_0 ((uint32_t)0x00040000)
  01fc0d: line 7042 define GPIO_OSPEEDER_OSPEEDR9_1 ((uint32_t)0x00080000)
  01fc40: line 7044 define GPIO_OSPEEDER_OSPEEDR10 ((uint32_t)0x00300000)
  01fc72: line 7045 define GPIO_OSPEEDER_OSPEEDR10_0 ((uint32_t)0x00100000)
  01fca6: line 7046 define GPIO_OSPEEDER_OSPEEDR10_1 ((uint32_t)0x00200000)
  01fcda: line 7048 define GPIO_OSPEEDER_OSPEEDR11 ((uint32_t)0x00C00000)
  01fd0c: line 7049 define GPIO_OSPEEDER_OSPEEDR11_0 ((uint32_t)0x00400000)
  01fd40: line 7050 define GPIO_OSPEEDER_OSPEEDR11_1 ((uint32_t)0x00800000)
  01fd74: line 7052 define GPIO_OSPEEDER_OSPEEDR12 ((uint32_t)0x03000000)
  01fda6: line 7053 define GPIO_OSPEEDER_OSPEEDR12_0 ((uint32_t)0x01000000)
  01fdda: line 7054 define GPIO_OSPEEDER_OSPEEDR12_1 ((uint32_t)0x02000000)
  01fe0e: line 7056 define GPIO_OSPEEDER_OSPEEDR13 ((uint32_t)0x0C000000)
  01fe40: line 7057 define GPIO_OSPEEDER_OSPEEDR13_0 ((uint32_t)0x04000000)
  01fe74: line 7058 define GPIO_OSPEEDER_OSPEEDR13_1 ((uint32_t)0x08000000)
  01fea8: line 7060 define GPIO_OSPEEDER_OSPEEDR14 ((uint32_t)0x30000000)
  01feda: line 7061 define GPIO_OSPEEDER_OSPEEDR14_0 ((uint32_t)0x10000000)
  01ff0e: line 7062 define GPIO_OSPEEDER_OSPEEDR14_1 ((uint32_t)0x20000000)
  01ff42: line 7064 define GPIO_OSPEEDER_OSPEEDR15 ((uint32_t)0xC0000000)
  01ff74: line 7065 define GPIO_OSPEEDER_OSPEEDR15_0 ((uint32_t)0x40000000)
  01ffa8: line 7066 define GPIO_OSPEEDER_OSPEEDR15_1 ((uint32_t)0x80000000)
  01ffdc: line 7069 define GPIO_PUPDR_PUPDR0 ((uint32_t)0x00000003)
  020008: line 7070 define GPIO_PUPDR_PUPDR0_0 ((uint32_t)0x00000001)
  020036: line 7071 define GPIO_PUPDR_PUPDR0_1 ((uint32_t)0x00000002)
  020064: line 7073 define GPIO_PUPDR_PUPDR1 ((uint32_t)0x0000000C)
  020090: line 7074 define GPIO_PUPDR_PUPDR1_0 ((uint32_t)0x00000004)
  0200be: line 7075 define GPIO_PUPDR_PUPDR1_1 ((uint32_t)0x00000008)
  0200ec: line 7077 define GPIO_PUPDR_PUPDR2 ((uint32_t)0x00000030)
  020118: line 7078 define GPIO_PUPDR_PUPDR2_0 ((uint32_t)0x00000010)
  020146: line 7079 define GPIO_PUPDR_PUPDR2_1 ((uint32_t)0x00000020)
  020174: line 7081 define GPIO_PUPDR_PUPDR3 ((uint32_t)0x000000C0)
  0201a0: line 7082 define GPIO_PUPDR_PUPDR3_0 ((uint32_t)0x00000040)
  0201ce: line 7083 define GPIO_PUPDR_PUPDR3_1 ((uint32_t)0x00000080)
  0201fc: line 7085 define GPIO_PUPDR_PUPDR4 ((uint32_t)0x00000300)
  020228: line 7086 define GPIO_PUPDR_PUPDR4_0 ((uint32_t)0x00000100)
  020256: line 7087 define GPIO_PUPDR_PUPDR4_1 ((uint32_t)0x00000200)
  020284: line 7089 define GPIO_PUPDR_PUPDR5 ((uint32_t)0x00000C00)
  0202b0: line 7090 define GPIO_PUPDR_PUPDR5_0 ((uint32_t)0x00000400)
  0202de: line 7091 define GPIO_PUPDR_PUPDR5_1 ((uint32_t)0x00000800)
  02030c: line 7093 define GPIO_PUPDR_PUPDR6 ((uint32_t)0x00003000)
  020338: line 7094 define GPIO_PUPDR_PUPDR6_0 ((uint32_t)0x00001000)
  020366: line 7095 define GPIO_PUPDR_PUPDR6_1 ((uint32_t)0x00002000)
  020394: line 7097 define GPIO_PUPDR_PUPDR7 ((uint32_t)0x0000C000)
  0203c0: line 7098 define GPIO_PUPDR_PUPDR7_0 ((uint32_t)0x00004000)
  0203ee: line 7099 define GPIO_PUPDR_PUPDR7_1 ((uint32_t)0x00008000)
  02041c: line 7101 define GPIO_PUPDR_PUPDR8 ((uint32_t)0x00030000)
  020448: line 7102 define GPIO_PUPDR_PUPDR8_0 ((uint32_t)0x00010000)
  020476: line 7103 define GPIO_PUPDR_PUPDR8_1 ((uint32_t)0x00020000)
  0204a4: line 7105 define GPIO_PUPDR_PUPDR9 ((uint32_t)0x000C0000)
  0204d0: line 7106 define GPIO_PUPDR_PUPDR9_0 ((uint32_t)0x00040000)
  0204fe: line 7107 define GPIO_PUPDR_PUPDR9_1 ((uint32_t)0x00080000)
  02052c: line 7109 define GPIO_PUPDR_PUPDR10 ((uint32_t)0x00300000)
  020559: line 7110 define GPIO_PUPDR_PUPDR10_0 ((uint32_t)0x00100000)
  020588: line 7111 define GPIO_PUPDR_PUPDR10_1 ((uint32_t)0x00200000)
  0205b7: line 7113 define GPIO_PUPDR_PUPDR11 ((uint32_t)0x00C00000)
  0205e4: line 7114 define GPIO_PUPDR_PUPDR11_0 ((uint32_t)0x00400000)
  020613: line 7115 define GPIO_PUPDR_PUPDR11_1 ((uint32_t)0x00800000)
  020642: line 7117 define GPIO_PUPDR_PUPDR12 ((uint32_t)0x03000000)
  02066f: line 7118 define GPIO_PUPDR_PUPDR12_0 ((uint32_t)0x01000000)
  02069e: line 7119 define GPIO_PUPDR_PUPDR12_1 ((uint32_t)0x02000000)
  0206cd: line 7121 define GPIO_PUPDR_PUPDR13 ((uint32_t)0x0C000000)
  0206fa: line 7122 define GPIO_PUPDR_PUPDR13_0 ((uint32_t)0x04000000)
  020729: line 7123 define GPIO_PUPDR_PUPDR13_1 ((uint32_t)0x08000000)
  020758: line 7125 define GPIO_PUPDR_PUPDR14 ((uint32_t)0x30000000)
  020785: line 7126 define GPIO_PUPDR_PUPDR14_0 ((uint32_t)0x10000000)
  0207b4: line 7127 define GPIO_PUPDR_PUPDR14_1 ((uint32_t)0x20000000)
  0207e3: line 7129 define GPIO_PUPDR_PUPDR15 ((uint32_t)0xC0000000)
  020810: line 7130 define GPIO_PUPDR_PUPDR15_0 ((uint32_t)0x40000000)
  02083f: line 7131 define GPIO_PUPDR_PUPDR15_1 ((uint32_t)0x80000000)
  02086e: line 7134 define GPIO_IDR_IDR_0 ((uint32_t)0x00000001)
  020897: line 7135 define GPIO_IDR_IDR_1 ((uint32_t)0x00000002)
  0208c0: line 7136 define GPIO_IDR_IDR_2 ((uint32_t)0x00000004)
  0208e9: line 7137 define GPIO_IDR_IDR_3 ((uint32_t)0x00000008)
  020912: line 7138 define GPIO_IDR_IDR_4 ((uint32_t)0x00000010)
  02093b: line 7139 define GPIO_IDR_IDR_5 ((uint32_t)0x00000020)
  020964: line 7140 define GPIO_IDR_IDR_6 ((uint32_t)0x00000040)
  02098d: line 7141 define GPIO_IDR_IDR_7 ((uint32_t)0x00000080)
  0209b6: line 7142 define GPIO_IDR_IDR_8 ((uint32_t)0x00000100)
  0209df: line 7143 define GPIO_IDR_IDR_9 ((uint32_t)0x00000200)
  020a08: line 7144 define GPIO_IDR_IDR_10 ((uint32_t)0x00000400)
  020a32: line 7145 define GPIO_IDR_IDR_11 ((uint32_t)0x00000800)
  020a5c: line 7146 define GPIO_IDR_IDR_12 ((uint32_t)0x00001000)
  020a86: line 7147 define GPIO_IDR_IDR_13 ((uint32_t)0x00002000)
  020ab0: line 7148 define GPIO_IDR_IDR_14 ((uint32_t)0x00004000)
  020ada: line 7149 define GPIO_IDR_IDR_15 ((uint32_t)0x00008000)
  020b04: line 7151 define GPIO_OTYPER_IDR_0 GPIO_IDR_IDR_0
  020b28: line 7152 define GPIO_OTYPER_IDR_1 GPIO_IDR_IDR_1
  020b4c: line 7153 define GPIO_OTYPER_IDR_2 GPIO_IDR_IDR_2
  020b70: line 7154 define GPIO_OTYPER_IDR_3 GPIO_IDR_IDR_3
  020b94: line 7155 define GPIO_OTYPER_IDR_4 GPIO_IDR_IDR_4
  020bb8: line 7156 define GPIO_OTYPER_IDR_5 GPIO_IDR_IDR_5
  020bdc: line 7157 define GPIO_OTYPER_IDR_6 GPIO_IDR_IDR_6
  020c00: line 7158 define GPIO_OTYPER_IDR_7 GPIO_IDR_IDR_7
  020c24: line 7159 define GPIO_OTYPER_IDR_8 GPIO_IDR_IDR_8
  020c48: line 7160 define GPIO_OTYPER_IDR_9 GPIO_IDR_IDR_9
  020c6c: line 7161 define GPIO_OTYPER_IDR_10 GPIO_IDR_IDR_10
  020c92: line 7162 define GPIO_OTYPER_IDR_11 GPIO_IDR_IDR_11
  020cb8: line 7163 define GPIO_OTYPER_IDR_12 GPIO_IDR_IDR_12
  020cde: line 7164 define GPIO_OTYPER_IDR_13 GPIO_IDR_IDR_13
  020d04: line 7165 define GPIO_OTYPER_IDR_14 GPIO_IDR_IDR_14
  020d2a: line 7166 define GPIO_OTYPER_IDR_15 GPIO_IDR_IDR_15
  020d50: line 7169 define GPIO_ODR_ODR_0 ((uint32_t)0x00000001)
  020d79: line 7170 define GPIO_ODR_ODR_1 ((uint32_t)0x00000002)
  020da2: line 7171 define GPIO_ODR_ODR_2 ((uint32_t)0x00000004)
  020dcb: line 7172 define GPIO_ODR_ODR_3 ((uint32_t)0x00000008)
  020df4: line 7173 define GPIO_ODR_ODR_4 ((uint32_t)0x00000010)
  020e1d: line 7174 define GPIO_ODR_ODR_5 ((uint32_t)0x00000020)
  020e46: line 7175 define GPIO_ODR_ODR_6 ((uint32_t)0x00000040)
  020e6f: line 7176 define GPIO_ODR_ODR_7 ((uint32_t)0x00000080)
  020e98: line 7177 define GPIO_ODR_ODR_8 ((uint32_t)0x00000100)
  020ec1: line 7178 define GPIO_ODR_ODR_9 ((uint32_t)0x00000200)
  020eea: line 7179 define GPIO_ODR_ODR_10 ((uint32_t)0x00000400)
  020f14: line 7180 define GPIO_ODR_ODR_11 ((uint32_t)0x00000800)
  020f3e: line 7181 define GPIO_ODR_ODR_12 ((uint32_t)0x00001000)
  020f68: line 7182 define GPIO_ODR_ODR_13 ((uint32_t)0x00002000)
  020f92: line 7183 define GPIO_ODR_ODR_14 ((uint32_t)0x00004000)
  020fbc: line 7184 define GPIO_ODR_ODR_15 ((uint32_t)0x00008000)
  020fe6: line 7186 define GPIO_OTYPER_ODR_0 GPIO_ODR_ODR_0
  02100a: line 7187 define GPIO_OTYPER_ODR_1 GPIO_ODR_ODR_1
  02102e: line 7188 define GPIO_OTYPER_ODR_2 GPIO_ODR_ODR_2
  021052: line 7189 define GPIO_OTYPER_ODR_3 GPIO_ODR_ODR_3
  021076: line 7190 define GPIO_OTYPER_ODR_4 GPIO_ODR_ODR_4
  02109a: line 7191 define GPIO_OTYPER_ODR_5 GPIO_ODR_ODR_5
  0210be: line 7192 define GPIO_OTYPER_ODR_6 GPIO_ODR_ODR_6
  0210e2: line 7193 define GPIO_OTYPER_ODR_7 GPIO_ODR_ODR_7
  021106: line 7194 define GPIO_OTYPER_ODR_8 GPIO_ODR_ODR_8
  02112a: line 7195 define GPIO_OTYPER_ODR_9 GPIO_ODR_ODR_9
  02114e: line 7196 define GPIO_OTYPER_ODR_10 GPIO_ODR_ODR_10
  021174: line 7197 define GPIO_OTYPER_ODR_11 GPIO_ODR_ODR_11
  02119a: line 7198 define GPIO_OTYPER_ODR_12 GPIO_ODR_ODR_12
  0211c0: line 7199 define GPIO_OTYPER_ODR_13 GPIO_ODR_ODR_13
  0211e6: line 7200 define GPIO_OTYPER_ODR_14 GPIO_ODR_ODR_14
  02120c: line 7201 define GPIO_OTYPER_ODR_15 GPIO_ODR_ODR_15
  021232: line 7204 define GPIO_BSRR_BS_0 ((uint32_t)0x00000001)
  02125b: line 7205 define GPIO_BSRR_BS_1 ((uint32_t)0x00000002)
  021284: line 7206 define GPIO_BSRR_BS_2 ((uint32_t)0x00000004)
  0212ad: line 7207 define GPIO_BSRR_BS_3 ((uint32_t)0x00000008)
  0212d6: line 7208 define GPIO_BSRR_BS_4 ((uint32_t)0x00000010)
  0212ff: line 7209 define GPIO_BSRR_BS_5 ((uint32_t)0x00000020)
  021328: line 7210 define GPIO_BSRR_BS_6 ((uint32_t)0x00000040)
  021351: line 7211 define GPIO_BSRR_BS_7 ((uint32_t)0x00000080)
  02137a: line 7212 define GPIO_BSRR_BS_8 ((uint32_t)0x00000100)
  0213a3: line 7213 define GPIO_BSRR_BS_9 ((uint32_t)0x00000200)
  0213cc: line 7214 define GPIO_BSRR_BS_10 ((uint32_t)0x00000400)
  0213f6: line 7215 define GPIO_BSRR_BS_11 ((uint32_t)0x00000800)
  021420: line 7216 define GPIO_BSRR_BS_12 ((uint32_t)0x00001000)
  02144a: line 7217 define GPIO_BSRR_BS_13 ((uint32_t)0x00002000)
  021474: line 7218 define GPIO_BSRR_BS_14 ((uint32_t)0x00004000)
  02149e: line 7219 define GPIO_BSRR_BS_15 ((uint32_t)0x00008000)
  0214c8: line 7220 define GPIO_BSRR_BR_0 ((uint32_t)0x00010000)
  0214f1: line 7221 define GPIO_BSRR_BR_1 ((uint32_t)0x00020000)
  02151a: line 7222 define GPIO_BSRR_BR_2 ((uint32_t)0x00040000)
  021543: line 7223 define GPIO_BSRR_BR_3 ((uint32_t)0x00080000)
  02156c: line 7224 define GPIO_BSRR_BR_4 ((uint32_t)0x00100000)
  021595: line 7225 define GPIO_BSRR_BR_5 ((uint32_t)0x00200000)
  0215be: line 7226 define GPIO_BSRR_BR_6 ((uint32_t)0x00400000)
  0215e7: line 7227 define GPIO_BSRR_BR_7 ((uint32_t)0x00800000)
  021610: line 7228 define GPIO_BSRR_BR_8 ((uint32_t)0x01000000)
  021639: line 7229 define GPIO_BSRR_BR_9 ((uint32_t)0x02000000)
  021662: line 7230 define GPIO_BSRR_BR_10 ((uint32_t)0x04000000)
  02168c: line 7231 define GPIO_BSRR_BR_11 ((uint32_t)0x08000000)
  0216b6: line 7232 define GPIO_BSRR_BR_12 ((uint32_t)0x10000000)
  0216e0: line 7233 define GPIO_BSRR_BR_13 ((uint32_t)0x20000000)
  02170a: line 7234 define GPIO_BSRR_BR_14 ((uint32_t)0x40000000)
  021734: line 7235 define GPIO_BSRR_BR_15 ((uint32_t)0x80000000)
  02175e: line 7243 define HASH_CR_INIT ((uint32_t)0x00000004)
  021785: line 7244 define HASH_CR_DMAE ((uint32_t)0x00000008)
  0217ac: line 7245 define HASH_CR_DATATYPE ((uint32_t)0x00000030)
  0217d7: line 7246 define HASH_CR_DATATYPE_0 ((uint32_t)0x00000010)
  021804: line 7247 define HASH_CR_DATATYPE_1 ((uint32_t)0x00000020)
  021831: line 7248 define HASH_CR_MODE ((uint32_t)0x00000040)
  021858: line 7249 define HASH_CR_ALGO ((uint32_t)0x00040080)
  02187f: line 7250 define HASH_CR_ALGO_0 ((uint32_t)0x00000080)
  0218a8: line 7251 define HASH_CR_ALGO_1 ((uint32_t)0x00040000)
  0218d1: line 7252 define HASH_CR_NBW ((uint32_t)0x00000F00)
  0218f7: line 7253 define HASH_CR_NBW_0 ((uint32_t)0x00000100)
  02191f: line 7254 define HASH_CR_NBW_1 ((uint32_t)0x00000200)
  021947: line 7255 define HASH_CR_NBW_2 ((uint32_t)0x00000400)
  02196f: line 7256 define HASH_CR_NBW_3 ((uint32_t)0x00000800)
  021997: line 7257 define HASH_CR_DINNE ((uint32_t)0x00001000)
  0219bf: line 7258 define HASH_CR_MDMAT ((uint32_t)0x00002000)
  0219e7: line 7259 define HASH_CR_LKEY ((uint32_t)0x00010000)
  021a0e: line 7262 define HASH_STR_NBW ((uint32_t)0x0000001F)
  021a35: line 7263 define HASH_STR_NBW_0 ((uint32_t)0x00000001)
  021a5e: line 7264 define HASH_STR_NBW_1 ((uint32_t)0x00000002)
  021a87: line 7265 define HASH_STR_NBW_2 ((uint32_t)0x00000004)
  021ab0: line 7266 define HASH_STR_NBW_3 ((uint32_t)0x00000008)
  021ad9: line 7267 define HASH_STR_NBW_4 ((uint32_t)0x00000010)
  021b02: line 7268 define HASH_STR_DCAL ((uint32_t)0x00000100)
  021b2a: line 7271 define HASH_IMR_DINIM ((uint32_t)0x00000001)
  021b53: line 7272 define HASH_IMR_DCIM ((uint32_t)0x00000002)
  021b7b: line 7275 define HASH_SR_DINIS ((uint32_t)0x00000001)
  021ba3: line 7276 define HASH_SR_DCIS ((uint32_t)0x00000002)
  021bca: line 7277 define HASH_SR_DMAS ((uint32_t)0x00000004)
  021bf1: line 7278 define HASH_SR_BUSY ((uint32_t)0x00000008)
  021c18: line 7286 define I2C_CR1_PE ((uint16_t)0x0001)
  021c39: line 7287 define I2C_CR1_SMBUS ((uint16_t)0x0002)
  021c5d: line 7288 define I2C_CR1_SMBTYPE ((uint16_t)0x0008)
  021c83: line 7289 define I2C_CR1_ENARP ((uint16_t)0x0010)
  021ca7: line 7290 define I2C_CR1_ENPEC ((uint16_t)0x0020)
  021ccb: line 7291 define I2C_CR1_ENGC ((uint16_t)0x0040)
  021cee: line 7292 define I2C_CR1_NOSTRETCH ((uint16_t)0x0080)
  021d16: line 7293 define I2C_CR1_START ((uint16_t)0x0100)
  021d3a: line 7294 define I2C_CR1_STOP ((uint16_t)0x0200)
  021d5d: line 7295 define I2C_CR1_ACK ((uint16_t)0x0400)
  021d7f: line 7296 define I2C_CR1_POS ((uint16_t)0x0800)
  021da1: line 7297 define I2C_CR1_PEC ((uint16_t)0x1000)
  021dc3: line 7298 define I2C_CR1_ALERT ((uint16_t)0x2000)
  021de7: line 7299 define I2C_CR1_SWRST ((uint16_t)0x8000)
  021e0b: line 7302 define I2C_CR2_FREQ ((uint16_t)0x003F)
  021e2e: line 7303 define I2C_CR2_FREQ_0 ((uint16_t)0x0001)
  021e53: line 7304 define I2C_CR2_FREQ_1 ((uint16_t)0x0002)
  021e78: line 7305 define I2C_CR2_FREQ_2 ((uint16_t)0x0004)
  021e9d: line 7306 define I2C_CR2_FREQ_3 ((uint16_t)0x0008)
  021ec2: line 7307 define I2C_CR2_FREQ_4 ((uint16_t)0x0010)
  021ee7: line 7308 define I2C_CR2_FREQ_5 ((uint16_t)0x0020)
  021f0c: line 7310 define I2C_CR2_ITERREN ((uint16_t)0x0100)
  021f32: line 7311 define I2C_CR2_ITEVTEN ((uint16_t)0x0200)
  021f58: line 7312 define I2C_CR2_ITBUFEN ((uint16_t)0x0400)
  021f7e: line 7313 define I2C_CR2_DMAEN ((uint16_t)0x0800)
  021fa2: line 7314 define I2C_CR2_LAST ((uint16_t)0x1000)
  021fc5: line 7317 define I2C_OAR1_ADD1_7 ((uint16_t)0x00FE)
  021feb: line 7318 define I2C_OAR1_ADD8_9 ((uint16_t)0x0300)
  022011: line 7320 define I2C_OAR1_ADD0 ((uint16_t)0x0001)
  022035: line 7321 define I2C_OAR1_ADD1 ((uint16_t)0x0002)
  022059: line 7322 define I2C_OAR1_ADD2 ((uint16_t)0x0004)
  02207d: line 7323 define I2C_OAR1_ADD3 ((uint16_t)0x0008)
  0220a1: line 7324 define I2C_OAR1_ADD4 ((uint16_t)0x0010)
  0220c5: line 7325 define I2C_OAR1_ADD5 ((uint16_t)0x0020)
  0220e9: line 7326 define I2C_OAR1_ADD6 ((uint16_t)0x0040)
  02210d: line 7327 define I2C_OAR1_ADD7 ((uint16_t)0x0080)
  022131: line 7328 define I2C_OAR1_ADD8 ((uint16_t)0x0100)
  022155: line 7329 define I2C_OAR1_ADD9 ((uint16_t)0x0200)
  022179: line 7331 define I2C_OAR1_ADDMODE ((uint16_t)0x8000)
  0221a0: line 7334 define I2C_OAR2_ENDUAL ((uint8_t)0x01)
  0221c3: line 7335 define I2C_OAR2_ADD2 ((uint8_t)0xFE)
  0221e4: line 7338 define I2C_DR_DR ((uint8_t)0xFF)
  022201: line 7341 define I2C_SR1_SB ((uint16_t)0x0001)
  022222: line 7342 define I2C_SR1_ADDR ((uint16_t)0x0002)
  022245: line 7343 define I2C_SR1_BTF ((uint16_t)0x0004)
  022267: line 7344 define I2C_SR1_ADD10 ((uint16_t)0x0008)
  02228b: line 7345 define I2C_SR1_STOPF ((uint16_t)0x0010)
  0222af: line 7346 define I2C_SR1_RXNE ((uint16_t)0x0040)
  0222d2: line 7347 define I2C_SR1_TXE ((uint16_t)0x0080)
  0222f4: line 7348 define I2C_SR1_BERR ((uint16_t)0x0100)
  022317: line 7349 define I2C_SR1_ARLO ((uint16_t)0x0200)
  02233a: line 7350 define I2C_SR1_AF ((uint16_t)0x0400)
  02235b: line 7351 define I2C_SR1_OVR ((uint16_t)0x0800)
  02237d: line 7352 define I2C_SR1_PECERR ((uint16_t)0x1000)
  0223a2: line 7353 define I2C_SR1_TIMEOUT ((uint16_t)0x4000)
  0223c8: line 7354 define I2C_SR1_SMBALERT ((uint16_t)0x8000)
  0223ef: line 7357 define I2C_SR2_MSL ((uint16_t)0x0001)
  022411: line 7358 define I2C_SR2_BUSY ((uint16_t)0x0002)
  022434: line 7359 define I2C_SR2_TRA ((uint16_t)0x0004)
  022456: line 7360 define I2C_SR2_GENCALL ((uint16_t)0x0010)
  02247c: line 7361 define I2C_SR2_SMBDEFAULT ((uint16_t)0x0020)
  0224a5: line 7362 define I2C_SR2_SMBHOST ((uint16_t)0x0040)
  0224cb: line 7363 define I2C_SR2_DUALF ((uint16_t)0x0080)
  0224ef: line 7364 define I2C_SR2_PEC ((uint16_t)0xFF00)
  022511: line 7367 define I2C_CCR_CCR ((uint16_t)0x0FFF)
  022533: line 7368 define I2C_CCR_DUTY ((uint16_t)0x4000)
  022556: line 7369 define I2C_CCR_FS ((uint16_t)0x8000)
  022577: line 7372 define I2C_TRISE_TRISE ((uint8_t)0x3F)
  02259a: line 7375 define I2C_FLTR_DNF ((uint8_t)0x0F)
  0225ba: line 7376 define I2C_FLTR_ANOFF ((uint8_t)0x10)
  0225dc: line 7487 define IWDG_KR_KEY ((uint16_t)0xFFFF)
  0225fe: line 7490 define IWDG_PR_PR ((uint8_t)0x07)
  02261c: line 7491 define IWDG_PR_PR_0 ((uint8_t)0x01)
  02263c: line 7492 define IWDG_PR_PR_1 ((uint8_t)0x02)
  02265c: line 7493 define IWDG_PR_PR_2 ((uint8_t)0x04)
  02267c: line 7496 define IWDG_RLR_RL ((uint16_t)0x0FFF)
  02269e: line 7499 define IWDG_SR_PVU ((uint8_t)0x01)
  0226bd: line 7500 define IWDG_SR_RVU ((uint8_t)0x02)
  0226dc: line 7510 define LTDC_SSCR_VSH ((uint32_t)0x000007FF)
  022704: line 7511 define LTDC_SSCR_HSW ((uint32_t)0x0FFF0000)
  02272c: line 7515 define LTDC_BPCR_AVBP ((uint32_t)0x000007FF)
  022755: line 7516 define LTDC_BPCR_AHBP ((uint32_t)0x0FFF0000)
  02277e: line 7520 define LTDC_AWCR_AAH ((uint32_t)0x000007FF)
  0227a6: line 7521 define LTDC_AWCR_AAW ((uint32_t)0x0FFF0000)
  0227ce: line 7525 define LTDC_TWCR_TOTALH ((uint32_t)0x000007FF)
  0227f9: line 7526 define LTDC_TWCR_TOTALW ((uint32_t)0x0FFF0000)
  022824: line 7530 define LTDC_GCR_LTDCEN ((uint32_t)0x00000001)
  02284e: line 7531 define LTDC_GCR_DBW ((uint32_t)0x00000070)
  022875: line 7532 define LTDC_GCR_DGW ((uint32_t)0x00000700)
  02289c: line 7533 define LTDC_GCR_DRW ((uint32_t)0x00007000)
  0228c3: line 7534 define LTDC_GCR_DEN ((uint32_t)0x00010000)
  0228ea: line 7535 define LTDC_GCR_PCPOL ((uint32_t)0x10000000)
  022913: line 7536 define LTDC_GCR_DEPOL ((uint32_t)0x20000000)
  02293c: line 7537 define LTDC_GCR_VSPOL ((uint32_t)0x40000000)
  022965: line 7538 define LTDC_GCR_HSPOL ((uint32_t)0x80000000)
  02298e: line 7541 define LTDC_GCR_DTEN LTDC_GCR_DEN
  0229ac: line 7545 define LTDC_SRCR_IMR ((uint32_t)0x00000001)
  0229d4: line 7546 define LTDC_SRCR_VBR ((uint32_t)0x00000002)
  0229fc: line 7550 define LTDC_BCCR_BCBLUE ((uint32_t)0x000000FF)
  022a27: line 7551 define LTDC_BCCR_BCGREEN ((uint32_t)0x0000FF00)
  022a53: line 7552 define LTDC_BCCR_BCRED ((uint32_t)0x00FF0000)
  022a7d: line 7556 define LTDC_IER_LIE ((uint32_t)0x00000001)
  022aa4: line 7557 define LTDC_IER_FUIE ((uint32_t)0x00000002)
  022acc: line 7558 define LTDC_IER_TERRIE ((uint32_t)0x00000004)
  022af6: line 7559 define LTDC_IER_RRIE ((uint32_t)0x00000008)
  022b1e: line 7563 define LTDC_ISR_LIF ((uint32_t)0x00000001)
  022b45: line 7564 define LTDC_ISR_FUIF ((uint32_t)0x00000002)
  022b6d: line 7565 define LTDC_ISR_TERRIF ((uint32_t)0x00000004)
  022b97: line 7566 define LTDC_ISR_RRIF ((uint32_t)0x00000008)
  022bbf: line 7570 define LTDC_ICR_CLIF ((uint32_t)0x00000001)
  022be7: line 7571 define LTDC_ICR_CFUIF ((uint32_t)0x00000002)
  022c10: line 7572 define LTDC_ICR_CTERRIF ((uint32_t)0x00000004)
  022c3b: line 7573 define LTDC_ICR_CRRIF ((uint32_t)0x00000008)
  022c64: line 7577 define LTDC_LIPCR_LIPOS ((uint32_t)0x000007FF)
  022c8f: line 7581 define LTDC_CPSR_CYPOS ((uint32_t)0x0000FFFF)
  022cb9: line 7582 define LTDC_CPSR_CXPOS ((uint32_t)0xFFFF0000)
  022ce3: line 7586 define LTDC_CDSR_VDES ((uint32_t)0x00000001)
  022d0c: line 7587 define LTDC_CDSR_HDES ((uint32_t)0x00000002)
  022d35: line 7588 define LTDC_CDSR_VSYNCS ((uint32_t)0x00000004)
  022d60: line 7589 define LTDC_CDSR_HSYNCS ((uint32_t)0x00000008)
  022d8b: line 7593 define LTDC_LxCR_LEN ((uint32_t)0x00000001)
  022db3: line 7594 define LTDC_LxCR_COLKEN ((uint32_t)0x00000002)
  022dde: line 7595 define LTDC_LxCR_CLUTEN ((uint32_t)0x00000010)
  022e09: line 7599 define LTDC_LxWHPCR_WHSTPOS ((uint32_t)0x00000FFF)
  022e38: line 7600 define LTDC_LxWHPCR_WHSPPOS ((uint32_t)0xFFFF0000)
  022e67: line 7604 define LTDC_LxWVPCR_WVSTPOS ((uint32_t)0x00000FFF)
  022e96: line 7605 define LTDC_LxWVPCR_WVSPPOS ((uint32_t)0xFFFF0000)
  022ec5: line 7609 define LTDC_LxCKCR_CKBLUE ((uint32_t)0x000000FF)
  022ef2: line 7610 define LTDC_LxCKCR_CKGREEN ((uint32_t)0x0000FF00)
  022f20: line 7611 define LTDC_LxCKCR_CKRED ((uint32_t)0x00FF0000)
  022f4c: line 7615 define LTDC_LxPFCR_PF ((uint32_t)0x00000007)
  022f75: line 7619 define LTDC_LxCACR_CONSTA ((uint32_t)0x000000FF)
  022fa2: line 7623 define LTDC_LxDCCR_DCBLUE ((uint32_t)0x000000FF)
  022fcf: line 7624 define LTDC_LxDCCR_DCGREEN ((uint32_t)0x0000FF00)
  022ffd: line 7625 define LTDC_LxDCCR_DCRED ((uint32_t)0x00FF0000)
  023029: line 7626 define LTDC_LxDCCR_DCALPHA ((uint32_t)0xFF000000)
  023057: line 7630 define LTDC_LxBFCR_BF2 ((uint32_t)0x00000007)
  023081: line 7631 define LTDC_LxBFCR_BF1 ((uint32_t)0x00000700)
  0230ab: line 7635 define LTDC_LxCFBAR_CFBADD ((uint32_t)0xFFFFFFFF)
  0230d9: line 7639 define LTDC_LxCFBLR_CFBLL ((uint32_t)0x00001FFF)
  023106: line 7640 define LTDC_LxCFBLR_CFBP ((uint32_t)0x1FFF0000)
  023132: line 7644 define LTDC_LxCFBLNR_CFBLNBR ((uint32_t)0x000007FF)
  023162: line 7648 define LTDC_LxCLUTWR_BLUE ((uint32_t)0x000000FF)
  02318f: line 7649 define LTDC_LxCLUTWR_GREEN ((uint32_t)0x0000FF00)
  0231bd: line 7650 define LTDC_LxCLUTWR_RED ((uint32_t)0x00FF0000)
  0231e9: line 7651 define LTDC_LxCLUTWR_CLUTADD ((uint32_t)0xFF000000)
  023219: line 8850 define PWR_CR_LPDS ((uint32_t)0x00000001)
  02323f: line 8851 define PWR_CR_PDDS ((uint32_t)0x00000002)
  023265: line 8852 define PWR_CR_CWUF ((uint32_t)0x00000004)
  02328b: line 8853 define PWR_CR_CSBF ((uint32_t)0x00000008)
  0232b1: line 8854 define PWR_CR_PVDE ((uint32_t)0x00000010)
  0232d7: line 8856 define PWR_CR_PLS ((uint32_t)0x000000E0)
  0232fc: line 8857 define PWR_CR_PLS_0 ((uint32_t)0x00000020)
  023323: line 8858 define PWR_CR_PLS_1 ((uint32_t)0x00000040)
  02334a: line 8859 define PWR_CR_PLS_2 ((uint32_t)0x00000080)
  023371: line 8862 define PWR_CR_PLS_LEV0 ((uint32_t)0x00000000)
  02339b: line 8863 define PWR_CR_PLS_LEV1 ((uint32_t)0x00000020)
  0233c5: line 8864 define PWR_CR_PLS_LEV2 ((uint32_t)0x00000040)
  0233ef: line 8865 define PWR_CR_PLS_LEV3 ((uint32_t)0x00000060)
  023419: line 8866 define PWR_CR_PLS_LEV4 ((uint32_t)0x00000080)
  023443: line 8867 define PWR_CR_PLS_LEV5 ((uint32_t)0x000000A0)
  02346d: line 8868 define PWR_CR_PLS_LEV6 ((uint32_t)0x000000C0)
  023497: line 8869 define PWR_CR_PLS_LEV7 ((uint32_t)0x000000E0)
  0234c1: line 8871 define PWR_CR_DBP ((uint32_t)0x00000100)
  0234e6: line 8872 define PWR_CR_FPDS ((uint32_t)0x00000200)
  02350c: line 8873 define PWR_CR_LPUDS ((uint32_t)0x00000400)
  023533: line 8874 define PWR_CR_MRUDS ((uint32_t)0x00000800)
  02355a: line 8876 define PWR_CR_LPLVDS ((uint32_t)0x00000400)
  023582: line 8877 define PWR_CR_MRLVDS ((uint32_t)0x00000800)
  0235aa: line 8879 define PWR_CR_ADCDC1 ((uint32_t)0x00002000)
  0235d2: line 8881 define PWR_CR_VOS ((uint32_t)0x0000C000)
  0235f7: line 8882 define PWR_CR_VOS_0 ((uint32_t)0x00004000)
  02361e: line 8883 define PWR_CR_VOS_1 ((uint32_t)0x00008000)
  023645: line 8885 define PWR_CR_ODEN ((uint32_t)0x00010000)
  02366b: line 8886 define PWR_CR_ODSWEN ((uint32_t)0x00020000)
  023693: line 8887 define PWR_CR_UDEN ((uint32_t)0x000C0000)
  0236b9: line 8888 define PWR_CR_UDEN_0 ((uint32_t)0x00040000)
  0236e1: line 8889 define PWR_CR_UDEN_1 ((uint32_t)0x00080000)
  023709: line 8891 define PWR_CR_FMSSR ((uint32_t)0x00100000)
  023730: line 8892 define PWR_CR_FISSR ((uint32_t)0x00200000)
  023757: line 8895 define PWR_CR_PMODE PWR_CR_VOS
  023772: line 8898 define PWR_CSR_WUF ((uint32_t)0x00000001)
  023798: line 8899 define PWR_CSR_SBF ((uint32_t)0x00000002)
  0237be: line 8900 define PWR_CSR_PVDO ((uint32_t)0x00000004)
  0237e5: line 8901 define PWR_CSR_BRR ((uint32_t)0x00000008)
  02380b: line 8902 define PWR_CSR_WUPP ((uint32_t)0x00000080)
  023832: line 8903 define PWR_CSR_EWUP ((uint32_t)0x00000100)
  023859: line 8904 define PWR_CSR_BRE ((uint32_t)0x00000200)
  02387f: line 8905 define PWR_CSR_VOSRDY ((uint32_t)0x00004000)
  0238a8: line 8906 define PWR_CSR_ODRDY ((uint32_t)0x00010000)
  0238d0: line 8907 define PWR_CSR_ODSWRDY ((uint32_t)0x00020000)
  0238fa: line 8908 define PWR_CSR_UDSWRDY ((uint32_t)0x000C0000)
  023924: line 8911 define PWR_CSR_REGRDY PWR_CSR_VOSRDY
  023945: line 9055 define RCC_CR_HSION ((uint32_t)0x00000001)
  02396c: line 9056 define RCC_CR_HSIRDY ((uint32_t)0x00000002)
  023994: line 9058 define RCC_CR_HSITRIM ((uint32_t)0x000000F8)
  0239bd: line 9059 define RCC_CR_HSITRIM_0 ((uint32_t)0x00000008)
  0239e8: line 9060 define RCC_CR_HSITRIM_1 ((uint32_t)0x00000010)
  023a13: line 9061 define RCC_CR_HSITRIM_2 ((uint32_t)0x00000020)
  023a3e: line 9062 define RCC_CR_HSITRIM_3 ((uint32_t)0x00000040)
  023a69: line 9063 define RCC_CR_HSITRIM_4 ((uint32_t)0x00000080)
  023a94: line 9065 define RCC_CR_HSICAL ((uint32_t)0x0000FF00)
  023abc: line 9066 define RCC_CR_HSICAL_0 ((uint32_t)0x00000100)
  023ae6: line 9067 define RCC_CR_HSICAL_1 ((uint32_t)0x00000200)
  023b10: line 9068 define RCC_CR_HSICAL_2 ((uint32_t)0x00000400)
  023b3a: line 9069 define RCC_CR_HSICAL_3 ((uint32_t)0x00000800)
  023b64: line 9070 define RCC_CR_HSICAL_4 ((uint32_t)0x00001000)
  023b8e: line 9071 define RCC_CR_HSICAL_5 ((uint32_t)0x00002000)
  023bb8: line 9072 define RCC_CR_HSICAL_6 ((uint32_t)0x00004000)
  023be2: line 9073 define RCC_CR_HSICAL_7 ((uint32_t)0x00008000)
  023c0c: line 9075 define RCC_CR_HSEON ((uint32_t)0x00010000)
  023c33: line 9076 define RCC_CR_HSERDY ((uint32_t)0x00020000)
  023c5b: line 9077 define RCC_CR_HSEBYP ((uint32_t)0x00040000)
  023c83: line 9078 define RCC_CR_CSSON ((uint32_t)0x00080000)
  023caa: line 9079 define RCC_CR_PLLON ((uint32_t)0x01000000)
  023cd1: line 9080 define RCC_CR_PLLRDY ((uint32_t)0x02000000)
  023cf9: line 9081 define RCC_CR_PLLI2SON ((uint32_t)0x04000000)
  023d23: line 9082 define RCC_CR_PLLI2SRDY ((uint32_t)0x08000000)
  023d4e: line 9083 define RCC_CR_PLLSAION ((uint32_t)0x10000000)
  023d78: line 9084 define RCC_CR_PLLSAIRDY ((uint32_t)0x20000000)
  023da3: line 9087 define RCC_PLLCFGR_PLLM ((uint32_t)0x0000003F)
  023dce: line 9088 define RCC_PLLCFGR_PLLM_0 ((uint32_t)0x00000001)
  023dfb: line 9089 define RCC_PLLCFGR_PLLM_1 ((uint32_t)0x00000002)
  023e28: line 9090 define RCC_PLLCFGR_PLLM_2 ((uint32_t)0x00000004)
  023e55: line 9091 define RCC_PLLCFGR_PLLM_3 ((uint32_t)0x00000008)
  023e82: line 9092 define RCC_PLLCFGR_PLLM_4 ((uint32_t)0x00000010)
  023eaf: line 9093 define RCC_PLLCFGR_PLLM_5 ((uint32_t)0x00000020)
  023edc: line 9095 define RCC_PLLCFGR_PLLN ((uint32_t)0x00007FC0)
  023f07: line 9096 define RCC_PLLCFGR_PLLN_0 ((uint32_t)0x00000040)
  023f34: line 9097 define RCC_PLLCFGR_PLLN_1 ((uint32_t)0x00000080)
  023f61: line 9098 define RCC_PLLCFGR_PLLN_2 ((uint32_t)0x00000100)
  023f8e: line 9099 define RCC_PLLCFGR_PLLN_3 ((uint32_t)0x00000200)
  023fbb: line 9100 define RCC_PLLCFGR_PLLN_4 ((uint32_t)0x00000400)
  023fe8: line 9101 define RCC_PLLCFGR_PLLN_5 ((uint32_t)0x00000800)
  024015: line 9102 define RCC_PLLCFGR_PLLN_6 ((uint32_t)0x00001000)
  024042: line 9103 define RCC_PLLCFGR_PLLN_7 ((uint32_t)0x00002000)
  02406f: line 9104 define RCC_PLLCFGR_PLLN_8 ((uint32_t)0x00004000)
  02409c: line 9106 define RCC_PLLCFGR_PLLP ((uint32_t)0x00030000)
  0240c7: line 9107 define RCC_PLLCFGR_PLLP_0 ((uint32_t)0x00010000)
  0240f4: line 9108 define RCC_PLLCFGR_PLLP_1 ((uint32_t)0x00020000)
  024121: line 9110 define RCC_PLLCFGR_PLLSRC ((uint32_t)0x00400000)
  02414e: line 9111 define RCC_PLLCFGR_PLLSRC_HSE ((uint32_t)0x00400000)
  02417f: line 9112 define RCC_PLLCFGR_PLLSRC_HSI ((uint32_t)0x00000000)
  0241b0: line 9114 define RCC_PLLCFGR_PLLQ ((uint32_t)0x0F000000)
  0241db: line 9115 define RCC_PLLCFGR_PLLQ_0 ((uint32_t)0x01000000)
  024208: line 9116 define RCC_PLLCFGR_PLLQ_1 ((uint32_t)0x02000000)
  024235: line 9117 define RCC_PLLCFGR_PLLQ_2 ((uint32_t)0x04000000)
  024262: line 9118 define RCC_PLLCFGR_PLLQ_3 ((uint32_t)0x08000000)
  02428f: line 9129 define RCC_CFGR_SW ((uint32_t)0x00000003)
  0242b5: line 9130 define RCC_CFGR_SW_0 ((uint32_t)0x00000001)
  0242dd: line 9131 define RCC_CFGR_SW_1 ((uint32_t)0x00000002)
  024305: line 9133 define RCC_CFGR_SW_HSI ((uint32_t)0x00000000)
  02432f: line 9134 define RCC_CFGR_SW_HSE ((uint32_t)0x00000001)
  024359: line 9135 define RCC_CFGR_SW_PLL ((uint32_t)0x00000002)
  024383: line 9141 define RCC_CFGR_SWS ((uint32_t)0x0000000C)
  0243aa: line 9142 define RCC_CFGR_SWS_0 ((uint32_t)0x00000004)
  0243d3: line 9143 define RCC_CFGR_SWS_1 ((uint32_t)0x00000008)
  0243fc: line 9145 define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000)
  024427: line 9146 define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004)
  024452: line 9147 define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008)
  02447d: line 9153 define RCC_CFGR_HPRE ((uint32_t)0x000000F0)
  0244a5: line 9154 define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010)
  0244cf: line 9155 define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020)
  0244f9: line 9156 define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040)
  024523: line 9157 define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080)
  02454d: line 9159 define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000)
  02457a: line 9160 define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080)
  0245a7: line 9161 define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090)
  0245d4: line 9162 define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0)
  024601: line 9163 define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0)
  02462f: line 9164 define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0)
  02465d: line 9165 define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0)
  02468c: line 9166 define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0)
  0246bb: line 9167 define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0)
  0246ea: line 9176 define RCC_CFGR_PPRE1 ((uint32_t)0x00001C00)
  024713: line 9177 define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000400)
  02473e: line 9178 define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000800)
  024769: line 9179 define RCC_CFGR_PPRE1_2 ((uint32_t)0x00001000)
  024794: line 9181 define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000)
  0247c2: line 9182 define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00001000)
  0247f0: line 9183 define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00001400)
  02481e: line 9184 define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00001800)
  02484c: line 9185 define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00001C00)
  02487b: line 9188 define RCC_CFGR_PPRE2 ((uint32_t)0x0000E000)
  0248a4: line 9189 define RCC_CFGR_PPRE2_0 ((uint32_t)0x00002000)
  0248cf: line 9190 define RCC_CFGR_PPRE2_1 ((uint32_t)0x00004000)
  0248fa: line 9191 define RCC_CFGR_PPRE2_2 ((uint32_t)0x00008000)
  024925: line 9193 define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000)
  024953: line 9194 define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00008000)
  024981: line 9195 define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x0000A000)
  0249af: line 9196 define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x0000C000)
  0249dd: line 9197 define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x0000E000)
  024a0c: line 9200 define RCC_CFGR_RTCPRE ((uint32_t)0x001F0000)
  024a36: line 9201 define RCC_CFGR_RTCPRE_0 ((uint32_t)0x00010000)
  024a62: line 9202 define RCC_CFGR_RTCPRE_1 ((uint32_t)0x00020000)
  024a8e: line 9203 define RCC_CFGR_RTCPRE_2 ((uint32_t)0x00040000)
  024aba: line 9204 define RCC_CFGR_RTCPRE_3 ((uint32_t)0x00080000)
  024ae6: line 9205 define RCC_CFGR_RTCPRE_4 ((uint32_t)0x00100000)
  024b12: line 9208 define RCC_CFGR_MCO1 ((uint32_t)0x00600000)
  024b3a: line 9209 define RCC_CFGR_MCO1_0 ((uint32_t)0x00200000)
  024b64: line 9210 define RCC_CFGR_MCO1_1 ((uint32_t)0x00400000)
  024b8e: line 9212 define RCC_CFGR_I2SSRC ((uint32_t)0x00800000)
  024bb8: line 9214 define RCC_CFGR_MCO1PRE ((uint32_t)0x07000000)
  024be3: line 9215 define RCC_CFGR_MCO1PRE_0 ((uint32_t)0x01000000)
  024c10: line 9216 define RCC_CFGR_MCO1PRE_1 ((uint32_t)0x02000000)
  024c3d: line 9217 define RCC_CFGR_MCO1PRE_2 ((uint32_t)0x04000000)
  024c6a: line 9219 define RCC_CFGR_MCO2PRE ((uint32_t)0x38000000)
  024c95: line 9220 define RCC_CFGR_MCO2PRE_0 ((uint32_t)0x08000000)
  024cc2: line 9221 define RCC_CFGR_MCO2PRE_1 ((uint32_t)0x10000000)
  024cef: line 9222 define RCC_CFGR_MCO2PRE_2 ((uint32_t)0x20000000)
  024d1c: line 9224 define RCC_CFGR_MCO2 ((uint32_t)0xC0000000)
  024d44: line 9225 define RCC_CFGR_MCO2_0 ((uint32_t)0x40000000)
  024d6e: line 9226 define RCC_CFGR_MCO2_1 ((uint32_t)0x80000000)
  024d98: line 9229 define RCC_CIR_LSIRDYF ((uint32_t)0x00000001)
  024dc2: line 9230 define RCC_CIR_LSERDYF ((uint32_t)0x00000002)
  024dec: line 9231 define RCC_CIR_HSIRDYF ((uint32_t)0x00000004)
  024e16: line 9232 define RCC_CIR_HSERDYF ((uint32_t)0x00000008)
  024e40: line 9233 define RCC_CIR_PLLRDYF ((uint32_t)0x00000010)
  024e6a: line 9234 define RCC_CIR_PLLI2SRDYF ((uint32_t)0x00000020)
  024e97: line 9235 define RCC_CIR_PLLSAIRDYF ((uint32_t)0x00000040)
  024ec4: line 9236 define RCC_CIR_CSSF ((uint32_t)0x00000080)
  024eeb: line 9237 define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100)
  024f16: line 9238 define RCC_CIR_LSERDYIE ((uint32_t)0x00000200)
  024f41: line 9239 define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400)
  024f6c: line 9240 define RCC_CIR_HSERDYIE ((uint32_t)0x00000800)
  024f97: line 9241 define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000)
  024fc2: line 9242 define RCC_CIR_PLLI2SRDYIE ((uint32_t)0x00002000)
  024ff0: line 9243 define RCC_CIR_PLLSAIRDYIE ((uint32_t)0x00004000)
  02501e: line 9244 define RCC_CIR_LSIRDYC ((uint32_t)0x00010000)
  025048: line 9245 define RCC_CIR_LSERDYC ((uint32_t)0x00020000)
  025072: line 9246 define RCC_CIR_HSIRDYC ((uint32_t)0x00040000)
  02509c: line 9247 define RCC_CIR_HSERDYC ((uint32_t)0x00080000)
  0250c6: line 9248 define RCC_CIR_PLLRDYC ((uint32_t)0x00100000)
  0250f0: line 9249 define RCC_CIR_PLLI2SRDYC ((uint32_t)0x00200000)
  02511d: line 9250 define RCC_CIR_PLLSAIRDYC ((uint32_t)0x00400000)
  02514a: line 9251 define RCC_CIR_CSSC ((uint32_t)0x00800000)
  025171: line 9254 define RCC_AHB1RSTR_GPIOARST ((uint32_t)0x00000001)
  0251a1: line 9255 define RCC_AHB1RSTR_GPIOBRST ((uint32_t)0x00000002)
  0251d1: line 9256 define RCC_AHB1RSTR_GPIOCRST ((uint32_t)0x00000004)
  025201: line 9257 define RCC_AHB1RSTR_GPIODRST ((uint32_t)0x00000008)
  025231: line 9258 define RCC_AHB1RSTR_GPIOERST ((uint32_t)0x00000010)
  025261: line 9259 define RCC_AHB1RSTR_GPIOFRST ((uint32_t)0x00000020)
  025291: line 9260 define RCC_AHB1RSTR_GPIOGRST ((uint32_t)0x00000040)
  0252c1: line 9261 define RCC_AHB1RSTR_GPIOHRST ((uint32_t)0x00000080)
  0252f1: line 9262 define RCC_AHB1RSTR_GPIOIRST ((uint32_t)0x00000100)
  025321: line 9263 define RCC_AHB1RSTR_GPIOJRST ((uint32_t)0x00000200)
  025351: line 9264 define RCC_AHB1RSTR_GPIOKRST ((uint32_t)0x00000400)
  025381: line 9265 define RCC_AHB1RSTR_CRCRST ((uint32_t)0x00001000)
  0253af: line 9266 define RCC_AHB1RSTR_DMA1RST ((uint32_t)0x00200000)
  0253de: line 9267 define RCC_AHB1RSTR_DMA2RST ((uint32_t)0x00400000)
  02540d: line 9268 define RCC_AHB1RSTR_DMA2DRST ((uint32_t)0x00800000)
  02543d: line 9269 define RCC_AHB1RSTR_ETHMACRST ((uint32_t)0x02000000)
  02546e: line 9270 define RCC_AHB1RSTR_OTGHRST ((uint32_t)0x10000000)
  02549d: line 9273 define RCC_AHB2RSTR_DCMIRST ((uint32_t)0x00000001)
  0254cc: line 9274 define RCC_AHB2RSTR_CRYPRST ((uint32_t)0x00000010)
  0254fb: line 9275 define RCC_AHB2RSTR_HASHRST ((uint32_t)0x00000020)
  02552a: line 9277 define RCC_AHB2RSTR_HSAHRST RCC_AHB2RSTR_HASHRST
  025557: line 9278 define RCC_AHB2RSTR_RNGRST ((uint32_t)0x00000040)
  025585: line 9279 define RCC_AHB2RSTR_OTGFSRST ((uint32_t)0x00000080)
  0255b5: line 9283 define RCC_AHB3RSTR_FSMCRST ((uint32_t)0x00000001)
  0255e4: line 9294 define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001)
  025613: line 9295 define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002)
  025642: line 9296 define RCC_APB1RSTR_TIM4RST ((uint32_t)0x00000004)
  025671: line 9297 define RCC_APB1RSTR_TIM5RST ((uint32_t)0x00000008)
  0256a0: line 9298 define RCC_APB1RSTR_TIM6RST ((uint32_t)0x00000010)
  0256cf: line 9299 define RCC_APB1RSTR_TIM7RST ((uint32_t)0x00000020)
  0256fe: line 9300 define RCC_APB1RSTR_TIM12RST ((uint32_t)0x00000040)
  02572e: line 9301 define RCC_APB1RSTR_TIM13RST ((uint32_t)0x00000080)
  02575e: line 9302 define RCC_APB1RSTR_TIM14RST ((uint32_t)0x00000100)
  02578e: line 9306 define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800)
  0257bd: line 9307 define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000)
  0257ec: line 9308 define RCC_APB1RSTR_SPI3RST ((uint32_t)0x00008000)
  02581b: line 9312 define RCC_APB1RSTR_USART2RST ((uint32_t)0x00020000)
  02584c: line 9313 define RCC_APB1RSTR_USART3RST ((uint32_t)0x00040000)
  02587d: line 9314 define RCC_APB1RSTR_UART4RST ((uint32_t)0x00080000)
  0258ad: line 9315 define RCC_APB1RSTR_UART5RST ((uint32_t)0x00100000)
  0258dd: line 9316 define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000)
  02590c: line 9317 define RCC_APB1RSTR_I2C2RST ((uint32_t)0x00400000)
  02593b: line 9318 define RCC_APB1RSTR_I2C3RST ((uint32_t)0x00800000)
  02596a: line 9322 define RCC_APB1RSTR_CAN1RST ((uint32_t)0x02000000)
  025999: line 9323 define RCC_APB1RSTR_CAN2RST ((uint32_t)0x04000000)
  0259c8: line 9327 define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000)
  0259f6: line 9328 define RCC_APB1RSTR_DACRST ((uint32_t)0x20000000)
  025a24: line 9329 define RCC_APB1RSTR_UART7RST ((uint32_t)0x40000000)
  025a54: line 9330 define RCC_APB1RSTR_UART8RST ((uint32_t)0x80000000)
  025a84: line 9333 define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000001)
  025ab3: line 9334 define RCC_APB2RSTR_TIM8RST ((uint32_t)0x00000002)
  025ae2: line 9335 define RCC_APB2RSTR_USART1RST ((uint32_t)0x00000010)
  025b13: line 9336 define RCC_APB2RSTR_USART6RST ((uint32_t)0x00000020)
  025b44: line 9337 define RCC_APB2RSTR_UART9RST ((uint32_t)0x00000040)
  025b74: line 9338 define RCC_APB2RSTR_UART10RST ((uint32_t)0x00000080)
  025ba5: line 9339 define RCC_APB2RSTR_ADCRST ((uint32_t)0x00000100)
  025bd3: line 9340 define RCC_APB2RSTR_SDIORST ((uint32_t)0x00000800)
  025c02: line 9341 define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000)
  025c31: line 9342 define RCC_APB2RSTR_SPI4RST ((uint32_t)0x00002000)
  025c60: line 9343 define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00004000)
  025c91: line 9344 define RCC_APB2RSTR_TIM9RST ((uint32_t)0x00010000)
  025cc0: line 9345 define RCC_APB2RSTR_TIM10RST ((uint32_t)0x00020000)
  025cf0: line 9346 define RCC_APB2RSTR_TIM11RST ((uint32_t)0x00040000)
  025d20: line 9347 define RCC_APB2RSTR_SPI5RST ((uint32_t)0x00100000)
  025d4f: line 9348 define RCC_APB2RSTR_SPI6RST ((uint32_t)0x00200000)
  025d7e: line 9349 define RCC_APB2RSTR_SAI1RST ((uint32_t)0x00400000)
  025dad: line 9353 define RCC_APB2RSTR_LTDCRST ((uint32_t)0x04000000)
  025ddc: line 9365 define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST
  025e06: line 9366 define RCC_APB2RSTR_DFSDMRST RCC_APB2RSTR_DFSDM1RST
  025e36: line 9369 define RCC_AHB1ENR_GPIOAEN ((uint32_t)0x00000001)
  025e64: line 9370 define RCC_AHB1ENR_GPIOBEN ((uint32_t)0x00000002)
  025e92: line 9371 define RCC_AHB1ENR_GPIOCEN ((uint32_t)0x00000004)
  025ec0: line 9372 define RCC_AHB1ENR_GPIODEN ((uint32_t)0x00000008)
  025eee: line 9373 define RCC_AHB1ENR_GPIOEEN ((uint32_t)0x00000010)
  025f1c: line 9374 define RCC_AHB1ENR_GPIOFEN ((uint32_t)0x00000020)
  025f4a: line 9375 define RCC_AHB1ENR_GPIOGEN ((uint32_t)0x00000040)
  025f78: line 9376 define RCC_AHB1ENR_GPIOHEN ((uint32_t)0x00000080)
  025fa6: line 9377 define RCC_AHB1ENR_GPIOIEN ((uint32_t)0x00000100)
  025fd4: line 9378 define RCC_AHB1ENR_GPIOJEN ((uint32_t)0x00000200)
  026002: line 9379 define RCC_AHB1ENR_GPIOKEN ((uint32_t)0x00000400)
  026030: line 9380 define RCC_AHB1ENR_CRCEN ((uint32_t)0x00001000)
  02605c: line 9381 define RCC_AHB1ENR_BKPSRAMEN ((uint32_t)0x00040000)
  02608c: line 9382 define RCC_AHB1ENR_CCMDATARAMEN ((uint32_t)0x00100000)
  0260bf: line 9383 define RCC_AHB1ENR_DMA1EN ((uint32_t)0x00200000)
  0260ec: line 9384 define RCC_AHB1ENR_DMA2EN ((uint32_t)0x00400000)
  026119: line 9385 define RCC_AHB1ENR_DMA2DEN ((uint32_t)0x00800000)
  026147: line 9386 define RCC_AHB1ENR_ETHMACEN ((uint32_t)0x02000000)
  026176: line 9387 define RCC_AHB1ENR_ETHMACTXEN ((uint32_t)0x04000000)
  0261a7: line 9388 define RCC_AHB1ENR_ETHMACRXEN ((uint32_t)0x08000000)
  0261d8: line 9389 define RCC_AHB1ENR_ETHMACPTPEN ((uint32_t)0x10000000)
  02620a: line 9390 define RCC_AHB1ENR_OTGHSEN ((uint32_t)0x20000000)
  026238: line 9391 define RCC_AHB1ENR_OTGHSULPIEN ((uint32_t)0x40000000)
  02626a: line 9394 define RCC_AHB2ENR_DCMIEN ((uint32_t)0x00000001)
  026297: line 9395 define RCC_AHB2ENR_CRYPEN ((uint32_t)0x00000010)
  0262c4: line 9396 define RCC_AHB2ENR_HASHEN ((uint32_t)0x00000020)
  0262f1: line 9397 define RCC_AHB2ENR_RNGEN ((uint32_t)0x00000040)
  02631d: line 9398 define RCC_AHB2ENR_OTGFSEN ((uint32_t)0x00000080)
  02634b: line 9403 define RCC_AHB3ENR_FSMCEN ((uint32_t)0x00000001)
  026378: line 9415 define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001)
  0263a5: line 9416 define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002)
  0263d2: line 9417 define RCC_APB1ENR_TIM4EN ((uint32_t)0x00000004)
  0263ff: line 9418 define RCC_APB1ENR_TIM5EN ((uint32_t)0x00000008)
  02642c: line 9419 define RCC_APB1ENR_TIM6EN ((uint32_t)0x00000010)
  026459: line 9420 define RCC_APB1ENR_TIM7EN ((uint32_t)0x00000020)
  026486: line 9421 define RCC_APB1ENR_TIM12EN ((uint32_t)0x00000040)
  0264b4: line 9422 define RCC_APB1ENR_TIM13EN ((uint32_t)0x00000080)
  0264e2: line 9423 define RCC_APB1ENR_TIM14EN ((uint32_t)0x00000100)
  026510: line 9427 define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800)
  02653d: line 9428 define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000)
  02656a: line 9429 define RCC_APB1ENR_SPI3EN ((uint32_t)0x00008000)
  026597: line 9433 define RCC_APB1ENR_USART2EN ((uint32_t)0x00020000)
  0265c6: line 9434 define RCC_APB1ENR_USART3EN ((uint32_t)0x00040000)
  0265f5: line 9435 define RCC_APB1ENR_UART4EN ((uint32_t)0x00080000)
  026623: line 9436 define RCC_APB1ENR_UART5EN ((uint32_t)0x00100000)
  026651: line 9437 define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000)
  02667e: line 9438 define RCC_APB1ENR_I2C2EN ((uint32_t)0x00400000)
  0266ab: line 9439 define RCC_APB1ENR_I2C3EN ((uint32_t)0x00800000)
  0266d8: line 9443 define RCC_APB1ENR_CAN1EN ((uint32_t)0x02000000)
  026705: line 9444 define RCC_APB1ENR_CAN2EN ((uint32_t)0x04000000)
  026732: line 9448 define RCC_APB1ENR_PWREN ((uint32_t)0x10000000)
  02675e: line 9449 define RCC_APB1ENR_DACEN ((uint32_t)0x20000000)
  02678a: line 9450 define RCC_APB1ENR_UART7EN ((uint32_t)0x40000000)
  0267b8: line 9451 define RCC_APB1ENR_UART8EN ((uint32_t)0x80000000)
  0267e6: line 9454 define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000001)
  026813: line 9455 define RCC_APB2ENR_TIM8EN ((uint32_t)0x00000002)
  026840: line 9456 define RCC_APB2ENR_USART1EN ((uint32_t)0x00000010)
  02686f: line 9457 define RCC_APB2ENR_USART6EN ((uint32_t)0x00000020)
  02689e: line 9458 define RCC_APB2ENR_UART9EN ((uint32_t)0x00000040)
  0268cc: line 9459 define RCC_APB2ENR_UART10EN ((uint32_t)0x00000080)
  0268fb: line 9460 define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000100)
  026928: line 9461 define RCC_APB2ENR_ADC2EN ((uint32_t)0x00000200)
  026955: line 9462 define RCC_APB2ENR_ADC3EN ((uint32_t)0x00000400)
  026982: line 9463 define RCC_APB2ENR_SDIOEN ((uint32_t)0x00000800)
  0269af: line 9464 define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000)
  0269dc: line 9465 define RCC_APB2ENR_SPI4EN ((uint32_t)0x00002000)
  026a09: line 9466 define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00004000)
  026a38: line 9467 define RCC_APB2ENR_EXTIEN ((uint32_t)0x00008000)
  026a65: line 9468 define RCC_APB2ENR_TIM9EN ((uint32_t)0x00010000)
  026a92: line 9469 define RCC_APB2ENR_TIM10EN ((uint32_t)0x00020000)
  026ac0: line 9470 define RCC_APB2ENR_TIM11EN ((uint32_t)0x00040000)
  026aee: line 9471 define RCC_APB2ENR_SPI5EN ((uint32_t)0x00100000)
  026b1b: line 9472 define RCC_APB2ENR_SPI6EN ((uint32_t)0x00200000)
  026b48: line 9473 define RCC_APB2ENR_SAI1EN ((uint32_t)0x00400000)
  026b75: line 9477 define RCC_APB2ENR_LTDCEN ((uint32_t)0x04000000)
  026ba2: line 9488 define RCC_AHB1LPENR_GPIOALPEN ((uint32_t)0x00000001)
  026bd4: line 9489 define RCC_AHB1LPENR_GPIOBLPEN ((uint32_t)0x00000002)
  026c06: line 9490 define RCC_AHB1LPENR_GPIOCLPEN ((uint32_t)0x00000004)
  026c38: line 9491 define RCC_AHB1LPENR_GPIODLPEN ((uint32_t)0x00000008)
  026c6a: line 9492 define RCC_AHB1LPENR_GPIOELPEN ((uint32_t)0x00000010)
  026c9c: line 9493 define RCC_AHB1LPENR_GPIOFLPEN ((uint32_t)0x00000020)
  026cce: line 9494 define RCC_AHB1LPENR_GPIOGLPEN ((uint32_t)0x00000040)
  026d00: line 9495 define RCC_AHB1LPENR_GPIOHLPEN ((uint32_t)0x00000080)
  026d32: line 9496 define RCC_AHB1LPENR_GPIOILPEN ((uint32_t)0x00000100)
  026d64: line 9497 define RCC_AHB1LPENR_GPIOJLPEN ((uint32_t)0x00000200)
  026d96: line 9498 define RCC_AHB1LPENR_GPIOKLPEN ((uint32_t)0x00000400)
  026dc8: line 9499 define RCC_AHB1LPENR_CRCLPEN ((uint32_t)0x00001000)
  026df8: line 9500 define RCC_AHB1LPENR_FLITFLPEN ((uint32_t)0x00008000)
  026e2a: line 9501 define RCC_AHB1LPENR_SRAM1LPEN ((uint32_t)0x00010000)
  026e5c: line 9502 define RCC_AHB1LPENR_SRAM2LPEN ((uint32_t)0x00020000)
  026e8e: line 9503 define RCC_AHB1LPENR_BKPSRAMLPEN ((uint32_t)0x00040000)
  026ec2: line 9504 define RCC_AHB1LPENR_SRAM3LPEN ((uint32_t)0x00080000)
  026ef4: line 9505 define RCC_AHB1LPENR_DMA1LPEN ((uint32_t)0x00200000)
  026f25: line 9506 define RCC_AHB1LPENR_DMA2LPEN ((uint32_t)0x00400000)
  026f56: line 9507 define RCC_AHB1LPENR_DMA2DLPEN ((uint32_t)0x00800000)
  026f88: line 9508 define RCC_AHB1LPENR_ETHMACLPEN ((uint32_t)0x02000000)
  026fbb: line 9509 define RCC_AHB1LPENR_ETHMACTXLPEN ((uint32_t)0x04000000)
  026ff0: line 9510 define RCC_AHB1LPENR_ETHMACRXLPEN ((uint32_t)0x08000000)
  027025: line 9511 define RCC_AHB1LPENR_ETHMACPTPLPEN ((uint32_t)0x10000000)
  02705b: line 9512 define RCC_AHB1LPENR_OTGHSLPEN ((uint32_t)0x20000000)
  02708d: line 9513 define RCC_AHB1LPENR_OTGHSULPILPEN ((uint32_t)0x40000000)
  0270c3: line 9516 define RCC_AHB2LPENR_DCMILPEN ((uint32_t)0x00000001)
  0270f4: line 9517 define RCC_AHB2LPENR_CRYPLPEN ((uint32_t)0x00000010)
  027125: line 9518 define RCC_AHB2LPENR_HASHLPEN ((uint32_t)0x00000020)
  027156: line 9519 define RCC_AHB2LPENR_RNGLPEN ((uint32_t)0x00000040)
  027186: line 9520 define RCC_AHB2LPENR_OTGFSLPEN ((uint32_t)0x00000080)
  0271b8: line 9524 define RCC_AHB3LPENR_FSMCLPEN ((uint32_t)0x00000001)
  0271e9: line 9535 define RCC_APB1LPENR_TIM2LPEN ((uint32_t)0x00000001)
  02721a: line 9536 define RCC_APB1LPENR_TIM3LPEN ((uint32_t)0x00000002)
  02724b: line 9537 define RCC_APB1LPENR_TIM4LPEN ((uint32_t)0x00000004)
  02727c: line 9538 define RCC_APB1LPENR_TIM5LPEN ((uint32_t)0x00000008)
  0272ad: line 9539 define RCC_APB1LPENR_TIM6LPEN ((uint32_t)0x00000010)
  0272de: line 9540 define RCC_APB1LPENR_TIM7LPEN ((uint32_t)0x00000020)
  02730f: line 9541 define RCC_APB1LPENR_TIM12LPEN ((uint32_t)0x00000040)
  027341: line 9542 define RCC_APB1LPENR_TIM13LPEN ((uint32_t)0x00000080)
  027373: line 9543 define RCC_APB1LPENR_TIM14LPEN ((uint32_t)0x00000100)
  0273a5: line 9547 define RCC_APB1LPENR_WWDGLPEN ((uint32_t)0x00000800)
  0273d6: line 9548 define RCC_APB1LPENR_SPI2LPEN ((uint32_t)0x00004000)
  027407: line 9549 define RCC_APB1LPENR_SPI3LPEN ((uint32_t)0x00008000)
  027438: line 9553 define RCC_APB1LPENR_USART2LPEN ((uint32_t)0x00020000)
  02746b: line 9554 define RCC_APB1LPENR_USART3LPEN ((uint32_t)0x00040000)
  02749e: line 9555 define RCC_APB1LPENR_UART4LPEN ((uint32_t)0x00080000)
  0274d0: line 9556 define RCC_APB1LPENR_UART5LPEN ((uint32_t)0x00100000)
  027502: line 9557 define RCC_APB1LPENR_I2C1LPEN ((uint32_t)0x00200000)
  027533: line 9558 define RCC_APB1LPENR_I2C2LPEN ((uint32_t)0x00400000)
  027564: line 9559 define RCC_APB1LPENR_I2C3LPEN ((uint32_t)0x00800000)
  027595: line 9563 define RCC_APB1LPENR_CAN1LPEN ((uint32_t)0x02000000)
  0275c6: line 9564 define RCC_APB1LPENR_CAN2LPEN ((uint32_t)0x04000000)
  0275f7: line 9568 define RCC_APB1LPENR_PWRLPEN ((uint32_t)0x10000000)
  027627: line 9569 define RCC_APB1LPENR_DACLPEN ((uint32_t)0x20000000)
  027657: line 9570 define RCC_APB1LPENR_UART7LPEN ((uint32_t)0x40000000)
  027689: line 9571 define RCC_APB1LPENR_UART8LPEN ((uint32_t)0x80000000)
  0276bb: line 9574 define RCC_APB2LPENR_TIM1LPEN ((uint32_t)0x00000001)
  0276ec: line 9575 define RCC_APB2LPENR_TIM8LPEN ((uint32_t)0x00000002)
  02771d: line 9576 define RCC_APB2LPENR_USART1LPEN ((uint32_t)0x00000010)
  027750: line 9577 define RCC_APB2LPENR_USART6LPEN ((uint32_t)0x00000020)
  027783: line 9578 define RCC_APB2LPENR_UART9LPEN ((uint32_t)0x00000040)
  0277b5: line 9579 define RCC_APB2LPENR_UART10LPEN ((uint32_t)0x00000080)
  0277e8: line 9580 define RCC_APB2LPENR_ADC1LPEN ((uint32_t)0x00000100)
  027819: line 9581 define RCC_APB2LPENR_ADC2PEN ((uint32_t)0x00000200)
  027849: line 9582 define RCC_APB2LPENR_ADC3LPEN ((uint32_t)0x00000400)
  02787a: line 9583 define RCC_APB2LPENR_SDIOLPEN ((uint32_t)0x00000800)
  0278ab: line 9584 define RCC_APB2LPENR_SPI1LPEN ((uint32_t)0x00001000)
  0278dc: line 9585 define RCC_APB2LPENR_SPI4LPEN ((uint32_t)0x00002000)
  02790d: line 9586 define RCC_APB2LPENR_SYSCFGLPEN ((uint32_t)0x00004000)
  027940: line 9587 define RCC_APB2LPENR_TIM9LPEN ((uint32_t)0x00010000)
  027971: line 9588 define RCC_APB2LPENR_TIM10LPEN ((uint32_t)0x00020000)
  0279a3: line 9589 define RCC_APB2LPENR_TIM11LPEN ((uint32_t)0x00040000)
  0279d5: line 9590 define RCC_APB2LPENR_SPI5LPEN ((uint32_t)0x00100000)
  027a06: line 9591 define RCC_APB2LPENR_SPI6LPEN ((uint32_t)0x00200000)
  027a37: line 9592 define RCC_APB2LPENR_SAI1LPEN ((uint32_t)0x00400000)
  027a68: line 9596 define RCC_APB2LPENR_LTDCLPEN ((uint32_t)0x04000000)
  027a99: line 9608 define RCC_BDCR_LSEON ((uint32_t)0x00000001)
  027ac2: line 9609 define RCC_BDCR_LSERDY ((uint32_t)0x00000002)
  027aec: line 9610 define RCC_BDCR_LSEBYP ((uint32_t)0x00000004)
  027b16: line 9611 define RCC_BDCR_LSEMOD ((uint32_t)0x00000008)
  027b40: line 9613 define RCC_BDCR_RTCSEL ((uint32_t)0x00000300)
  027b6a: line 9614 define RCC_BDCR_RTCSEL_0 ((uint32_t)0x00000100)
  027b96: line 9615 define RCC_BDCR_RTCSEL_1 ((uint32_t)0x00000200)
  027bc2: line 9617 define RCC_BDCR_RTCEN ((uint32_t)0x00008000)
  027beb: line 9618 define RCC_BDCR_BDRST ((uint32_t)0x00010000)
  027c14: line 9621 define RCC_CSR_LSION ((uint32_t)0x00000001)
  027c3c: line 9622 define RCC_CSR_LSIRDY ((uint32_t)0x00000002)
  027c65: line 9623 define RCC_CSR_RMVF ((uint32_t)0x01000000)
  027c8c: line 9624 define RCC_CSR_BORRSTF ((uint32_t)0x02000000)
  027cb6: line 9625 define RCC_CSR_PADRSTF ((uint32_t)0x04000000)
  027ce0: line 9626 define RCC_CSR_PORRSTF ((uint32_t)0x08000000)
  027d0a: line 9627 define RCC_CSR_SFTRSTF ((uint32_t)0x10000000)
  027d34: line 9628 define RCC_CSR_WDGRSTF ((uint32_t)0x20000000)
  027d5e: line 9629 define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000)
  027d89: line 9630 define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000)
  027db4: line 9633 define RCC_SSCGR_MODPER ((uint32_t)0x00001FFF)
  027ddf: line 9634 define RCC_SSCGR_INCSTEP ((uint32_t)0x0FFFE000)
  027e0b: line 9635 define RCC_SSCGR_SPREADSEL ((uint32_t)0x40000000)
  027e39: line 9636 define RCC_SSCGR_SSCGEN ((uint32_t)0x80000000)
  027e64: line 9639 define RCC_PLLI2SCFGR_PLLI2SM ((uint32_t)0x0000003F)
  027e95: line 9640 define RCC_PLLI2SCFGR_PLLI2SM_0 ((uint32_t)0x00000001)
  027ec8: line 9641 define RCC_PLLI2SCFGR_PLLI2SM_1 ((uint32_t)0x00000002)
  027efb: line 9642 define RCC_PLLI2SCFGR_PLLI2SM_2 ((uint32_t)0x00000004)
  027f2e: line 9643 define RCC_PLLI2SCFGR_PLLI2SM_3 ((uint32_t)0x00000008)
  027f61: line 9644 define RCC_PLLI2SCFGR_PLLI2SM_4 ((uint32_t)0x00000010)
  027f94: line 9645 define RCC_PLLI2SCFGR_PLLI2SM_5 ((uint32_t)0x00000020)
  027fc7: line 9647 define RCC_PLLI2SCFGR_PLLI2SN ((uint32_t)0x00007FC0)
  027ff8: line 9648 define RCC_PLLI2SCFGR_PLLI2SN_0 ((uint32_t)0x00000040)
  02802b: line 9649 define RCC_PLLI2SCFGR_PLLI2SN_1 ((uint32_t)0x00000080)
  02805e: line 9650 define RCC_PLLI2SCFGR_PLLI2SN_2 ((uint32_t)0x00000100)
  028091: line 9651 define RCC_PLLI2SCFGR_PLLI2SN_3 ((uint32_t)0x00000200)
  0280c4: line 9652 define RCC_PLLI2SCFGR_PLLI2SN_4 ((uint32_t)0x00000400)
  0280f7: line 9653 define RCC_PLLI2SCFGR_PLLI2SN_5 ((uint32_t)0x00000800)
  02812a: line 9654 define RCC_PLLI2SCFGR_PLLI2SN_6 ((uint32_t)0x00001000)
  02815d: line 9655 define RCC_PLLI2SCFGR_PLLI2SN_7 ((uint32_t)0x00002000)
  028190: line 9656 define RCC_PLLI2SCFGR_PLLI2SN_8 ((uint32_t)0x00004000)
  0281c3: line 9668 define RCC_PLLI2SCFGR_PLLI2SQ ((uint32_t)0x0F000000)
  0281f4: line 9669 define RCC_PLLI2SCFGR_PLLI2SQ_0 ((uint32_t)0x01000000)
  028227: line 9670 define RCC_PLLI2SCFGR_PLLI2SQ_1 ((uint32_t)0x02000000)
  02825a: line 9671 define RCC_PLLI2SCFGR_PLLI2SQ_2 ((uint32_t)0x04000000)
  02828d: line 9672 define RCC_PLLI2SCFGR_PLLI2SQ_3 ((uint32_t)0x08000000)
  0282c0: line 9674 define RCC_PLLI2SCFGR_PLLI2SR ((uint32_t)0x70000000)
  0282f1: line 9675 define RCC_PLLI2SCFGR_PLLI2SR_0 ((uint32_t)0x10000000)
  028324: line 9676 define RCC_PLLI2SCFGR_PLLI2SR_1 ((uint32_t)0x20000000)
  028357: line 9677 define RCC_PLLI2SCFGR_PLLI2SR_2 ((uint32_t)0x40000000)
  02838a: line 9690 define RCC_PLLSAICFGR_PLLSAIN ((uint32_t)0x00007FC0)
  0283bb: line 9691 define RCC_PLLSAICFGR_PLLSAIN_0 ((uint32_t)0x00000040)
  0283ee: line 9692 define RCC_PLLSAICFGR_PLLSAIN_1 ((uint32_t)0x00000080)
  028421: line 9693 define RCC_PLLSAICFGR_PLLSAIN_2 ((uint32_t)0x00000100)
  028454: line 9694 define RCC_PLLSAICFGR_PLLSAIN_3 ((uint32_t)0x00000200)
  028487: line 9695 define RCC_PLLSAICFGR_PLLSAIN_4 ((uint32_t)0x00000400)
  0284ba: line 9696 define RCC_PLLSAICFGR_PLLSAIN_5 ((uint32_t)0x00000800)
  0284ed: line 9697 define RCC_PLLSAICFGR_PLLSAIN_6 ((uint32_t)0x00001000)
  028520: line 9698 define RCC_PLLSAICFGR_PLLSAIN_7 ((uint32_t)0x00002000)
  028553: line 9699 define RCC_PLLSAICFGR_PLLSAIN_8 ((uint32_t)0x00004000)
  028586: line 9707 define RCC_PLLSAICFGR_PLLSAIQ ((uint32_t)0x0F000000)
  0285b7: line 9708 define RCC_PLLSAICFGR_PLLSAIQ_0 ((uint32_t)0x01000000)
  0285ea: line 9709 define RCC_PLLSAICFGR_PLLSAIQ_1 ((uint32_t)0x02000000)
  02861d: line 9710 define RCC_PLLSAICFGR_PLLSAIQ_2 ((uint32_t)0x04000000)
  028650: line 9711 define RCC_PLLSAICFGR_PLLSAIQ_3 ((uint32_t)0x08000000)
  028683: line 9713 define RCC_PLLSAICFGR_PLLSAIR ((uint32_t)0x70000000)
  0286b4: line 9714 define RCC_PLLSAICFGR_PLLSAIR_0 ((uint32_t)0x10000000)
  0286e7: line 9715 define RCC_PLLSAICFGR_PLLSAIR_1 ((uint32_t)0x20000000)
  02871a: line 9716 define RCC_PLLSAICFGR_PLLSAIR_2 ((uint32_t)0x40000000)
  02874d: line 9719 define RCC_DCKCFGR_PLLI2SDIVQ ((uint32_t)0x0000001F)
  02877e: line 9720 define RCC_DCKCFGR_PLLSAIDIVQ ((uint32_t)0x00001F00)
  0287af: line 9721 define RCC_DCKCFGR_PLLSAIDIVR ((uint32_t)0x00030000)
  0287e0: line 9745 define RCC_DCKCFGR_SAI1ASRC ((uint32_t)0x00300000)
  02880f: line 9746 define RCC_DCKCFGR_SAI1ASRC_0 ((uint32_t)0x00100000)
  028840: line 9747 define RCC_DCKCFGR_SAI1ASRC_1 ((uint32_t)0x00200000)
  028871: line 9754 define RCC_DCKCFGR_SAI1BSRC ((uint32_t)0x00C00000)
  0288a0: line 9755 define RCC_DCKCFGR_SAI1BSRC_0 ((uint32_t)0x00400000)
  0288d1: line 9756 define RCC_DCKCFGR_SAI1BSRC_1 ((uint32_t)0x00800000)
  028902: line 9763 define RCC_DCKCFGR_TIMPRE ((uint32_t)0x01000000)
  02892f: line 9828 define RNG_CR_RNGEN ((uint32_t)0x00000004)
  028956: line 9829 define RNG_CR_IE ((uint32_t)0x00000008)
  02897a: line 9832 define RNG_SR_DRDY ((uint32_t)0x00000001)
  0289a0: line 9833 define RNG_SR_CECS ((uint32_t)0x00000002)
  0289c6: line 9834 define RNG_SR_SECS ((uint32_t)0x00000004)
  0289ec: line 9835 define RNG_SR_CEIS ((uint32_t)0x00000020)
  028a12: line 9836 define RNG_SR_SEIS ((uint32_t)0x00000040)
  028a38: line 9844 define RTC_TR_PM ((uint32_t)0x00400000)
  028a5c: line 9845 define RTC_TR_HT ((uint32_t)0x00300000)
  028a80: line 9846 define RTC_TR_HT_0 ((uint32_t)0x00100000)
  028aa6: line 9847 define RTC_TR_HT_1 ((uint32_t)0x00200000)
  028acc: line 9848 define RTC_TR_HU ((uint32_t)0x000F0000)
  028af0: line 9849 define RTC_TR_HU_0 ((uint32_t)0x00010000)
  028b16: line 9850 define RTC_TR_HU_1 ((uint32_t)0x00020000)
  028b3c: line 9851 define RTC_TR_HU_2 ((uint32_t)0x00040000)
  028b62: line 9852 define RTC_TR_HU_3 ((uint32_t)0x00080000)
  028b88: line 9853 define RTC_TR_MNT ((uint32_t)0x00007000)
  028bad: line 9854 define RTC_TR_MNT_0 ((uint32_t)0x00001000)
  028bd4: line 9855 define RTC_TR_MNT_1 ((uint32_t)0x00002000)
  028bfb: line 9856 define RTC_TR_MNT_2 ((uint32_t)0x00004000)
  028c22: line 9857 define RTC_TR_MNU ((uint32_t)0x00000F00)
  028c47: line 9858 define RTC_TR_MNU_0 ((uint32_t)0x00000100)
  028c6e: line 9859 define RTC_TR_MNU_1 ((uint32_t)0x00000200)
  028c95: line 9860 define RTC_TR_MNU_2 ((uint32_t)0x00000400)
  028cbc: line 9861 define RTC_TR_MNU_3 ((uint32_t)0x00000800)
  028ce3: line 9862 define RTC_TR_ST ((uint32_t)0x00000070)
  028d07: line 9863 define RTC_TR_ST_0 ((uint32_t)0x00000010)
  028d2d: line 9864 define RTC_TR_ST_1 ((uint32_t)0x00000020)
  028d53: line 9865 define RTC_TR_ST_2 ((uint32_t)0x00000040)
  028d79: line 9866 define RTC_TR_SU ((uint32_t)0x0000000F)
  028d9d: line 9867 define RTC_TR_SU_0 ((uint32_t)0x00000001)
  028dc3: line 9868 define RTC_TR_SU_1 ((uint32_t)0x00000002)
  028de9: line 9869 define RTC_TR_SU_2 ((uint32_t)0x00000004)
  028e0f: line 9870 define RTC_TR_SU_3 ((uint32_t)0x00000008)
  028e35: line 9873 define RTC_DR_YT ((uint32_t)0x00F00000)
  028e59: line 9874 define RTC_DR_YT_0 ((uint32_t)0x00100000)
  028e7f: line 9875 define RTC_DR_YT_1 ((uint32_t)0x00200000)
  028ea5: line 9876 define RTC_DR_YT_2 ((uint32_t)0x00400000)
  028ecb: line 9877 define RTC_DR_YT_3 ((uint32_t)0x00800000)
  028ef1: line 9878 define RTC_DR_YU ((uint32_t)0x000F0000)
  028f15: line 9879 define RTC_DR_YU_0 ((uint32_t)0x00010000)
  028f3b: line 9880 define RTC_DR_YU_1 ((uint32_t)0x00020000)
  028f61: line 9881 define RTC_DR_YU_2 ((uint32_t)0x00040000)
  028f87: line 9882 define RTC_DR_YU_3 ((uint32_t)0x00080000)
  028fad: line 9883 define RTC_DR_WDU ((uint32_t)0x0000E000)
  028fd2: line 9884 define RTC_DR_WDU_0 ((uint32_t)0x00002000)
  028ff9: line 9885 define RTC_DR_WDU_1 ((uint32_t)0x00004000)
  029020: line 9886 define RTC_DR_WDU_2 ((uint32_t)0x00008000)
  029047: line 9887 define RTC_DR_MT ((uint32_t)0x00001000)
  02906b: line 9888 define RTC_DR_MU ((uint32_t)0x00000F00)
  02908f: line 9889 define RTC_DR_MU_0 ((uint32_t)0x00000100)
  0290b5: line 9890 define RTC_DR_MU_1 ((uint32_t)0x00000200)
  0290db: line 9891 define RTC_DR_MU_2 ((uint32_t)0x00000400)
  029101: line 9892 define RTC_DR_MU_3 ((uint32_t)0x00000800)
  029127: line 9893 define RTC_DR_DT ((uint32_t)0x00000030)
  02914b: line 9894 define RTC_DR_DT_0 ((uint32_t)0x00000010)
  029171: line 9895 define RTC_DR_DT_1 ((uint32_t)0x00000020)
  029197: line 9896 define RTC_DR_DU ((uint32_t)0x0000000F)
  0291bb: line 9897 define RTC_DR_DU_0 ((uint32_t)0x00000001)
  0291e1: line 9898 define RTC_DR_DU_1 ((uint32_t)0x00000002)
  029207: line 9899 define RTC_DR_DU_2 ((uint32_t)0x00000004)
  02922d: line 9900 define RTC_DR_DU_3 ((uint32_t)0x00000008)
  029253: line 9903 define RTC_CR_COE ((uint32_t)0x00800000)
  029278: line 9904 define RTC_CR_OSEL ((uint32_t)0x00600000)
  02929e: line 9905 define RTC_CR_OSEL_0 ((uint32_t)0x00200000)
  0292c6: line 9906 define RTC_CR_OSEL_1 ((uint32_t)0x00400000)
  0292ee: line 9907 define RTC_CR_POL ((uint32_t)0x00100000)
  029313: line 9908 define RTC_CR_COSEL ((uint32_t)0x00080000)
  02933a: line 9909 define RTC_CR_BCK ((uint32_t)0x00040000)
  02935f: line 9910 define RTC_CR_SUB1H ((uint32_t)0x00020000)
  029386: line 9911 define RTC_CR_ADD1H ((uint32_t)0x00010000)
  0293ad: line 9912 define RTC_CR_TSIE ((uint32_t)0x00008000)
  0293d3: line 9913 define RTC_CR_WUTIE ((uint32_t)0x00004000)
  0293fa: line 9914 define RTC_CR_ALRBIE ((uint32_t)0x00002000)
  029422: line 9915 define RTC_CR_ALRAIE ((uint32_t)0x00001000)
  02944a: line 9916 define RTC_CR_TSE ((uint32_t)0x00000800)
  02946f: line 9917 define RTC_CR_WUTE ((uint32_t)0x00000400)
  029495: line 9918 define RTC_CR_ALRBE ((uint32_t)0x00000200)
  0294bc: line 9919 define RTC_CR_ALRAE ((uint32_t)0x00000100)
  0294e3: line 9920 define RTC_CR_DCE ((uint32_t)0x00000080)
  029508: line 9921 define RTC_CR_FMT ((uint32_t)0x00000040)
  02952d: line 9922 define RTC_CR_BYPSHAD ((uint32_t)0x00000020)
  029556: line 9923 define RTC_CR_REFCKON ((uint32_t)0x00000010)
  02957f: line 9924 define RTC_CR_TSEDGE ((uint32_t)0x00000008)
  0295a7: line 9925 define RTC_CR_WUCKSEL ((uint32_t)0x00000007)
  0295d0: line 9926 define RTC_CR_WUCKSEL_0 ((uint32_t)0x00000001)
  0295fb: line 9927 define RTC_CR_WUCKSEL_1 ((uint32_t)0x00000002)
  029626: line 9928 define RTC_CR_WUCKSEL_2 ((uint32_t)0x00000004)
  029651: line 9931 define RTC_ISR_RECALPF ((uint32_t)0x00010000)
  02967b: line 9932 define RTC_ISR_TAMP1F ((uint32_t)0x00002000)
  0296a4: line 9933 define RTC_ISR_TAMP2F ((uint32_t)0x00004000)
  0296cd: line 9934 define RTC_ISR_TSOVF ((uint32_t)0x00001000)
  0296f5: line 9935 define RTC_ISR_TSF ((uint32_t)0x00000800)
  02971b: line 9936 define RTC_ISR_WUTF ((uint32_t)0x00000400)
  029742: line 9937 define RTC_ISR_ALRBF ((uint32_t)0x00000200)
  02976a: line 9938 define RTC_ISR_ALRAF ((uint32_t)0x00000100)
  029792: line 9939 define RTC_ISR_INIT ((uint32_t)0x00000080)
  0297b9: line 9940 define RTC_ISR_INITF ((uint32_t)0x00000040)
  0297e1: line 9941 define RTC_ISR_RSF ((uint32_t)0x00000020)
  029807: line 9942 define RTC_ISR_INITS ((uint32_t)0x00000010)
  02982f: line 9943 define RTC_ISR_SHPF ((uint32_t)0x00000008)
  029856: line 9944 define RTC_ISR_WUTWF ((uint32_t)0x00000004)
  02987e: line 9945 define RTC_ISR_ALRBWF ((uint32_t)0x00000002)
  0298a7: line 9946 define RTC_ISR_ALRAWF ((uint32_t)0x00000001)
  0298d0: line 9949 define RTC_PRER_PREDIV_A ((uint32_t)0x007F0000)
  0298fc: line 9950 define RTC_PRER_PREDIV_S ((uint32_t)0x00001FFF)
  029928: line 9953 define RTC_WUTR_WUT ((uint32_t)0x0000FFFF)
  02994f: line 9956 define RTC_CALIBR_DCS ((uint32_t)0x00000080)
  029978: line 9957 define RTC_CALIBR_DC ((uint32_t)0x0000001F)
  0299a0: line 9960 define RTC_ALRMAR_MSK4 ((uint32_t)0x80000000)
  0299ca: line 9961 define RTC_ALRMAR_WDSEL ((uint32_t)0x40000000)
  0299f5: line 9962 define RTC_ALRMAR_DT ((uint32_t)0x30000000)
  029a1d: line 9963 define RTC_ALRMAR_DT_0 ((uint32_t)0x10000000)
  029a47: line 9964 define RTC_ALRMAR_DT_1 ((uint32_t)0x20000000)
  029a71: line 9965 define RTC_ALRMAR_DU ((uint32_t)0x0F000000)
  029a99: line 9966 define RTC_ALRMAR_DU_0 ((uint32_t)0x01000000)
  029ac3: line 9967 define RTC_ALRMAR_DU_1 ((uint32_t)0x02000000)
  029aed: line 9968 define RTC_ALRMAR_DU_2 ((uint32_t)0x04000000)
  029b17: line 9969 define RTC_ALRMAR_DU_3 ((uint32_t)0x08000000)
  029b41: line 9970 define RTC_ALRMAR_MSK3 ((uint32_t)0x00800000)
  029b6b: line 9971 define RTC_ALRMAR_PM ((uint32_t)0x00400000)
  029b93: line 9972 define RTC_ALRMAR_HT ((uint32_t)0x00300000)
  029bbb: line 9973 define RTC_ALRMAR_HT_0 ((uint32_t)0x00100000)
  029be5: line 9974 define RTC_ALRMAR_HT_1 ((uint32_t)0x00200000)
  029c0f: line 9975 define RTC_ALRMAR_HU ((uint32_t)0x000F0000)
  029c37: line 9976 define RTC_ALRMAR_HU_0 ((uint32_t)0x00010000)
  029c61: line 9977 define RTC_ALRMAR_HU_1 ((uint32_t)0x00020000)
  029c8b: line 9978 define RTC_ALRMAR_HU_2 ((uint32_t)0x00040000)
  029cb5: line 9979 define RTC_ALRMAR_HU_3 ((uint32_t)0x00080000)
  029cdf: line 9980 define RTC_ALRMAR_MSK2 ((uint32_t)0x00008000)
  029d09: line 9981 define RTC_ALRMAR_MNT ((uint32_t)0x00007000)
  029d32: line 9982 define RTC_ALRMAR_MNT_0 ((uint32_t)0x00001000)
  029d5d: line 9983 define RTC_ALRMAR_MNT_1 ((uint32_t)0x00002000)
  029d88: line 9984 define RTC_ALRMAR_MNT_2 ((uint32_t)0x00004000)
  029db3: line 9985 define RTC_ALRMAR_MNU ((uint32_t)0x00000F00)
  029ddc: line 9986 define RTC_ALRMAR_MNU_0 ((uint32_t)0x00000100)
  029e07: line 9987 define RTC_ALRMAR_MNU_1 ((uint32_t)0x00000200)
  029e32: line 9988 define RTC_ALRMAR_MNU_2 ((uint32_t)0x00000400)
  029e5d: line 9989 define RTC_ALRMAR_MNU_3 ((uint32_t)0x00000800)
  029e88: line 9990 define RTC_ALRMAR_MSK1 ((uint32_t)0x00000080)
  029eb2: line 9991 define RTC_ALRMAR_ST ((uint32_t)0x00000070)
  029eda: line 9992 define RTC_ALRMAR_ST_0 ((uint32_t)0x00000010)
  029f04: line 9993 define RTC_ALRMAR_ST_1 ((uint32_t)0x00000020)
  029f2e: line 9994 define RTC_ALRMAR_ST_2 ((uint32_t)0x00000040)
  029f58: line 9995 define RTC_ALRMAR_SU ((uint32_t)0x0000000F)
  029f80: line 9996 define RTC_ALRMAR_SU_0 ((uint32_t)0x00000001)
  029faa: line 9997 define RTC_ALRMAR_SU_1 ((uint32_t)0x00000002)
  029fd4: line 9998 define RTC_ALRMAR_SU_2 ((uint32_t)0x00000004)
  029ffe: line 9999 define RTC_ALRMAR_SU_3 ((uint32_t)0x00000008)
  02a028: line 10002 define RTC_ALRMBR_MSK4 ((uint32_t)0x80000000)
  02a052: line 10003 define RTC_ALRMBR_WDSEL ((uint32_t)0x40000000)
  02a07d: line 10004 define RTC_ALRMBR_DT ((uint32_t)0x30000000)
  02a0a5: line 10005 define RTC_ALRMBR_DT_0 ((uint32_t)0x10000000)
  02a0cf: line 10006 define RTC_ALRMBR_DT_1 ((uint32_t)0x20000000)
  02a0f9: line 10007 define RTC_ALRMBR_DU ((uint32_t)0x0F000000)
  02a121: line 10008 define RTC_ALRMBR_DU_0 ((uint32_t)0x01000000)
  02a14b: line 10009 define RTC_ALRMBR_DU_1 ((uint32_t)0x02000000)
  02a175: line 10010 define RTC_ALRMBR_DU_2 ((uint32_t)0x04000000)
  02a19f: line 10011 define RTC_ALRMBR_DU_3 ((uint32_t)0x08000000)
  02a1c9: line 10012 define RTC_ALRMBR_MSK3 ((uint32_t)0x00800000)
  02a1f3: line 10013 define RTC_ALRMBR_PM ((uint32_t)0x00400000)
  02a21b: line 10014 define RTC_ALRMBR_HT ((uint32_t)0x00300000)
  02a243: line 10015 define RTC_ALRMBR_HT_0 ((uint32_t)0x00100000)
  02a26d: line 10016 define RTC_ALRMBR_HT_1 ((uint32_t)0x00200000)
  02a297: line 10017 define RTC_ALRMBR_HU ((uint32_t)0x000F0000)
  02a2bf: line 10018 define RTC_ALRMBR_HU_0 ((uint32_t)0x00010000)
  02a2e9: line 10019 define RTC_ALRMBR_HU_1 ((uint32_t)0x00020000)
  02a313: line 10020 define RTC_ALRMBR_HU_2 ((uint32_t)0x00040000)
  02a33d: line 10021 define RTC_ALRMBR_HU_3 ((uint32_t)0x00080000)
  02a367: line 10022 define RTC_ALRMBR_MSK2 ((uint32_t)0x00008000)
  02a391: line 10023 define RTC_ALRMBR_MNT ((uint32_t)0x00007000)
  02a3ba: line 10024 define RTC_ALRMBR_MNT_0 ((uint32_t)0x00001000)
  02a3e5: line 10025 define RTC_ALRMBR_MNT_1 ((uint32_t)0x00002000)
  02a410: line 10026 define RTC_ALRMBR_MNT_2 ((uint32_t)0x00004000)
  02a43b: line 10027 define RTC_ALRMBR_MNU ((uint32_t)0x00000F00)
  02a464: line 10028 define RTC_ALRMBR_MNU_0 ((uint32_t)0x00000100)
  02a48f: line 10029 define RTC_ALRMBR_MNU_1 ((uint32_t)0x00000200)
  02a4ba: line 10030 define RTC_ALRMBR_MNU_2 ((uint32_t)0x00000400)
  02a4e5: line 10031 define RTC_ALRMBR_MNU_3 ((uint32_t)0x00000800)
  02a510: line 10032 define RTC_ALRMBR_MSK1 ((uint32_t)0x00000080)
  02a53a: line 10033 define RTC_ALRMBR_ST ((uint32_t)0x00000070)
  02a562: line 10034 define RTC_ALRMBR_ST_0 ((uint32_t)0x00000010)
  02a58c: line 10035 define RTC_ALRMBR_ST_1 ((uint32_t)0x00000020)
  02a5b6: line 10036 define RTC_ALRMBR_ST_2 ((uint32_t)0x00000040)
  02a5e0: line 10037 define RTC_ALRMBR_SU ((uint32_t)0x0000000F)
  02a608: line 10038 define RTC_ALRMBR_SU_0 ((uint32_t)0x00000001)
  02a632: line 10039 define RTC_ALRMBR_SU_1 ((uint32_t)0x00000002)
  02a65c: line 10040 define RTC_ALRMBR_SU_2 ((uint32_t)0x00000004)
  02a686: line 10041 define RTC_ALRMBR_SU_3 ((uint32_t)0x00000008)
  02a6b0: line 10044 define RTC_WPR_KEY ((uint32_t)0x000000FF)
  02a6d6: line 10047 define RTC_SSR_SS ((uint32_t)0x0000FFFF)
  02a6fb: line 10050 define RTC_SHIFTR_SUBFS ((uint32_t)0x00007FFF)
  02a726: line 10051 define RTC_SHIFTR_ADD1S ((uint32_t)0x80000000)
  02a751: line 10054 define RTC_TSTR_PM ((uint32_t)0x00400000)
  02a777: line 10055 define RTC_TSTR_HT ((uint32_t)0x00300000)
  02a79d: line 10056 define RTC_TSTR_HT_0 ((uint32_t)0x00100000)
  02a7c5: line 10057 define RTC_TSTR_HT_1 ((uint32_t)0x00200000)
  02a7ed: line 10058 define RTC_TSTR_HU ((uint32_t)0x000F0000)
  02a813: line 10059 define RTC_TSTR_HU_0 ((uint32_t)0x00010000)
  02a83b: line 10060 define RTC_TSTR_HU_1 ((uint32_t)0x00020000)
  02a863: line 10061 define RTC_TSTR_HU_2 ((uint32_t)0x00040000)
  02a88b: line 10062 define RTC_TSTR_HU_3 ((uint32_t)0x00080000)
  02a8b3: line 10063 define RTC_TSTR_MNT ((uint32_t)0x00007000)
  02a8da: line 10064 define RTC_TSTR_MNT_0 ((uint32_t)0x00001000)
  02a903: line 10065 define RTC_TSTR_MNT_1 ((uint32_t)0x00002000)
  02a92c: line 10066 define RTC_TSTR_MNT_2 ((uint32_t)0x00004000)
  02a955: line 10067 define RTC_TSTR_MNU ((uint32_t)0x00000F00)
  02a97c: line 10068 define RTC_TSTR_MNU_0 ((uint32_t)0x00000100)
  02a9a5: line 10069 define RTC_TSTR_MNU_1 ((uint32_t)0x00000200)
  02a9ce: line 10070 define RTC_TSTR_MNU_2 ((uint32_t)0x00000400)
  02a9f7: line 10071 define RTC_TSTR_MNU_3 ((uint32_t)0x00000800)
  02aa20: line 10072 define RTC_TSTR_ST ((uint32_t)0x00000070)
  02aa46: line 10073 define RTC_TSTR_ST_0 ((uint32_t)0x00000010)
  02aa6e: line 10074 define RTC_TSTR_ST_1 ((uint32_t)0x00000020)
  02aa96: line 10075 define RTC_TSTR_ST_2 ((uint32_t)0x00000040)
  02aabe: line 10076 define RTC_TSTR_SU ((uint32_t)0x0000000F)
  02aae4: line 10077 define RTC_TSTR_SU_0 ((uint32_t)0x00000001)
  02ab0c: line 10078 define RTC_TSTR_SU_1 ((uint32_t)0x00000002)
  02ab34: line 10079 define RTC_TSTR_SU_2 ((uint32_t)0x00000004)
  02ab5c: line 10080 define RTC_TSTR_SU_3 ((uint32_t)0x00000008)
  02ab84: line 10083 define RTC_TSDR_WDU ((uint32_t)0x0000E000)
  02abab: line 10084 define RTC_TSDR_WDU_0 ((uint32_t)0x00002000)
  02abd4: line 10085 define RTC_TSDR_WDU_1 ((uint32_t)0x00004000)
  02abfd: line 10086 define RTC_TSDR_WDU_2 ((uint32_t)0x00008000)
  02ac26: line 10087 define RTC_TSDR_MT ((uint32_t)0x00001000)
  02ac4c: line 10088 define RTC_TSDR_MU ((uint32_t)0x00000F00)
  02ac72: line 10089 define RTC_TSDR_MU_0 ((uint32_t)0x00000100)
  02ac9a: line 10090 define RTC_TSDR_MU_1 ((uint32_t)0x00000200)
  02acc2: line 10091 define RTC_TSDR_MU_2 ((uint32_t)0x00000400)
  02acea: line 10092 define RTC_TSDR_MU_3 ((uint32_t)0x00000800)
  02ad12: line 10093 define RTC_TSDR_DT ((uint32_t)0x00000030)
  02ad38: line 10094 define RTC_TSDR_DT_0 ((uint32_t)0x00000010)
  02ad60: line 10095 define RTC_TSDR_DT_1 ((uint32_t)0x00000020)
  02ad88: line 10096 define RTC_TSDR_DU ((uint32_t)0x0000000F)
  02adae: line 10097 define RTC_TSDR_DU_0 ((uint32_t)0x00000001)
  02add6: line 10098 define RTC_TSDR_DU_1 ((uint32_t)0x00000002)
  02adfe: line 10099 define RTC_TSDR_DU_2 ((uint32_t)0x00000004)
  02ae26: line 10100 define RTC_TSDR_DU_3 ((uint32_t)0x00000008)
  02ae4e: line 10103 define RTC_TSSSR_SS ((uint32_t)0x0000FFFF)
  02ae75: line 10106 define RTC_CALR_CALP ((uint32_t)0x00008000)
  02ae9d: line 10107 define RTC_CALR_CALW8 ((uint32_t)0x00004000)
  02aec6: line 10108 define RTC_CALR_CALW16 ((uint32_t)0x00002000)
  02aef0: line 10109 define RTC_CALR_CALM ((uint32_t)0x000001FF)
  02af18: line 10110 define RTC_CALR_CALM_0 ((uint32_t)0x00000001)
  02af42: line 10111 define RTC_CALR_CALM_1 ((uint32_t)0x00000002)
  02af6c: line 10112 define RTC_CALR_CALM_2 ((uint32_t)0x00000004)
  02af96: line 10113 define RTC_CALR_CALM_3 ((uint32_t)0x00000008)
  02afc0: line 10114 define RTC_CALR_CALM_4 ((uint32_t)0x00000010)
  02afea: line 10115 define RTC_CALR_CALM_5 ((uint32_t)0x00000020)
  02b014: line 10116 define RTC_CALR_CALM_6 ((uint32_t)0x00000040)
  02b03e: line 10117 define RTC_CALR_CALM_7 ((uint32_t)0x00000080)
  02b068: line 10118 define RTC_CALR_CALM_8 ((uint32_t)0x00000100)
  02b092: line 10121 define RTC_TAFCR_ALARMOUTTYPE ((uint32_t)0x00040000)
  02b0c3: line 10122 define RTC_TAFCR_TSINSEL ((uint32_t)0x00020000)
  02b0ef: line 10123 define RTC_TAFCR_TAMPINSEL ((uint32_t)0x00010000)
  02b11d: line 10124 define RTC_TAFCR_TAMPPUDIS ((uint32_t)0x00008000)
  02b14b: line 10125 define RTC_TAFCR_TAMPPRCH ((uint32_t)0x00006000)
  02b178: line 10126 define RTC_TAFCR_TAMPPRCH_0 ((uint32_t)0x00002000)
  02b1a7: line 10127 define RTC_TAFCR_TAMPPRCH_1 ((uint32_t)0x00004000)
  02b1d6: line 10128 define RTC_TAFCR_TAMPFLT ((uint32_t)0x00001800)
  02b202: line 10129 define RTC_TAFCR_TAMPFLT_0 ((uint32_t)0x00000800)
  02b230: line 10130 define RTC_TAFCR_TAMPFLT_1 ((uint32_t)0x00001000)
  02b25e: line 10131 define RTC_TAFCR_TAMPFREQ ((uint32_t)0x00000700)
  02b28b: line 10132 define RTC_TAFCR_TAMPFREQ_0 ((uint32_t)0x00000100)
  02b2ba: line 10133 define RTC_TAFCR_TAMPFREQ_1 ((uint32_t)0x00000200)
  02b2e9: line 10134 define RTC_TAFCR_TAMPFREQ_2 ((uint32_t)0x00000400)
  02b318: line 10135 define RTC_TAFCR_TAMPTS ((uint32_t)0x00000080)
  02b343: line 10136 define RTC_TAFCR_TAMP2TRG ((uint32_t)0x00000010)
  02b370: line 10137 define RTC_TAFCR_TAMP2E ((uint32_t)0x00000008)
  02b39b: line 10138 define RTC_TAFCR_TAMPIE ((uint32_t)0x00000004)
  02b3c6: line 10139 define RTC_TAFCR_TAMP1TRG ((uint32_t)0x00000002)
  02b3f3: line 10140 define RTC_TAFCR_TAMP1E ((uint32_t)0x00000001)
  02b41e: line 10143 define RTC_ALRMASSR_MASKSS ((uint32_t)0x0F000000)
  02b44c: line 10144 define RTC_ALRMASSR_MASKSS_0 ((uint32_t)0x01000000)
  02b47c: line 10145 define RTC_ALRMASSR_MASKSS_1 ((uint32_t)0x02000000)
  02b4ac: line 10146 define RTC_ALRMASSR_MASKSS_2 ((uint32_t)0x04000000)
  02b4dc: line 10147 define RTC_ALRMASSR_MASKSS_3 ((uint32_t)0x08000000)
  02b50c: line 10148 define RTC_ALRMASSR_SS ((uint32_t)0x00007FFF)
  02b536: line 10151 define RTC_ALRMBSSR_MASKSS ((uint32_t)0x0F000000)
  02b564: line 10152 define RTC_ALRMBSSR_MASKSS_0 ((uint32_t)0x01000000)
  02b594: line 10153 define RTC_ALRMBSSR_MASKSS_1 ((uint32_t)0x02000000)
  02b5c4: line 10154 define RTC_ALRMBSSR_MASKSS_2 ((uint32_t)0x04000000)
  02b5f4: line 10155 define RTC_ALRMBSSR_MASKSS_3 ((uint32_t)0x08000000)
  02b624: line 10156 define RTC_ALRMBSSR_SS ((uint32_t)0x00007FFF)
  02b64e: line 10159 define RTC_BKP0R ((uint32_t)0xFFFFFFFF)
  02b672: line 10162 define RTC_BKP1R ((uint32_t)0xFFFFFFFF)
  02b696: line 10165 define RTC_BKP2R ((uint32_t)0xFFFFFFFF)
  02b6ba: line 10168 define RTC_BKP3R ((uint32_t)0xFFFFFFFF)
  02b6de: line 10171 define RTC_BKP4R ((uint32_t)0xFFFFFFFF)
  02b702: line 10174 define RTC_BKP5R ((uint32_t)0xFFFFFFFF)
  02b726: line 10177 define RTC_BKP6R ((uint32_t)0xFFFFFFFF)
  02b74a: line 10180 define RTC_BKP7R ((uint32_t)0xFFFFFFFF)
  02b76e: line 10183 define RTC_BKP8R ((uint32_t)0xFFFFFFFF)
  02b792: line 10186 define RTC_BKP9R ((uint32_t)0xFFFFFFFF)
  02b7b6: line 10189 define RTC_BKP10R ((uint32_t)0xFFFFFFFF)
  02b7db: line 10192 define RTC_BKP11R ((uint32_t)0xFFFFFFFF)
  02b800: line 10195 define RTC_BKP12R ((uint32_t)0xFFFFFFFF)
  02b825: line 10198 define RTC_BKP13R ((uint32_t)0xFFFFFFFF)
  02b84a: line 10201 define RTC_BKP14R ((uint32_t)0xFFFFFFFF)
  02b86f: line 10204 define RTC_BKP15R ((uint32_t)0xFFFFFFFF)
  02b894: line 10207 define RTC_BKP16R ((uint32_t)0xFFFFFFFF)
  02b8b9: line 10210 define RTC_BKP17R ((uint32_t)0xFFFFFFFF)
  02b8de: line 10213 define RTC_BKP18R ((uint32_t)0xFFFFFFFF)
  02b903: line 10216 define RTC_BKP19R ((uint32_t)0xFFFFFFFF)
  02b928: line 10224 define SAI_GCR_SYNCIN ((uint32_t)0x00000003)
  02b951: line 10225 define SAI_GCR_SYNCIN_0 ((uint32_t)0x00000001)
  02b97c: line 10226 define SAI_GCR_SYNCIN_1 ((uint32_t)0x00000002)
  02b9a7: line 10228 define SAI_GCR_SYNCOUT ((uint32_t)0x00000030)
  02b9d1: line 10229 define SAI_GCR_SYNCOUT_0 ((uint32_t)0x00000010)
  02b9fd: line 10230 define SAI_GCR_SYNCOUT_1 ((uint32_t)0x00000020)
  02ba29: line 10233 define SAI_xCR1_MODE ((uint32_t)0x00000003)
  02ba51: line 10234 define SAI_xCR1_MODE_0 ((uint32_t)0x00000001)
  02ba7b: line 10235 define SAI_xCR1_MODE_1 ((uint32_t)0x00000002)
  02baa5: line 10237 define SAI_xCR1_PRTCFG ((uint32_t)0x0000000C)
  02bacf: line 10238 define SAI_xCR1_PRTCFG_0 ((uint32_t)0x00000004)
  02bafb: line 10239 define SAI_xCR1_PRTCFG_1 ((uint32_t)0x00000008)
  02bb27: line 10241 define SAI_xCR1_DS ((uint32_t)0x000000E0)
  02bb4d: line 10242 define SAI_xCR1_DS_0 ((uint32_t)0x00000020)
  02bb75: line 10243 define SAI_xCR1_DS_1 ((uint32_t)0x00000040)
  02bb9d: line 10244 define SAI_xCR1_DS_2 ((uint32_t)0x00000080)
  02bbc5: line 10246 define SAI_xCR1_LSBFIRST ((uint32_t)0x00000100)
  02bbf1: line 10247 define SAI_xCR1_CKSTR ((uint32_t)0x00000200)
  02bc1a: line 10249 define SAI_xCR1_SYNCEN ((uint32_t)0x00000C00)
  02bc44: line 10250 define SAI_xCR1_SYNCEN_0 ((uint32_t)0x00000400)
  02bc70: line 10251 define SAI_xCR1_SYNCEN_1 ((uint32_t)0x00000800)
  02bc9c: line 10253 define SAI_xCR1_MONO ((uint32_t)0x00001000)
  02bcc4: line 10254 define SAI_xCR1_OUTDRIV ((uint32_t)0x00002000)
  02bcef: line 10255 define SAI_xCR1_SAIEN ((uint32_t)0x00010000)
  02bd18: line 10256 define SAI_xCR1_DMAEN ((uint32_t)0x00020000)
  02bd41: line 10257 define SAI_xCR1_NODIV ((uint32_t)0x00080000)
  02bd6a: line 10259 define SAI_xCR1_MCKDIV ((uint32_t)0x00780000)
  02bd94: line 10260 define SAI_xCR1_MCKDIV_0 ((uint32_t)0x00080000)
  02bdc0: line 10261 define SAI_xCR1_MCKDIV_1 ((uint32_t)0x00100000)
  02bdec: line 10262 define SAI_xCR1_MCKDIV_2 ((uint32_t)0x00200000)
  02be18: line 10263 define SAI_xCR1_MCKDIV_3 ((uint32_t)0x00400000)
  02be44: line 10266 define SAI_xCR2_FTH ((uint32_t)0x00000003)
  02be6b: line 10267 define SAI_xCR2_FTH_0 ((uint32_t)0x00000001)
  02be94: line 10268 define SAI_xCR2_FTH_1 ((uint32_t)0x00000002)
  02bebd: line 10270 define SAI_xCR2_FFLUSH ((uint32_t)0x00000008)
  02bee7: line 10271 define SAI_xCR2_TRIS ((uint32_t)0x00000010)
  02bf0f: line 10272 define SAI_xCR2_MUTE ((uint32_t)0x00000020)
  02bf37: line 10273 define SAI_xCR2_MUTEVAL ((uint32_t)0x00000040)
  02bf62: line 10275 define SAI_xCR2_MUTECNT ((uint32_t)0x00001F80)
  02bf8d: line 10276 define SAI_xCR2_MUTECNT_0 ((uint32_t)0x00000080)
  02bfba: line 10277 define SAI_xCR2_MUTECNT_1 ((uint32_t)0x00000100)
  02bfe7: line 10278 define SAI_xCR2_MUTECNT_2 ((uint32_t)0x00000200)
  02c014: line 10279 define SAI_xCR2_MUTECNT_3 ((uint32_t)0x00000400)
  02c041: line 10280 define SAI_xCR2_MUTECNT_4 ((uint32_t)0x00000800)
  02c06e: line 10281 define SAI_xCR2_MUTECNT_5 ((uint32_t)0x00001000)
  02c09b: line 10283 define SAI_xCR2_CPL ((uint32_t)0x00002000)
  02c0c2: line 10285 define SAI_xCR2_COMP ((uint32_t)0x0000C000)
  02c0ea: line 10286 define SAI_xCR2_COMP_0 ((uint32_t)0x00004000)
  02c114: line 10287 define SAI_xCR2_COMP_1 ((uint32_t)0x00008000)
  02c13e: line 10290 define SAI_xFRCR_FRL ((uint32_t)0x000000FF)
  02c166: line 10291 define SAI_xFRCR_FRL_0 ((uint32_t)0x00000001)
  02c190: line 10292 define SAI_xFRCR_FRL_1 ((uint32_t)0x00000002)
  02c1ba: line 10293 define SAI_xFRCR_FRL_2 ((uint32_t)0x00000004)
  02c1e4: line 10294 define SAI_xFRCR_FRL_3 ((uint32_t)0x00000008)
  02c20e: line 10295 define SAI_xFRCR_FRL_4 ((uint32_t)0x00000010)
  02c238: line 10296 define SAI_xFRCR_FRL_5 ((uint32_t)0x00000020)
  02c262: line 10297 define SAI_xFRCR_FRL_6 ((uint32_t)0x00000040)
  02c28c: line 10298 define SAI_xFRCR_FRL_7 ((uint32_t)0x00000080)
  02c2b6: line 10300 define SAI_xFRCR_FSALL ((uint32_t)0x00007F00)
  02c2e0: line 10301 define SAI_xFRCR_FSALL_0 ((uint32_t)0x00000100)
  02c30c: line 10302 define SAI_xFRCR_FSALL_1 ((uint32_t)0x00000200)
  02c338: line 10303 define SAI_xFRCR_FSALL_2 ((uint32_t)0x00000400)
  02c364: line 10304 define SAI_xFRCR_FSALL_3 ((uint32_t)0x00000800)
  02c390: line 10305 define SAI_xFRCR_FSALL_4 ((uint32_t)0x00001000)
  02c3bc: line 10306 define SAI_xFRCR_FSALL_5 ((uint32_t)0x00002000)
  02c3e8: line 10307 define SAI_xFRCR_FSALL_6 ((uint32_t)0x00004000)
  02c414: line 10309 define SAI_xFRCR_FSDEF ((uint32_t)0x00010000)
  02c43e: line 10310 define SAI_xFRCR_FSPOL ((uint32_t)0x00020000)
  02c468: line 10311 define SAI_xFRCR_FSOFF ((uint32_t)0x00040000)
  02c492: line 10313 define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
  02c4b4: line 10316 define SAI_xSLOTR_FBOFF ((uint32_t)0x0000001F)
  02c4df: line 10317 define SAI_xSLOTR_FBOFF_0 ((uint32_t)0x00000001)
  02c50c: line 10318 define SAI_xSLOTR_FBOFF_1 ((uint32_t)0x00000002)
  02c539: line 10319 define SAI_xSLOTR_FBOFF_2 ((uint32_t)0x00000004)
  02c566: line 10320 define SAI_xSLOTR_FBOFF_3 ((uint32_t)0x00000008)
  02c593: line 10321 define SAI_xSLOTR_FBOFF_4 ((uint32_t)0x00000010)
  02c5c0: line 10323 define SAI_xSLOTR_SLOTSZ ((uint32_t)0x000000C0)
  02c5ec: line 10324 define SAI_xSLOTR_SLOTSZ_0 ((uint32_t)0x00000040)
  02c61a: line 10325 define SAI_xSLOTR_SLOTSZ_1 ((uint32_t)0x00000080)
  02c648: line 10327 define SAI_xSLOTR_NBSLOT ((uint32_t)0x00000F00)
  02c674: line 10328 define SAI_xSLOTR_NBSLOT_0 ((uint32_t)0x00000100)
  02c6a2: line 10329 define SAI_xSLOTR_NBSLOT_1 ((uint32_t)0x00000200)
  02c6d0: line 10330 define SAI_xSLOTR_NBSLOT_2 ((uint32_t)0x00000400)
  02c6fe: line 10331 define SAI_xSLOTR_NBSLOT_3 ((uint32_t)0x00000800)
  02c72c: line 10333 define SAI_xSLOTR_SLOTEN ((uint32_t)0xFFFF0000)
  02c758: line 10336 define SAI_xIMR_OVRUDRIE ((uint32_t)0x00000001)
  02c784: line 10337 define SAI_xIMR_MUTEDETIE ((uint32_t)0x00000002)
  02c7b1: line 10338 define SAI_xIMR_WCKCFGIE ((uint32_t)0x00000004)
  02c7dd: line 10339 define SAI_xIMR_FREQIE ((uint32_t)0x00000008)
  02c807: line 10340 define SAI_xIMR_CNRDYIE ((uint32_t)0x00000010)
  02c832: line 10341 define SAI_xIMR_AFSDETIE ((uint32_t)0x00000020)
  02c85e: line 10342 define SAI_xIMR_LFSDETIE ((uint32_t)0x00000040)
  02c88a: line 10345 define SAI_xSR_OVRUDR ((uint32_t)0x00000001)
  02c8b3: line 10346 define SAI_xSR_MUTEDET ((uint32_t)0x00000002)
  02c8dd: line 10347 define SAI_xSR_WCKCFG ((uint32_t)0x00000004)
  02c906: line 10348 define SAI_xSR_FREQ ((uint32_t)0x00000008)
  02c92d: line 10349 define SAI_xSR_CNRDY ((uint32_t)0x00000010)
  02c955: line 10350 define SAI_xSR_AFSDET ((uint32_t)0x00000020)
  02c97e: line 10351 define SAI_xSR_LFSDET ((uint32_t)0x00000040)
  02c9a7: line 10353 define SAI_xSR_FLVL ((uint32_t)0x00070000)
  02c9ce: line 10354 define SAI_xSR_FLVL_0 ((uint32_t)0x00010000)
  02c9f7: line 10355 define SAI_xSR_FLVL_1 ((uint32_t)0x00020000)
  02ca20: line 10356 define SAI_xSR_FLVL_2 ((uint32_t)0x00030000)
  02ca49: line 10359 define SAI_xCLRFR_COVRUDR ((uint32_t)0x00000001)
  02ca76: line 10360 define SAI_xCLRFR_CMUTEDET ((uint32_t)0x00000002)
  02caa4: line 10361 define SAI_xCLRFR_CWCKCFG ((uint32_t)0x00000004)
  02cad1: line 10362 define SAI_xCLRFR_CFREQ ((uint32_t)0x00000008)
  02cafc: line 10363 define SAI_xCLRFR_CCNRDY ((uint32_t)0x00000010)
  02cb28: line 10364 define SAI_xCLRFR_CAFSDET ((uint32_t)0x00000020)
  02cb55: line 10365 define SAI_xCLRFR_CLFSDET ((uint32_t)0x00000040)
  02cb82: line 10368 define SAI_xDR_DATA ((uint32_t)0xFFFFFFFF)
  02cba9: line 10454 define SDIO_POWER_PWRCTRL ((uint8_t)0x03)
  02cbcf: line 10455 define SDIO_POWER_PWRCTRL_0 ((uint8_t)0x01)
  02cbf7: line 10456 define SDIO_POWER_PWRCTRL_1 ((uint8_t)0x02)
  02cc1f: line 10459 define SDIO_CLKCR_CLKDIV ((uint16_t)0x00FF)
  02cc47: line 10460 define SDIO_CLKCR_CLKEN ((uint16_t)0x0100)
  02cc6e: line 10461 define SDIO_CLKCR_PWRSAV ((uint16_t)0x0200)
  02cc96: line 10462 define SDIO_CLKCR_BYPASS ((uint16_t)0x0400)
  02ccbe: line 10464 define SDIO_CLKCR_WIDBUS ((uint16_t)0x1800)
  02cce6: line 10465 define SDIO_CLKCR_WIDBUS_0 ((uint16_t)0x0800)
  02cd10: line 10466 define SDIO_CLKCR_WIDBUS_1 ((uint16_t)0x1000)
  02cd3a: line 10468 define SDIO_CLKCR_NEGEDGE ((uint16_t)0x2000)
  02cd63: line 10469 define SDIO_CLKCR_HWFC_EN ((uint16_t)0x4000)
  02cd8c: line 10472 define SDIO_ARG_CMDARG ((uint32_t)0xFFFFFFFF)
  02cdb6: line 10475 define SDIO_CMD_CMDINDEX ((uint16_t)0x003F)
  02cdde: line 10477 define SDIO_CMD_WAITRESP ((uint16_t)0x00C0)
  02ce06: line 10478 define SDIO_CMD_WAITRESP_0 ((uint16_t)0x0040)
  02ce30: line 10479 define SDIO_CMD_WAITRESP_1 ((uint16_t)0x0080)
  02ce5a: line 10481 define SDIO_CMD_WAITINT ((uint16_t)0x0100)
  02ce81: line 10482 define SDIO_CMD_WAITPEND ((uint16_t)0x0200)
  02cea9: line 10483 define SDIO_CMD_CPSMEN ((uint16_t)0x0400)
  02cecf: line 10484 define SDIO_CMD_SDIOSUSPEND ((uint16_t)0x0800)
  02cefa: line 10485 define SDIO_CMD_ENCMDCOMPL ((uint16_t)0x1000)
  02cf24: line 10486 define SDIO_CMD_NIEN ((uint16_t)0x2000)
  02cf48: line 10487 define SDIO_CMD_CEATACMD ((uint16_t)0x4000)
  02cf70: line 10490 define SDIO_RESPCMD_RESPCMD ((uint8_t)0x3F)
  02cf98: line 10493 define SDIO_RESP0_CARDSTATUS0 ((uint32_t)0xFFFFFFFF)
  02cfc9: line 10496 define SDIO_RESP1_CARDSTATUS1 ((uint32_t)0xFFFFFFFF)
  02cffa: line 10499 define SDIO_RESP2_CARDSTATUS2 ((uint32_t)0xFFFFFFFF)
  02d02b: line 10502 define SDIO_RESP3_CARDSTATUS3 ((uint32_t)0xFFFFFFFF)
  02d05c: line 10505 define SDIO_RESP4_CARDSTATUS4 ((uint32_t)0xFFFFFFFF)
  02d08d: line 10508 define SDIO_DTIMER_DATATIME ((uint32_t)0xFFFFFFFF)
  02d0bc: line 10511 define SDIO_DLEN_DATALENGTH ((uint32_t)0x01FFFFFF)
  02d0eb: line 10514 define SDIO_DCTRL_DTEN ((uint16_t)0x0001)
  02d111: line 10515 define SDIO_DCTRL_DTDIR ((uint16_t)0x0002)
  02d138: line 10516 define SDIO_DCTRL_DTMODE ((uint16_t)0x0004)
  02d160: line 10517 define SDIO_DCTRL_DMAEN ((uint16_t)0x0008)
  02d187: line 10519 define SDIO_DCTRL_DBLOCKSIZE ((uint16_t)0x00F0)
  02d1b3: line 10520 define SDIO_DCTRL_DBLOCKSIZE_0 ((uint16_t)0x0010)
  02d1e1: line 10521 define SDIO_DCTRL_DBLOCKSIZE_1 ((uint16_t)0x0020)
  02d20f: line 10522 define SDIO_DCTRL_DBLOCKSIZE_2 ((uint16_t)0x0040)
  02d23d: line 10523 define SDIO_DCTRL_DBLOCKSIZE_3 ((uint16_t)0x0080)
  02d26b: line 10525 define SDIO_DCTRL_RWSTART ((uint16_t)0x0100)
  02d294: line 10526 define SDIO_DCTRL_RWSTOP ((uint16_t)0x0200)
  02d2bc: line 10527 define SDIO_DCTRL_RWMOD ((uint16_t)0x0400)
  02d2e3: line 10528 define SDIO_DCTRL_SDIOEN ((uint16_t)0x0800)
  02d30b: line 10531 define SDIO_DCOUNT_DATACOUNT ((uint32_t)0x01FFFFFF)
  02d33b: line 10534 define SDIO_STA_CCRCFAIL ((uint32_t)0x00000001)
  02d367: line 10535 define SDIO_STA_DCRCFAIL ((uint32_t)0x00000002)
  02d393: line 10536 define SDIO_STA_CTIMEOUT ((uint32_t)0x00000004)
  02d3bf: line 10537 define SDIO_STA_DTIMEOUT ((uint32_t)0x00000008)
  02d3eb: line 10538 define SDIO_STA_TXUNDERR ((uint32_t)0x00000010)
  02d417: line 10539 define SDIO_STA_RXOVERR ((uint32_t)0x00000020)
  02d442: line 10540 define SDIO_STA_CMDREND ((uint32_t)0x00000040)
  02d46d: line 10541 define SDIO_STA_CMDSENT ((uint32_t)0x00000080)
  02d498: line 10542 define SDIO_STA_DATAEND ((uint32_t)0x00000100)
  02d4c3: line 10543 define SDIO_STA_STBITERR ((uint32_t)0x00000200)
  02d4ef: line 10544 define SDIO_STA_DBCKEND ((uint32_t)0x00000400)
  02d51a: line 10545 define SDIO_STA_CMDACT ((uint32_t)0x00000800)
  02d544: line 10546 define SDIO_STA_TXACT ((uint32_t)0x00001000)
  02d56d: line 10547 define SDIO_STA_RXACT ((uint32_t)0x00002000)
  02d596: line 10548 define SDIO_STA_TXFIFOHE ((uint32_t)0x00004000)
  02d5c2: line 10549 define SDIO_STA_RXFIFOHF ((uint32_t)0x00008000)
  02d5ee: line 10550 define SDIO_STA_TXFIFOF ((uint32_t)0x00010000)
  02d619: line 10551 define SDIO_STA_RXFIFOF ((uint32_t)0x00020000)
  02d644: line 10552 define SDIO_STA_TXFIFOE ((uint32_t)0x00040000)
  02d66f: line 10553 define SDIO_STA_RXFIFOE ((uint32_t)0x00080000)
  02d69a: line 10554 define SDIO_STA_TXDAVL ((uint32_t)0x00100000)
  02d6c4: line 10555 define SDIO_STA_RXDAVL ((uint32_t)0x00200000)
  02d6ee: line 10556 define SDIO_STA_SDIOIT ((uint32_t)0x00400000)
  02d718: line 10557 define SDIO_STA_CEATAEND ((uint32_t)0x00800000)
  02d744: line 10560 define SDIO_ICR_CCRCFAILC ((uint32_t)0x00000001)
  02d771: line 10561 define SDIO_ICR_DCRCFAILC ((uint32_t)0x00000002)
  02d79e: line 10562 define SDIO_ICR_CTIMEOUTC ((uint32_t)0x00000004)
  02d7cb: line 10563 define SDIO_ICR_DTIMEOUTC ((uint32_t)0x00000008)
  02d7f8: line 10564 define SDIO_ICR_TXUNDERRC ((uint32_t)0x00000010)
  02d825: line 10565 define SDIO_ICR_RXOVERRC ((uint32_t)0x00000020)
  02d851: line 10566 define SDIO_ICR_CMDRENDC ((uint32_t)0x00000040)
  02d87d: line 10567 define SDIO_ICR_CMDSENTC ((uint32_t)0x00000080)
  02d8a9: line 10568 define SDIO_ICR_DATAENDC ((uint32_t)0x00000100)
  02d8d5: line 10569 define SDIO_ICR_STBITERRC ((uint32_t)0x00000200)
  02d902: line 10570 define SDIO_ICR_DBCKENDC ((uint32_t)0x00000400)
  02d92e: line 10571 define SDIO_ICR_SDIOITC ((uint32_t)0x00400000)
  02d959: line 10572 define SDIO_ICR_CEATAENDC ((uint32_t)0x00800000)
  02d986: line 10575 define SDIO_MASK_CCRCFAILIE ((uint32_t)0x00000001)
  02d9b5: line 10576 define SDIO_MASK_DCRCFAILIE ((uint32_t)0x00000002)
  02d9e4: line 10577 define SDIO_MASK_CTIMEOUTIE ((uint32_t)0x00000004)
  02da13: line 10578 define SDIO_MASK_DTIMEOUTIE ((uint32_t)0x00000008)
  02da42: line 10579 define SDIO_MASK_TXUNDERRIE ((uint32_t)0x00000010)
  02da71: line 10580 define SDIO_MASK_RXOVERRIE ((uint32_t)0x00000020)
  02da9f: line 10581 define SDIO_MASK_CMDRENDIE ((uint32_t)0x00000040)
  02dacd: line 10582 define SDIO_MASK_CMDSENTIE ((uint32_t)0x00000080)
  02dafb: line 10583 define SDIO_MASK_DATAENDIE ((uint32_t)0x00000100)
  02db29: line 10584 define SDIO_MASK_STBITERRIE ((uint32_t)0x00000200)
  02db58: line 10585 define SDIO_MASK_DBCKENDIE ((uint32_t)0x00000400)
  02db86: line 10586 define SDIO_MASK_CMDACTIE ((uint32_t)0x00000800)
  02dbb3: line 10587 define SDIO_MASK_TXACTIE ((uint32_t)0x00001000)
  02dbdf: line 10588 define SDIO_MASK_RXACTIE ((uint32_t)0x00002000)
  02dc0b: line 10589 define SDIO_MASK_TXFIFOHEIE ((uint32_t)0x00004000)
  02dc3a: line 10590 define SDIO_MASK_RXFIFOHFIE ((uint32_t)0x00008000)
  02dc69: line 10591 define SDIO_MASK_TXFIFOFIE ((uint32_t)0x00010000)
  02dc97: line 10592 define SDIO_MASK_RXFIFOFIE ((uint32_t)0x00020000)
  02dcc5: line 10593 define SDIO_MASK_TXFIFOEIE ((uint32_t)0x00040000)
  02dcf3: line 10594 define SDIO_MASK_RXFIFOEIE ((uint32_t)0x00080000)
  02dd21: line 10595 define SDIO_MASK_TXDAVLIE ((uint32_t)0x00100000)
  02dd4e: line 10596 define SDIO_MASK_RXDAVLIE ((uint32_t)0x00200000)
  02dd7b: line 10597 define SDIO_MASK_SDIOITIE ((uint32_t)0x00400000)
  02dda8: line 10598 define SDIO_MASK_CEATAENDIE ((uint32_t)0x00800000)
  02ddd7: line 10601 define SDIO_FIFOCNT_FIFOCOUNT ((uint32_t)0x00FFFFFF)
  02de08: line 10604 define SDIO_FIFO_FIFODATA ((uint32_t)0xFFFFFFFF)
  02de35: line 10612 define SPI_CR1_CPHA ((uint16_t)0x0001)
  02de58: line 10613 define SPI_CR1_CPOL ((uint16_t)0x0002)
  02de7b: line 10614 define SPI_CR1_MSTR ((uint16_t)0x0004)
  02de9e: line 10616 define SPI_CR1_BR ((uint16_t)0x0038)
  02debf: line 10617 define SPI_CR1_BR_0 ((uint16_t)0x0008)
  02dee2: line 10618 define SPI_CR1_BR_1 ((uint16_t)0x0010)
  02df05: line 10619 define SPI_CR1_BR_2 ((uint16_t)0x0020)
  02df28: line 10621 define SPI_CR1_SPE ((uint16_t)0x0040)
  02df4a: line 10622 define SPI_CR1_LSBFIRST ((uint16_t)0x0080)
  02df71: line 10623 define SPI_CR1_SSI ((uint16_t)0x0100)
  02df93: line 10624 define SPI_CR1_SSM ((uint16_t)0x0200)
  02dfb5: line 10625 define SPI_CR1_RXONLY ((uint16_t)0x0400)
  02dfda: line 10626 define SPI_CR1_DFF ((uint16_t)0x0800)
  02dffc: line 10627 define SPI_CR1_CRCNEXT ((uint16_t)0x1000)
  02e022: line 10628 define SPI_CR1_CRCEN ((uint16_t)0x2000)
  02e046: line 10629 define SPI_CR1_BIDIOE ((uint16_t)0x4000)
  02e06b: line 10630 define SPI_CR1_BIDIMODE ((uint16_t)0x8000)
  02e092: line 10633 define SPI_CR2_RXDMAEN ((uint8_t)0x01)
  02e0b5: line 10634 define SPI_CR2_TXDMAEN ((uint8_t)0x02)
  02e0d8: line 10635 define SPI_CR2_SSOE ((uint8_t)0x04)
  02e0f8: line 10636 define SPI_CR2_ERRIE ((uint8_t)0x20)
  02e119: line 10637 define SPI_CR2_RXNEIE ((uint8_t)0x40)
  02e13b: line 10638 define SPI_CR2_TXEIE ((uint8_t)0x80)
  02e15c: line 10641 define SPI_SR_RXNE ((uint8_t)0x01)
  02e17b: line 10642 define SPI_SR_TXE ((uint8_t)0x02)
  02e199: line 10643 define SPI_SR_CHSIDE ((uint8_t)0x04)
  02e1ba: line 10644 define SPI_SR_UDR ((uint8_t)0x08)
  02e1d8: line 10645 define SPI_SR_CRCERR ((uint8_t)0x10)
  02e1f9: line 10646 define SPI_SR_MODF ((uint8_t)0x20)
  02e218: line 10647 define SPI_SR_OVR ((uint8_t)0x40)
  02e236: line 10648 define SPI_SR_BSY ((uint8_t)0x80)
  02e254: line 10651 define SPI_DR_DR ((uint16_t)0xFFFF)
  02e274: line 10654 define SPI_CRCPR_CRCPOLY ((uint16_t)0xFFFF)
  02e29c: line 10657 define SPI_RXCRCR_RXCRC ((uint16_t)0xFFFF)
  02e2c3: line 10660 define SPI_TXCRCR_TXCRC ((uint16_t)0xFFFF)
  02e2ea: line 10663 define SPI_I2SCFGR_CHLEN ((uint16_t)0x0001)
  02e312: line 10665 define SPI_I2SCFGR_DATLEN ((uint16_t)0x0006)
  02e33b: line 10666 define SPI_I2SCFGR_DATLEN_0 ((uint16_t)0x0002)
  02e366: line 10667 define SPI_I2SCFGR_DATLEN_1 ((uint16_t)0x0004)
  02e391: line 10669 define SPI_I2SCFGR_CKPOL ((uint16_t)0x0008)
  02e3b9: line 10671 define SPI_I2SCFGR_I2SSTD ((uint16_t)0x0030)
  02e3e2: line 10672 define SPI_I2SCFGR_I2SSTD_0 ((uint16_t)0x0010)
  02e40d: line 10673 define SPI_I2SCFGR_I2SSTD_1 ((uint16_t)0x0020)
  02e438: line 10675 define SPI_I2SCFGR_PCMSYNC ((uint16_t)0x0080)
  02e462: line 10677 define SPI_I2SCFGR_I2SCFG ((uint16_t)0x0300)
  02e48b: line 10678 define SPI_I2SCFGR_I2SCFG_0 ((uint16_t)0x0100)
  02e4b6: line 10679 define SPI_I2SCFGR_I2SCFG_1 ((uint16_t)0x0200)
  02e4e1: line 10681 define SPI_I2SCFGR_I2SE ((uint16_t)0x0400)
  02e508: line 10682 define SPI_I2SCFGR_I2SMOD ((uint16_t)0x0800)
  02e531: line 10688 define SPI_I2SPR_I2SDIV ((uint16_t)0x00FF)
  02e558: line 10689 define SPI_I2SPR_ODD ((uint16_t)0x0100)
  02e57c: line 10690 define SPI_I2SPR_MCKOE ((uint16_t)0x0200)
  02e5a2: line 10698 define SYSCFG_MEMRMP_MEM_MODE ((uint32_t)0x00000007)
  02e5d3: line 10699 define SYSCFG_MEMRMP_MEM_MODE_0 ((uint32_t)0x00000001)
  02e606: line 10700 define SYSCFG_MEMRMP_MEM_MODE_1 ((uint32_t)0x00000002)
  02e639: line 10701 define SYSCFG_MEMRMP_MEM_MODE_2 ((uint32_t)0x00000004)
  02e66c: line 10703 define SYSCFG_MEMRMP_FB_MODE ((uint32_t)0x00000100)
  02e69c: line 10705 define SYSCFG_MEMRMP_SWP_FMC ((uint32_t)0x00000C00)
  02e6cc: line 10706 define SYSCFG_MEMRMP_SWP_FMC_0 ((uint32_t)0x00000400)
  02e6fe: line 10707 define SYSCFG_MEMRMP_SWP_FMC_1 ((uint32_t)0x00000800)
  02e730: line 10711 define SYSCFG_PMC_ADCxDC2 ((uint32_t)0x00070000)
  02e75d: line 10712 define SYSCFG_PMC_ADC1DC2 ((uint32_t)0x00010000)
  02e78a: line 10713 define SYSCFG_PMC_ADC2DC2 ((uint32_t)0x00020000)
  02e7b7: line 10714 define SYSCFG_PMC_ADC3DC2 ((uint32_t)0x00040000)
  02e7e4: line 10716 define SYSCFG_PMC_MII_RMII_SEL ((uint32_t)0x00800000)
  02e816: line 10718 define SYSCFG_PMC_MII_RMII SYSCFG_PMC_MII_RMII_SEL
  02e845: line 10721 define SYSCFG_EXTICR1_EXTI0 ((uint16_t)0x000F)
  02e870: line 10722 define SYSCFG_EXTICR1_EXTI1 ((uint16_t)0x00F0)
  02e89b: line 10723 define SYSCFG_EXTICR1_EXTI2 ((uint16_t)0x0F00)
  02e8c6: line 10724 define SYSCFG_EXTICR1_EXTI3 ((uint16_t)0xF000)
  02e8f1: line 10728 define SYSCFG_EXTICR1_EXTI0_PA ((uint16_t)0x0000)
  02e91f: line 10729 define SYSCFG_EXTICR1_EXTI0_PB ((uint16_t)0x0001)
  02e94d: line 10730 define SYSCFG_EXTICR1_EXTI0_PC ((uint16_t)0x0002)
  02e97b: line 10731 define SYSCFG_EXTICR1_EXTI0_PD ((uint16_t)0x0003)
  02e9a9: line 10732 define SYSCFG_EXTICR1_EXTI0_PE ((uint16_t)0x0004)
  02e9d7: line 10733 define SYSCFG_EXTICR1_EXTI0_PF ((uint16_t)0x0005)
  02ea05: line 10734 define SYSCFG_EXTICR1_EXTI0_PG ((uint16_t)0x0006)
  02ea33: line 10735 define SYSCFG_EXTICR1_EXTI0_PH ((uint16_t)0x0007)
  02ea61: line 10736 define SYSCFG_EXTICR1_EXTI0_PI ((uint16_t)0x0008)
  02ea8f: line 10737 define SYSCFG_EXTICR1_EXTI0_PJ ((uint16_t)0x0009)
  02eabd: line 10738 define SYSCFG_EXTICR1_EXTI0_PK ((uint16_t)0x000A)
  02eaeb: line 10743 define SYSCFG_EXTICR1_EXTI1_PA ((uint16_t)0x0000)
  02eb19: line 10744 define SYSCFG_EXTICR1_EXTI1_PB ((uint16_t)0x0010)
  02eb47: line 10745 define SYSCFG_EXTICR1_EXTI1_PC ((uint16_t)0x0020)
  02eb75: line 10746 define SYSCFG_EXTICR1_EXTI1_PD ((uint16_t)0x0030)
  02eba3: line 10747 define SYSCFG_EXTICR1_EXTI1_PE ((uint16_t)0x0040)
  02ebd1: line 10748 define SYSCFG_EXTICR1_EXTI1_PF ((uint16_t)0x0050)
  02ebff: line 10749 define SYSCFG_EXTICR1_EXTI1_PG ((uint16_t)0x0060)
  02ec2d: line 10750 define SYSCFG_EXTICR1_EXTI1_PH ((uint16_t)0x0070)
  02ec5b: line 10751 define SYSCFG_EXTICR1_EXTI1_PI ((uint16_t)0x0080)
  02ec89: line 10752 define SYSCFG_EXTICR1_EXTI1_PJ ((uint16_t)0x0090)
  02ecb7: line 10753 define SYSCFG_EXTICR1_EXTI1_PK ((uint16_t)0x00A0)
  02ece5: line 10758 define SYSCFG_EXTICR1_EXTI2_PA ((uint16_t)0x0000)
  02ed13: line 10759 define SYSCFG_EXTICR1_EXTI2_PB ((uint16_t)0x0100)
  02ed41: line 10760 define SYSCFG_EXTICR1_EXTI2_PC ((uint16_t)0x0200)
  02ed6f: line 10761 define SYSCFG_EXTICR1_EXTI2_PD ((uint16_t)0x0300)
  02ed9d: line 10762 define SYSCFG_EXTICR1_EXTI2_PE ((uint16_t)0x0400)
  02edcb: line 10763 define SYSCFG_EXTICR1_EXTI2_PF ((uint16_t)0x0500)
  02edf9: line 10764 define SYSCFG_EXTICR1_EXTI2_PG ((uint16_t)0x0600)
  02ee27: line 10765 define SYSCFG_EXTICR1_EXTI2_PH ((uint16_t)0x0700)
  02ee55: line 10766 define SYSCFG_EXTICR1_EXTI2_PI ((uint16_t)0x0800)
  02ee83: line 10767 define SYSCFG_EXTICR1_EXTI2_PJ ((uint16_t)0x0900)
  02eeb1: line 10768 define SYSCFG_EXTICR1_EXTI2_PK ((uint16_t)0x0A00)
  02eedf: line 10773 define SYSCFG_EXTICR1_EXTI3_PA ((uint16_t)0x0000)
  02ef0d: line 10774 define SYSCFG_EXTICR1_EXTI3_PB ((uint16_t)0x1000)
  02ef3b: line 10775 define SYSCFG_EXTICR1_EXTI3_PC ((uint16_t)0x2000)
  02ef69: line 10776 define SYSCFG_EXTICR1_EXTI3_PD ((uint16_t)0x3000)
  02ef97: line 10777 define SYSCFG_EXTICR1_EXTI3_PE ((uint16_t)0x4000)
  02efc5: line 10778 define SYSCFG_EXTICR1_EXTI3_PF ((uint16_t)0x5000)
  02eff3: line 10779 define SYSCFG_EXTICR1_EXTI3_PG ((uint16_t)0x6000)
  02f021: line 10780 define SYSCFG_EXTICR1_EXTI3_PH ((uint16_t)0x7000)
  02f04f: line 10781 define SYSCFG_EXTICR1_EXTI3_PI ((uint16_t)0x8000)
  02f07d: line 10782 define SYSCFG_EXTICR1_EXTI3_PJ ((uint16_t)0x9000)
  02f0ab: line 10783 define SYSCFG_EXTICR1_EXTI3_PK ((uint16_t)0xA000)
  02f0d9: line 10786 define SYSCFG_EXTICR2_EXTI4 ((uint16_t)0x000F)
  02f104: line 10787 define SYSCFG_EXTICR2_EXTI5 ((uint16_t)0x00F0)
  02f12f: line 10788 define SYSCFG_EXTICR2_EXTI6 ((uint16_t)0x0F00)
  02f15a: line 10789 define SYSCFG_EXTICR2_EXTI7 ((uint16_t)0xF000)
  02f185: line 10793 define SYSCFG_EXTICR2_EXTI4_PA ((uint16_t)0x0000)
  02f1b3: line 10794 define SYSCFG_EXTICR2_EXTI4_PB ((uint16_t)0x0001)
  02f1e1: line 10795 define SYSCFG_EXTICR2_EXTI4_PC ((uint16_t)0x0002)
  02f20f: line 10796 define SYSCFG_EXTICR2_EXTI4_PD ((uint16_t)0x0003)
  02f23d: line 10797 define SYSCFG_EXTICR2_EXTI4_PE ((uint16_t)0x0004)
  02f26b: line 10798 define SYSCFG_EXTICR2_EXTI4_PF ((uint16_t)0x0005)
  02f299: line 10799 define SYSCFG_EXTICR2_EXTI4_PG ((uint16_t)0x0006)
  02f2c7: line 10800 define SYSCFG_EXTICR2_EXTI4_PH ((uint16_t)0x0007)
  02f2f5: line 10801 define SYSCFG_EXTICR2_EXTI4_PI ((uint16_t)0x0008)
  02f323: line 10802 define SYSCFG_EXTICR2_EXTI4_PJ ((uint16_t)0x0009)
  02f351: line 10803 define SYSCFG_EXTICR2_EXTI4_PK ((uint16_t)0x000A)
  02f37f: line 10808 define SYSCFG_EXTICR2_EXTI5_PA ((uint16_t)0x0000)
  02f3ad: line 10809 define SYSCFG_EXTICR2_EXTI5_PB ((uint16_t)0x0010)
  02f3db: line 10810 define SYSCFG_EXTICR2_EXTI5_PC ((uint16_t)0x0020)
  02f409: line 10811 define SYSCFG_EXTICR2_EXTI5_PD ((uint16_t)0x0030)
  02f437: line 10812 define SYSCFG_EXTICR2_EXTI5_PE ((uint16_t)0x0040)
  02f465: line 10813 define SYSCFG_EXTICR2_EXTI5_PF ((uint16_t)0x0050)
  02f493: line 10814 define SYSCFG_EXTICR2_EXTI5_PG ((uint16_t)0x0060)
  02f4c1: line 10815 define SYSCFG_EXTICR2_EXTI5_PH ((uint16_t)0x0070)
  02f4ef: line 10816 define SYSCFG_EXTICR2_EXTI5_PI ((uint16_t)0x0080)
  02f51d: line 10817 define SYSCFG_EXTICR2_EXTI5_PJ ((uint16_t)0x0090)
  02f54b: line 10818 define SYSCFG_EXTICR2_EXTI5_PK ((uint16_t)0x00A0)
  02f579: line 10823 define SYSCFG_EXTICR2_EXTI6_PA ((uint16_t)0x0000)
  02f5a7: line 10824 define SYSCFG_EXTICR2_EXTI6_PB ((uint16_t)0x0100)
  02f5d5: line 10825 define SYSCFG_EXTICR2_EXTI6_PC ((uint16_t)0x0200)
  02f603: line 10826 define SYSCFG_EXTICR2_EXTI6_PD ((uint16_t)0x0300)
  02f631: line 10827 define SYSCFG_EXTICR2_EXTI6_PE ((uint16_t)0x0400)
  02f65f: line 10828 define SYSCFG_EXTICR2_EXTI6_PF ((uint16_t)0x0500)
  02f68d: line 10829 define SYSCFG_EXTICR2_EXTI6_PG ((uint16_t)0x0600)
  02f6bb: line 10830 define SYSCFG_EXTICR2_EXTI6_PH ((uint16_t)0x0700)
  02f6e9: line 10831 define SYSCFG_EXTICR2_EXTI6_PI ((uint16_t)0x0800)
  02f717: line 10832 define SYSCFG_EXTICR2_EXTI6_PJ ((uint16_t)0x0900)
  02f745: line 10833 define SYSCFG_EXTICR2_EXTI6_PK ((uint16_t)0x0A00)
  02f773: line 10838 define SYSCFG_EXTICR2_EXTI7_PA ((uint16_t)0x0000)
  02f7a1: line 10839 define SYSCFG_EXTICR2_EXTI7_PB ((uint16_t)0x1000)
  02f7cf: line 10840 define SYSCFG_EXTICR2_EXTI7_PC ((uint16_t)0x2000)
  02f7fd: line 10841 define SYSCFG_EXTICR2_EXTI7_PD ((uint16_t)0x3000)
  02f82b: line 10842 define SYSCFG_EXTICR2_EXTI7_PE ((uint16_t)0x4000)
  02f859: line 10843 define SYSCFG_EXTICR2_EXTI7_PF ((uint16_t)0x5000)
  02f887: line 10844 define SYSCFG_EXTICR2_EXTI7_PG ((uint16_t)0x6000)
  02f8b5: line 10845 define SYSCFG_EXTICR2_EXTI7_PH ((uint16_t)0x7000)
  02f8e3: line 10846 define SYSCFG_EXTICR2_EXTI7_PI ((uint16_t)0x8000)
  02f911: line 10847 define SYSCFG_EXTICR2_EXTI7_PJ ((uint16_t)0x9000)
  02f93f: line 10848 define SYSCFG_EXTICR2_EXTI7_PK ((uint16_t)0xA000)
  02f96d: line 10851 define SYSCFG_EXTICR3_EXTI8 ((uint16_t)0x000F)
  02f998: line 10852 define SYSCFG_EXTICR3_EXTI9 ((uint16_t)0x00F0)
  02f9c3: line 10853 define SYSCFG_EXTICR3_EXTI10 ((uint16_t)0x0F00)
  02f9ef: line 10854 define SYSCFG_EXTICR3_EXTI11 ((uint16_t)0xF000)
  02fa1b: line 10859 define SYSCFG_EXTICR3_EXTI8_PA ((uint16_t)0x0000)
  02fa49: line 10860 define SYSCFG_EXTICR3_EXTI8_PB ((uint16_t)0x0001)
  02fa77: line 10861 define SYSCFG_EXTICR3_EXTI8_PC ((uint16_t)0x0002)
  02faa5: line 10862 define SYSCFG_EXTICR3_EXTI8_PD ((uint16_t)0x0003)
  02fad3: line 10863 define SYSCFG_EXTICR3_EXTI8_PE ((uint16_t)0x0004)
  02fb01: line 10864 define SYSCFG_EXTICR3_EXTI8_PF ((uint16_t)0x0005)
  02fb2f: line 10865 define SYSCFG_EXTICR3_EXTI8_PG ((uint16_t)0x0006)
  02fb5d: line 10866 define SYSCFG_EXTICR3_EXTI8_PH ((uint16_t)0x0007)
  02fb8b: line 10867 define SYSCFG_EXTICR3_EXTI8_PI ((uint16_t)0x0008)
  02fbb9: line 10868 define SYSCFG_EXTICR3_EXTI8_PJ ((uint16_t)0x0009)
  02fbe7: line 10873 define SYSCFG_EXTICR3_EXTI9_PA ((uint16_t)0x0000)
  02fc15: line 10874 define SYSCFG_EXTICR3_EXTI9_PB ((uint16_t)0x0010)
  02fc43: line 10875 define SYSCFG_EXTICR3_EXTI9_PC ((uint16_t)0x0020)
  02fc71: line 10876 define SYSCFG_EXTICR3_EXTI9_PD ((uint16_t)0x0030)
  02fc9f: line 10877 define SYSCFG_EXTICR3_EXTI9_PE ((uint16_t)0x0040)
  02fccd: line 10878 define SYSCFG_EXTICR3_EXTI9_PF ((uint16_t)0x0050)
  02fcfb: line 10879 define SYSCFG_EXTICR3_EXTI9_PG ((uint16_t)0x0060)
  02fd29: line 10880 define SYSCFG_EXTICR3_EXTI9_PH ((uint16_t)0x0070)
  02fd57: line 10881 define SYSCFG_EXTICR3_EXTI9_PI ((uint16_t)0x0080)
  02fd85: line 10882 define SYSCFG_EXTICR3_EXTI9_PJ ((uint16_t)0x0090)
  02fdb3: line 10887 define SYSCFG_EXTICR3_EXTI10_PA ((uint16_t)0x0000)
  02fde2: line 10888 define SYSCFG_EXTICR3_EXTI10_PB ((uint16_t)0x0100)
  02fe11: line 10889 define SYSCFG_EXTICR3_EXTI10_PC ((uint16_t)0x0200)
  02fe40: line 10890 define SYSCFG_EXTICR3_EXTI10_PD ((uint16_t)0x0300)
  02fe6f: line 10891 define SYSCFG_EXTICR3_EXTI10_PE ((uint16_t)0x0400)
  02fe9e: line 10892 define SYSCFG_EXTICR3_EXTI10_PF ((uint16_t)0x0500)
  02fecd: line 10893 define SYSCFG_EXTICR3_EXTI10_PG ((uint16_t)0x0600)
  02fefc: line 10894 define SYSCFG_EXTICR3_EXTI10_PH ((uint16_t)0x0700)
  02ff2b: line 10895 define SYSCFG_EXTICR3_EXTI10_PI ((uint16_t)0x0800)
  02ff5a: line 10896 define SYSCFG_EXTICR3_EXTI10_PJ ((uint16_t)0x0900)
  02ff89: line 10901 define SYSCFG_EXTICR3_EXTI11_PA ((uint16_t)0x0000)
  02ffb8: line 10902 define SYSCFG_EXTICR3_EXTI11_PB ((uint16_t)0x1000)
  02ffe7: line 10903 define SYSCFG_EXTICR3_EXTI11_PC ((uint16_t)0x2000)
  030016: line 10904 define SYSCFG_EXTICR3_EXTI11_PD ((uint16_t)0x3000)
  030045: line 10905 define SYSCFG_EXTICR3_EXTI11_PE ((uint16_t)0x4000)
  030074: line 10906 define SYSCFG_EXTICR3_EXTI11_PF ((uint16_t)0x5000)
  0300a3: line 10907 define SYSCFG_EXTICR3_EXTI11_PG ((uint16_t)0x6000)
  0300d2: line 10908 define SYSCFG_EXTICR3_EXTI11_PH ((uint16_t)0x7000)
  030101: line 10909 define SYSCFG_EXTICR3_EXTI11_PI ((uint16_t)0x8000)
  030130: line 10910 define SYSCFG_EXTICR3_EXTI11_PJ ((uint16_t)0x9000)
  03015f: line 10913 define SYSCFG_EXTICR4_EXTI12 ((uint16_t)0x000F)
  03018b: line 10914 define SYSCFG_EXTICR4_EXTI13 ((uint16_t)0x00F0)
  0301b7: line 10915 define SYSCFG_EXTICR4_EXTI14 ((uint16_t)0x0F00)
  0301e3: line 10916 define SYSCFG_EXTICR4_EXTI15 ((uint16_t)0xF000)
  03020f: line 10920 define SYSCFG_EXTICR4_EXTI12_PA ((uint16_t)0x0000)
  03023e: line 10921 define SYSCFG_EXTICR4_EXTI12_PB ((uint16_t)0x0001)
  03026d: line 10922 define SYSCFG_EXTICR4_EXTI12_PC ((uint16_t)0x0002)
  03029c: line 10923 define SYSCFG_EXTICR4_EXTI12_PD ((uint16_t)0x0003)
  0302cb: line 10924 define SYSCFG_EXTICR4_EXTI12_PE ((uint16_t)0x0004)
  0302fa: line 10925 define SYSCFG_EXTICR4_EXTI12_PF ((uint16_t)0x0005)
  030329: line 10926 define SYSCFG_EXTICR4_EXTI12_PG ((uint16_t)0x0006)
  030358: line 10927 define SYSCFG_EXTICR4_EXTI12_PH ((uint16_t)0x0007)
  030387: line 10928 define SYSCFG_EXTICR4_EXTI12_PI ((uint16_t)0x0008)
  0303b6: line 10929 define SYSCFG_EXTICR4_EXTI12_PJ ((uint16_t)0x0009)
  0303e5: line 10934 define SYSCFG_EXTICR4_EXTI13_PA ((uint16_t)0x0000)
  030414: line 10935 define SYSCFG_EXTICR4_EXTI13_PB ((uint16_t)0x0010)
  030443: line 10936 define SYSCFG_EXTICR4_EXTI13_PC ((uint16_t)0x0020)
  030472: line 10937 define SYSCFG_EXTICR4_EXTI13_PD ((uint16_t)0x0030)
  0304a1: line 10938 define SYSCFG_EXTICR4_EXTI13_PE ((uint16_t)0x0040)
  0304d0: line 10939 define SYSCFG_EXTICR4_EXTI13_PF ((uint16_t)0x0050)
  0304ff: line 10940 define SYSCFG_EXTICR4_EXTI13_PG ((uint16_t)0x0060)
  03052e: line 10941 define SYSCFG_EXTICR4_EXTI13_PH ((uint16_t)0x0070)
  03055d: line 10942 define SYSCFG_EXTICR4_EXTI13_PI ((uint16_t)0x0008)
  03058c: line 10943 define SYSCFG_EXTICR4_EXTI13_PJ ((uint16_t)0x0009)
  0305bb: line 10948 define SYSCFG_EXTICR4_EXTI14_PA ((uint16_t)0x0000)
  0305ea: line 10949 define SYSCFG_EXTICR4_EXTI14_PB ((uint16_t)0x0100)
  030619: line 10950 define SYSCFG_EXTICR4_EXTI14_PC ((uint16_t)0x0200)
  030648: line 10951 define SYSCFG_EXTICR4_EXTI14_PD ((uint16_t)0x0300)
  030677: line 10952 define SYSCFG_EXTICR4_EXTI14_PE ((uint16_t)0x0400)
  0306a6: line 10953 define SYSCFG_EXTICR4_EXTI14_PF ((uint16_t)0x0500)
  0306d5: line 10954 define SYSCFG_EXTICR4_EXTI14_PG ((uint16_t)0x0600)
  030704: line 10955 define SYSCFG_EXTICR4_EXTI14_PH ((uint16_t)0x0700)
  030733: line 10956 define SYSCFG_EXTICR4_EXTI14_PI ((uint16_t)0x0800)
  030762: line 10957 define SYSCFG_EXTICR4_EXTI14_PJ ((uint16_t)0x0900)
  030791: line 10962 define SYSCFG_EXTICR4_EXTI15_PA ((uint16_t)0x0000)
  0307c0: line 10963 define SYSCFG_EXTICR4_EXTI15_PB ((uint16_t)0x1000)
  0307ef: line 10964 define SYSCFG_EXTICR4_EXTI15_PC ((uint16_t)0x2000)
  03081e: line 10965 define SYSCFG_EXTICR4_EXTI15_PD ((uint16_t)0x3000)
  03084d: line 10966 define SYSCFG_EXTICR4_EXTI15_PE ((uint16_t)0x4000)
  03087c: line 10967 define SYSCFG_EXTICR4_EXTI15_PF ((uint16_t)0x5000)
  0308ab: line 10968 define SYSCFG_EXTICR4_EXTI15_PG ((uint16_t)0x6000)
  0308da: line 10969 define SYSCFG_EXTICR4_EXTI15_PH ((uint16_t)0x7000)
  030909: line 10970 define SYSCFG_EXTICR4_EXTI15_PI ((uint16_t)0x8000)
  030938: line 10971 define SYSCFG_EXTICR4_EXTI15_PJ ((uint16_t)0x9000)
  030967: line 10985 define SYSCFG_CMPCR_CMP_PD ((uint32_t)0x00000001)
  030995: line 10986 define SYSCFG_CMPCR_READY ((uint32_t)0x00000100)
  0309c2: line 11017 define TIM_CR1_CEN ((uint16_t)0x0001)
  0309e4: line 11018 define TIM_CR1_UDIS ((uint16_t)0x0002)
  030a07: line 11019 define TIM_CR1_URS ((uint16_t)0x0004)
  030a29: line 11020 define TIM_CR1_OPM ((uint16_t)0x0008)
  030a4b: line 11021 define TIM_CR1_DIR ((uint16_t)0x0010)
  030a6d: line 11023 define TIM_CR1_CMS ((uint16_t)0x0060)
  030a8f: line 11024 define TIM_CR1_CMS_0 ((uint16_t)0x0020)
  030ab3: line 11025 define TIM_CR1_CMS_1 ((uint16_t)0x0040)
  030ad7: line 11027 define TIM_CR1_ARPE ((uint16_t)0x0080)
  030afa: line 11029 define TIM_CR1_CKD ((uint16_t)0x0300)
  030b1c: line 11030 define TIM_CR1_CKD_0 ((uint16_t)0x0100)
  030b40: line 11031 define TIM_CR1_CKD_1 ((uint16_t)0x0200)
  030b64: line 11034 define TIM_CR2_CCPC ((uint16_t)0x0001)
  030b87: line 11035 define TIM_CR2_CCUS ((uint16_t)0x0004)
  030baa: line 11036 define TIM_CR2_CCDS ((uint16_t)0x0008)
  030bcd: line 11038 define TIM_CR2_MMS ((uint16_t)0x0070)
  030bef: line 11039 define TIM_CR2_MMS_0 ((uint16_t)0x0010)
  030c13: line 11040 define TIM_CR2_MMS_1 ((uint16_t)0x0020)
  030c37: line 11041 define TIM_CR2_MMS_2 ((uint16_t)0x0040)
  030c5b: line 11043 define TIM_CR2_TI1S ((uint16_t)0x0080)
  030c7e: line 11044 define TIM_CR2_OIS1 ((uint16_t)0x0100)
  030ca1: line 11045 define TIM_CR2_OIS1N ((uint16_t)0x0200)
  030cc5: line 11046 define TIM_CR2_OIS2 ((uint16_t)0x0400)
  030ce8: line 11047 define TIM_CR2_OIS2N ((uint16_t)0x0800)
  030d0c: line 11048 define TIM_CR2_OIS3 ((uint16_t)0x1000)
  030d2f: line 11049 define TIM_CR2_OIS3N ((uint16_t)0x2000)
  030d53: line 11050 define TIM_CR2_OIS4 ((uint16_t)0x4000)
  030d76: line 11053 define TIM_SMCR_SMS ((uint16_t)0x0007)
  030d99: line 11054 define TIM_SMCR_SMS_0 ((uint16_t)0x0001)
  030dbe: line 11055 define TIM_SMCR_SMS_1 ((uint16_t)0x0002)
  030de3: line 11056 define TIM_SMCR_SMS_2 ((uint16_t)0x0004)
  030e08: line 11058 define TIM_SMCR_TS ((uint16_t)0x0070)
  030e2a: line 11059 define TIM_SMCR_TS_0 ((uint16_t)0x0010)
  030e4e: line 11060 define TIM_SMCR_TS_1 ((uint16_t)0x0020)
  030e72: line 11061 define TIM_SMCR_TS_2 ((uint16_t)0x0040)
  030e96: line 11063 define TIM_SMCR_MSM ((uint16_t)0x0080)
  030eb9: line 11065 define TIM_SMCR_ETF ((uint16_t)0x0F00)
  030edc: line 11066 define TIM_SMCR_ETF_0 ((uint16_t)0x0100)
  030f01: line 11067 define TIM_SMCR_ETF_1 ((uint16_t)0x0200)
  030f26: line 11068 define TIM_SMCR_ETF_2 ((uint16_t)0x0400)
  030f4b: line 11069 define TIM_SMCR_ETF_3 ((uint16_t)0x0800)
  030f70: line 11071 define TIM_SMCR_ETPS ((uint16_t)0x3000)
  030f94: line 11072 define TIM_SMCR_ETPS_0 ((uint16_t)0x1000)
  030fba: line 11073 define TIM_SMCR_ETPS_1 ((uint16_t)0x2000)
  030fe0: line 11075 define TIM_SMCR_ECE ((uint16_t)0x4000)
  031003: line 11076 define TIM_SMCR_ETP ((uint16_t)0x8000)
  031026: line 11079 define TIM_DIER_UIE ((uint16_t)0x0001)
  031049: line 11080 define TIM_DIER_CC1IE ((uint16_t)0x0002)
  03106e: line 11081 define TIM_DIER_CC2IE ((uint16_t)0x0004)
  031093: line 11082 define TIM_DIER_CC3IE ((uint16_t)0x0008)
  0310b8: line 11083 define TIM_DIER_CC4IE ((uint16_t)0x0010)
  0310dd: line 11084 define TIM_DIER_COMIE ((uint16_t)0x0020)
  031102: line 11085 define TIM_DIER_TIE ((uint16_t)0x0040)
  031125: line 11086 define TIM_DIER_BIE ((uint16_t)0x0080)
  031148: line 11087 define TIM_DIER_UDE ((uint16_t)0x0100)
  03116b: line 11088 define TIM_DIER_CC1DE ((uint16_t)0x0200)
  031190: line 11089 define TIM_DIER_CC2DE ((uint16_t)0x0400)
  0311b5: line 11090 define TIM_DIER_CC3DE ((uint16_t)0x0800)
  0311da: line 11091 define TIM_DIER_CC4DE ((uint16_t)0x1000)
  0311ff: line 11092 define TIM_DIER_COMDE ((uint16_t)0x2000)
  031224: line 11093 define TIM_DIER_TDE ((uint16_t)0x4000)
  031247: line 11096 define TIM_SR_UIF ((uint16_t)0x0001)
  031268: line 11097 define TIM_SR_CC1IF ((uint16_t)0x0002)
  03128b: line 11098 define TIM_SR_CC2IF ((uint16_t)0x0004)
  0312ae: line 11099 define TIM_SR_CC3IF ((uint16_t)0x0008)
  0312d1: line 11100 define TIM_SR_CC4IF ((uint16_t)0x0010)
  0312f4: line 11101 define TIM_SR_COMIF ((uint16_t)0x0020)
  031317: line 11102 define TIM_SR_TIF ((uint16_t)0x0040)
  031338: line 11103 define TIM_SR_BIF ((uint16_t)0x0080)
  031359: line 11104 define TIM_SR_CC1OF ((uint16_t)0x0200)
  03137c: line 11105 define TIM_SR_CC2OF ((uint16_t)0x0400)
  03139f: line 11106 define TIM_SR_CC3OF ((uint16_t)0x0800)
  0313c2: line 11107 define TIM_SR_CC4OF ((uint16_t)0x1000)
  0313e5: line 11110 define TIM_EGR_UG ((uint8_t)0x01)
  031403: line 11111 define TIM_EGR_CC1G ((uint8_t)0x02)
  031423: line 11112 define TIM_EGR_CC2G ((uint8_t)0x04)
  031443: line 11113 define TIM_EGR_CC3G ((uint8_t)0x08)
  031463: line 11114 define TIM_EGR_CC4G ((uint8_t)0x10)
  031483: line 11115 define TIM_EGR_COMG ((uint8_t)0x20)
  0314a3: line 11116 define TIM_EGR_TG ((uint8_t)0x40)
  0314c1: line 11117 define TIM_EGR_BG ((uint8_t)0x80)
  0314df: line 11120 define TIM_CCMR1_CC1S ((uint16_t)0x0003)
  031504: line 11121 define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001)
  03152b: line 11122 define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002)
  031552: line 11124 define TIM_CCMR1_OC1FE ((uint16_t)0x0004)
  031578: line 11125 define TIM_CCMR1_OC1PE ((uint16_t)0x0008)
  03159e: line 11127 define TIM_CCMR1_OC1M ((uint16_t)0x0070)
  0315c3: line 11128 define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010)
  0315ea: line 11129 define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020)
  031611: line 11130 define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040)
  031638: line 11132 define TIM_CCMR1_OC1CE ((uint16_t)0x0080)
  03165e: line 11134 define TIM_CCMR1_CC2S ((uint16_t)0x0300)
  031683: line 11135 define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100)
  0316aa: line 11136 define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200)
  0316d1: line 11138 define TIM_CCMR1_OC2FE ((uint16_t)0x0400)
  0316f7: line 11139 define TIM_CCMR1_OC2PE ((uint16_t)0x0800)
  03171d: line 11141 define TIM_CCMR1_OC2M ((uint16_t)0x7000)
  031742: line 11142 define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000)
  031769: line 11143 define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000)
  031790: line 11144 define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000)
  0317b7: line 11146 define TIM_CCMR1_OC2CE ((uint16_t)0x8000)
  0317dd: line 11150 define TIM_CCMR1_IC1PSC ((uint16_t)0x000C)
  031804: line 11151 define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004)
  03182d: line 11152 define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008)
  031856: line 11154 define TIM_CCMR1_IC1F ((uint16_t)0x00F0)
  03187b: line 11155 define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010)
  0318a2: line 11156 define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020)
  0318c9: line 11157 define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040)
  0318f0: line 11158 define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080)
  031917: line 11160 define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00)
  03193e: line 11161 define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400)
  031967: line 11162 define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800)
  031990: line 11164 define TIM_CCMR1_IC2F ((uint16_t)0xF000)
  0319b5: line 11165 define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000)
  0319dc: line 11166 define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000)
  031a03: line 11167 define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000)
  031a2a: line 11168 define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000)
  031a51: line 11171 define TIM_CCMR2_CC3S ((uint16_t)0x0003)
  031a76: line 11172 define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001)
  031a9d: line 11173 define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002)
  031ac4: line 11175 define TIM_CCMR2_OC3FE ((uint16_t)0x0004)
  031aea: line 11176 define TIM_CCMR2_OC3PE ((uint16_t)0x0008)
  031b10: line 11178 define TIM_CCMR2_OC3M ((uint16_t)0x0070)
  031b35: line 11179 define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010)
  031b5c: line 11180 define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020)
  031b83: line 11181 define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040)
  031baa: line 11183 define TIM_CCMR2_OC3CE ((uint16_t)0x0080)
  031bd0: line 11185 define TIM_CCMR2_CC4S ((uint16_t)0x0300)
  031bf5: line 11186 define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100)
  031c1c: line 11187 define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200)
  031c43: line 11189 define TIM_CCMR2_OC4FE ((uint16_t)0x0400)
  031c69: line 11190 define TIM_CCMR2_OC4PE ((uint16_t)0x0800)
  031c8f: line 11192 define TIM_CCMR2_OC4M ((uint16_t)0x7000)
  031cb4: line 11193 define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000)
  031cdb: line 11194 define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000)
  031d02: line 11195 define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000)
  031d29: line 11197 define TIM_CCMR2_OC4CE ((uint16_t)0x8000)
  031d4f: line 11201 define TIM_CCMR2_IC3PSC ((uint16_t)0x000C)
  031d76: line 11202 define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004)
  031d9f: line 11203 define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008)
  031dc8: line 11205 define TIM_CCMR2_IC3F ((uint16_t)0x00F0)
  031ded: line 11206 define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010)
  031e14: line 11207 define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020)
  031e3b: line 11208 define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040)
  031e62: line 11209 define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080)
  031e89: line 11211 define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00)
  031eb0: line 11212 define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400)
  031ed9: line 11213 define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800)
  031f02: line 11215 define TIM_CCMR2_IC4F ((uint16_t)0xF000)
  031f27: line 11216 define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000)
  031f4e: line 11217 define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000)
  031f75: line 11218 define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000)
  031f9c: line 11219 define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000)
  031fc3: line 11222 define TIM_CCER_CC1E ((uint16_t)0x0001)
  031fe7: line 11223 define TIM_CCER_CC1P ((uint16_t)0x0002)
  03200b: line 11224 define TIM_CCER_CC1NE ((uint16_t)0x0004)
  032030: line 11225 define TIM_CCER_CC1NP ((uint16_t)0x0008)
  032055: line 11226 define TIM_CCER_CC2E ((uint16_t)0x0010)
  032079: line 11227 define TIM_CCER_CC2P ((uint16_t)0x0020)
  03209d: line 11228 define TIM_CCER_CC2NE ((uint16_t)0x0040)
  0320c2: line 11229 define TIM_CCER_CC2NP ((uint16_t)0x0080)
  0320e7: line 11230 define TIM_CCER_CC3E ((uint16_t)0x0100)
  03210b: line 11231 define TIM_CCER_CC3P ((uint16_t)0x0200)
  03212f: line 11232 define TIM_CCER_CC3NE ((uint16_t)0x0400)
  032154: line 11233 define TIM_CCER_CC3NP ((uint16_t)0x0800)
  032179: line 11234 define TIM_CCER_CC4E ((uint16_t)0x1000)
  03219d: line 11235 define TIM_CCER_CC4P ((uint16_t)0x2000)
  0321c1: line 11236 define TIM_CCER_CC4NP ((uint16_t)0x8000)
  0321e6: line 11239 define TIM_CNT_CNT ((uint16_t)0xFFFF)
  032208: line 11242 define TIM_PSC_PSC ((uint16_t)0xFFFF)
  03222a: line 11245 define TIM_ARR_ARR ((uint16_t)0xFFFF)
  03224c: line 11248 define TIM_RCR_REP ((uint8_t)0xFF)
  03226b: line 11251 define TIM_CCR1_CCR1 ((uint16_t)0xFFFF)
  03228f: line 11254 define TIM_CCR2_CCR2 ((uint16_t)0xFFFF)
  0322b3: line 11257 define TIM_CCR3_CCR3 ((uint16_t)0xFFFF)
  0322d7: line 11260 define TIM_CCR4_CCR4 ((uint16_t)0xFFFF)
  0322fb: line 11263 define TIM_BDTR_DTG ((uint16_t)0x00FF)
  03231e: line 11264 define TIM_BDTR_DTG_0 ((uint16_t)0x0001)
  032343: line 11265 define TIM_BDTR_DTG_1 ((uint16_t)0x0002)
  032368: line 11266 define TIM_BDTR_DTG_2 ((uint16_t)0x0004)
  03238d: line 11267 define TIM_BDTR_DTG_3 ((uint16_t)0x0008)
  0323b2: line 11268 define TIM_BDTR_DTG_4 ((uint16_t)0x0010)
  0323d7: line 11269 define TIM_BDTR_DTG_5 ((uint16_t)0x0020)
  0323fc: line 11270 define TIM_BDTR_DTG_6 ((uint16_t)0x0040)
  032421: line 11271 define TIM_BDTR_DTG_7 ((uint16_t)0x0080)
  032446: line 11273 define TIM_BDTR_LOCK ((uint16_t)0x0300)
  03246a: line 11274 define TIM_BDTR_LOCK_0 ((uint16_t)0x0100)
  032490: line 11275 define TIM_BDTR_LOCK_1 ((uint16_t)0x0200)
  0324b6: line 11277 define TIM_BDTR_OSSI ((uint16_t)0x0400)
  0324da: line 11278 define TIM_BDTR_OSSR ((uint16_t)0x0800)
  0324fe: line 11279 define TIM_BDTR_BKE ((uint16_t)0x1000)
  032521: line 11280 define TIM_BDTR_BKP ((uint16_t)0x2000)
  032544: line 11281 define TIM_BDTR_AOE ((uint16_t)0x4000)
  032567: line 11282 define TIM_BDTR_MOE ((uint16_t)0x8000)
  03258a: line 11285 define TIM_DCR_DBA ((uint16_t)0x001F)
  0325ac: line 11286 define TIM_DCR_DBA_0 ((uint16_t)0x0001)
  0325d0: line 11287 define TIM_DCR_DBA_1 ((uint16_t)0x0002)
  0325f4: line 11288 define TIM_DCR_DBA_2 ((uint16_t)0x0004)
  032618: line 11289 define TIM_DCR_DBA_3 ((uint16_t)0x0008)
  03263c: line 11290 define TIM_DCR_DBA_4 ((uint16_t)0x0010)
  032660: line 11292 define TIM_DCR_DBL ((uint16_t)0x1F00)
  032682: line 11293 define TIM_DCR_DBL_0 ((uint16_t)0x0100)
  0326a6: line 11294 define TIM_DCR_DBL_1 ((uint16_t)0x0200)
  0326ca: line 11295 define TIM_DCR_DBL_2 ((uint16_t)0x0400)
  0326ee: line 11296 define TIM_DCR_DBL_3 ((uint16_t)0x0800)
  032712: line 11297 define TIM_DCR_DBL_4 ((uint16_t)0x1000)
  032736: line 11300 define TIM_DMAR_DMAB ((uint16_t)0xFFFF)
  03275a: line 11303 define TIM_OR_TI4_RMP ((uint16_t)0x00C0)
  03277f: line 11304 define TIM_OR_TI4_RMP_0 ((uint16_t)0x0040)
  0327a6: line 11305 define TIM_OR_TI4_RMP_1 ((uint16_t)0x0080)
  0327cd: line 11306 define TIM_OR_ITR1_RMP ((uint16_t)0x0C00)
  0327f3: line 11307 define TIM_OR_ITR1_RMP_0 ((uint16_t)0x0400)
  03281b: line 11308 define TIM_OR_ITR1_RMP_1 ((uint16_t)0x0800)
  032843: line 11405 define USART_SR_PE ((uint16_t)0x0001)
  032865: line 11406 define USART_SR_FE ((uint16_t)0x0002)
  032887: line 11407 define USART_SR_NE ((uint16_t)0x0004)
  0328a9: line 11408 define USART_SR_ORE ((uint16_t)0x0008)
  0328cc: line 11409 define USART_SR_IDLE ((uint16_t)0x0010)
  0328f0: line 11410 define USART_SR_RXNE ((uint16_t)0x0020)
  032914: line 11411 define USART_SR_TC ((uint16_t)0x0040)
  032936: line 11412 define USART_SR_TXE ((uint16_t)0x0080)
  032959: line 11413 define USART_SR_LBD ((uint16_t)0x0100)
  03297c: line 11414 define USART_SR_CTS ((uint16_t)0x0200)
  03299f: line 11417 define USART_DR_DR ((uint16_t)0x01FF)
  0329c1: line 11420 define USART_BRR_DIV_Fraction ((uint16_t)0x000F)
  0329ee: line 11421 define USART_BRR_DIV_Mantissa ((uint16_t)0xFFF0)
  032a1b: line 11424 define USART_CR1_SBK ((uint16_t)0x0001)
  032a3f: line 11425 define USART_CR1_RWU ((uint16_t)0x0002)
  032a63: line 11426 define USART_CR1_RE ((uint16_t)0x0004)
  032a86: line 11427 define USART_CR1_TE ((uint16_t)0x0008)
  032aa9: line 11428 define USART_CR1_IDLEIE ((uint16_t)0x0010)
  032ad0: line 11429 define USART_CR1_RXNEIE ((uint16_t)0x0020)
  032af7: line 11430 define USART_CR1_TCIE ((uint16_t)0x0040)
  032b1c: line 11431 define USART_CR1_TXEIE ((uint16_t)0x0080)
  032b42: line 11432 define USART_CR1_PEIE ((uint16_t)0x0100)
  032b67: line 11433 define USART_CR1_PS ((uint16_t)0x0200)
  032b8a: line 11434 define USART_CR1_PCE ((uint16_t)0x0400)
  032bae: line 11435 define USART_CR1_WAKE ((uint16_t)0x0800)
  032bd3: line 11436 define USART_CR1_M ((uint16_t)0x1000)
  032bf5: line 11437 define USART_CR1_UE ((uint16_t)0x2000)
  032c18: line 11438 define USART_CR1_OVER8 ((uint16_t)0x8000)
  032c3e: line 11441 define USART_CR2_ADD ((uint16_t)0x000F)
  032c62: line 11442 define USART_CR2_LBDL ((uint16_t)0x0020)
  032c87: line 11443 define USART_CR2_LBDIE ((uint16_t)0x0040)
  032cad: line 11444 define USART_CR2_LBCL ((uint16_t)0x0100)
  032cd2: line 11445 define USART_CR2_CPHA ((uint16_t)0x0200)
  032cf7: line 11446 define USART_CR2_CPOL ((uint16_t)0x0400)
  032d1c: line 11447 define USART_CR2_CLKEN ((uint16_t)0x0800)
  032d42: line 11449 define USART_CR2_STOP ((uint16_t)0x3000)
  032d67: line 11450 define USART_CR2_STOP_0 ((uint16_t)0x1000)
  032d8e: line 11451 define USART_CR2_STOP_1 ((uint16_t)0x2000)
  032db5: line 11453 define USART_CR2_LINEN ((uint16_t)0x4000)
  032ddb: line 11456 define USART_CR3_EIE ((uint16_t)0x0001)
  032dff: line 11457 define USART_CR3_IREN ((uint16_t)0x0002)
  032e24: line 11458 define USART_CR3_IRLP ((uint16_t)0x0004)
  032e49: line 11459 define USART_CR3_HDSEL ((uint16_t)0x0008)
  032e6f: line 11460 define USART_CR3_NACK ((uint16_t)0x0010)
  032e94: line 11461 define USART_CR3_SCEN ((uint16_t)0x0020)
  032eb9: line 11462 define USART_CR3_DMAR ((uint16_t)0x0040)
  032ede: line 11463 define USART_CR3_DMAT ((uint16_t)0x0080)
  032f03: line 11464 define USART_CR3_RTSE ((uint16_t)0x0100)
  032f28: line 11465 define USART_CR3_CTSE ((uint16_t)0x0200)
  032f4d: line 11466 define USART_CR3_CTSIE ((uint16_t)0x0400)
  032f73: line 11467 define USART_CR3_ONEBIT ((uint16_t)0x0800)
  032f9a: line 11470 define USART_GTPR_PSC ((uint16_t)0x00FF)
  032fbf: line 11471 define USART_GTPR_PSC_0 ((uint16_t)0x0001)
  032fe6: line 11472 define USART_GTPR_PSC_1 ((uint16_t)0x0002)
  03300d: line 11473 define USART_GTPR_PSC_2 ((uint16_t)0x0004)
  033034: line 11474 define USART_GTPR_PSC_3 ((uint16_t)0x0008)
  03305b: line 11475 define USART_GTPR_PSC_4 ((uint16_t)0x0010)
  033082: line 11476 define USART_GTPR_PSC_5 ((uint16_t)0x0020)
  0330a9: line 11477 define USART_GTPR_PSC_6 ((uint16_t)0x0040)
  0330d0: line 11478 define USART_GTPR_PSC_7 ((uint16_t)0x0080)
  0330f7: line 11480 define USART_GTPR_GT ((uint16_t)0xFF00)
  03311b: line 11488 define WWDG_CR_T ((uint8_t)0x7F)
  033138: line 11489 define WWDG_CR_T_0 ((uint8_t)0x01)
  033157: line 11490 define WWDG_CR_T_1 ((uint8_t)0x02)
  033176: line 11491 define WWDG_CR_T_2 ((uint8_t)0x04)
  033195: line 11492 define WWDG_CR_T_3 ((uint8_t)0x08)
  0331b4: line 11493 define WWDG_CR_T_4 ((uint8_t)0x10)
  0331d3: line 11494 define WWDG_CR_T_5 ((uint8_t)0x20)
  0331f2: line 11495 define WWDG_CR_T_6 ((uint8_t)0x40)
  033211: line 11497 define WWDG_CR_T0 WWDG_CR_T_0
  03322b: line 11498 define WWDG_CR_T1 WWDG_CR_T_1
  033245: line 11499 define WWDG_CR_T2 WWDG_CR_T_2
  03325f: line 11500 define WWDG_CR_T3 WWDG_CR_T_3
  033279: line 11501 define WWDG_CR_T4 WWDG_CR_T_4
  033293: line 11502 define WWDG_CR_T5 WWDG_CR_T_5
  0332ad: line 11503 define WWDG_CR_T6 WWDG_CR_T_6
  0332c7: line 11505 define WWDG_CR_WDGA ((uint8_t)0x80)
  0332e7: line 11508 define WWDG_CFR_W ((uint16_t)0x007F)
  033308: line 11509 define WWDG_CFR_W_0 ((uint16_t)0x0001)
  03332b: line 11510 define WWDG_CFR_W_1 ((uint16_t)0x0002)
  03334e: line 11511 define WWDG_CFR_W_2 ((uint16_t)0x0004)
  033371: line 11512 define WWDG_CFR_W_3 ((uint16_t)0x0008)
  033394: line 11513 define WWDG_CFR_W_4 ((uint16_t)0x0010)
  0333b7: line 11514 define WWDG_CFR_W_5 ((uint16_t)0x0020)
  0333da: line 11515 define WWDG_CFR_W_6 ((uint16_t)0x0040)
  0333fd: line 11517 define WWDG_CFR_W0 WWDG_CFR_W_0
  033419: line 11518 define WWDG_CFR_W1 WWDG_CFR_W_1
  033435: line 11519 define WWDG_CFR_W2 WWDG_CFR_W_2
  033451: line 11520 define WWDG_CFR_W3 WWDG_CFR_W_3
  03346d: line 11521 define WWDG_CFR_W4 WWDG_CFR_W_4
  033489: line 11522 define WWDG_CFR_W5 WWDG_CFR_W_5
  0334a5: line 11523 define WWDG_CFR_W6 WWDG_CFR_W_6
  0334c1: line 11525 define WWDG_CFR_WDGTB ((uint16_t)0x0180)
  0334e6: line 11526 define WWDG_CFR_WDGTB_0 ((uint16_t)0x0080)
  03350d: line 11527 define WWDG_CFR_WDGTB_1 ((uint16_t)0x0100)
  033534: line 11529 define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
  033558: line 11530 define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
  03357c: line 11532 define WWDG_CFR_EWI ((uint16_t)0x0200)
  03359f: line 11535 define WWDG_SR_EWIF ((uint8_t)0x01)
  0335bf: line 11544 define DBGMCU_IDCODE_DEV_ID ((uint32_t)0x00000FFF)
  0335ee: line 11545 define DBGMCU_IDCODE_REV_ID ((uint32_t)0xFFFF0000)
  03361d: line 11548 define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001)
  03364b: line 11549 define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002)
  033678: line 11550 define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004)
  0336a8: line 11551 define DBGMCU_CR_TRACE_IOEN ((uint32_t)0x00000020)
  0336d7: line 11553 define DBGMCU_CR_TRACE_MODE ((uint32_t)0x000000C0)
  033706: line 11554 define DBGMCU_CR_TRACE_MODE_0 ((uint32_t)0x00000040)
  033737: line 11555 define DBGMCU_CR_TRACE_MODE_1 ((uint32_t)0x00000080)
  033768: line 11558 define DBGMCU_APB1_FZ_DBG_TIM2_STOP ((uint32_t)0x00000001)
  03379f: line 11559 define DBGMCU_APB1_FZ_DBG_TIM3_STOP ((uint32_t)0x00000002)
  0337d6: line 11560 define DBGMCU_APB1_FZ_DBG_TIM4_STOP ((uint32_t)0x00000004)
  03380d: line 11561 define DBGMCU_APB1_FZ_DBG_TIM5_STOP ((uint32_t)0x00000008)
  033844: line 11562 define DBGMCU_APB1_FZ_DBG_TIM6_STOP ((uint32_t)0x00000010)
  03387b: line 11563 define DBGMCU_APB1_FZ_DBG_TIM7_STOP ((uint32_t)0x00000020)
  0338b2: line 11564 define DBGMCU_APB1_FZ_DBG_TIM12_STOP ((uint32_t)0x00000040)
  0338ea: line 11565 define DBGMCU_APB1_FZ_DBG_TIM13_STOP ((uint32_t)0x00000080)
  033922: line 11566 define DBGMCU_APB1_FZ_DBG_TIM14_STOP ((uint32_t)0x00000100)
  03395a: line 11567 define DBGMCU_APB1_FZ_DBG_RTC_STOP ((uint32_t)0x00000400)
  033990: line 11568 define DBGMCU_APB1_FZ_DBG_WWDG_STOP ((uint32_t)0x00000800)
  0339c7: line 11569 define DBGMCU_APB1_FZ_DBG_IWDG_STOP ((uint32_t)0x00001000)
  0339fe: line 11570 define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
  033a3e: line 11571 define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
  033a7e: line 11572 define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
  033abe: line 11573 define DBGMCU_APB1_FZ_DBG_CAN1_STOP ((uint32_t)0x02000000)
  033af5: line 11574 define DBGMCU_APB1_FZ_DBG_CAN2_STOP ((uint32_t)0x04000000)
  033b2c: line 11576 define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP
  033b6a: line 11579 define DBGMCU_APB1_FZ_DBG_TIM1_STOP ((uint32_t)0x00000001)
  033ba1: line 11580 define DBGMCU_APB1_FZ_DBG_TIM8_STOP ((uint32_t)0x00000002)
  033bd8: line 11581 define DBGMCU_APB1_FZ_DBG_TIM9_STOP ((uint32_t)0x00010000)
  033c0f: line 11582 define DBGMCU_APB1_FZ_DBG_TIM10_STOP ((uint32_t)0x00020000)
  033c47: line 11583 define DBGMCU_APB1_FZ_DBG_TIM11_STOP ((uint32_t)0x00040000)
  033c7f: line 11591 define ETH_MACCR_WD ((uint32_t)0x00800000)
  033ca6: line 11592 define ETH_MACCR_JD ((uint32_t)0x00400000)
  033ccd: line 11593 define ETH_MACCR_IFG ((uint32_t)0x000E0000)
  033cf5: line 11594 define ETH_MACCR_IFG_96Bit ((uint32_t)0x00000000)
  033d23: line 11595 define ETH_MACCR_IFG_88Bit ((uint32_t)0x00020000)
  033d51: line 11596 define ETH_MACCR_IFG_80Bit ((uint32_t)0x00040000)
  033d7f: line 11597 define ETH_MACCR_IFG_72Bit ((uint32_t)0x00060000)
  033dad: line 11598 define ETH_MACCR_IFG_64Bit ((uint32_t)0x00080000)
  033ddb: line 11599 define ETH_MACCR_IFG_56Bit ((uint32_t)0x000A0000)
  033e09: line 11600 define ETH_MACCR_IFG_48Bit ((uint32_t)0x000C0000)
  033e37: line 11601 define ETH_MACCR_IFG_40Bit ((uint32_t)0x000E0000)
  033e65: line 11602 define ETH_MACCR_CSD ((uint32_t)0x00010000)
  033e8d: line 11603 define ETH_MACCR_FES ((uint32_t)0x00004000)
  033eb5: line 11604 define ETH_MACCR_ROD ((uint32_t)0x00002000)
  033edd: line 11605 define ETH_MACCR_LM ((uint32_t)0x00001000)
  033f04: line 11606 define ETH_MACCR_DM ((uint32_t)0x00000800)
  033f2b: line 11607 define ETH_MACCR_IPCO ((uint32_t)0x00000400)
  033f54: line 11608 define ETH_MACCR_RD ((uint32_t)0x00000200)
  033f7b: line 11609 define ETH_MACCR_APCS ((uint32_t)0x00000080)
  033fa4: line 11610 define ETH_MACCR_BL ((uint32_t)0x00000060)
  033fcb: line 11612 define ETH_MACCR_BL_10 ((uint32_t)0x00000000)
  033ff5: line 11613 define ETH_MACCR_BL_8 ((uint32_t)0x00000020)
  03401e: line 11614 define ETH_MACCR_BL_4 ((uint32_t)0x00000040)
  034047: line 11615 define ETH_MACCR_BL_1 ((uint32_t)0x00000060)
  034070: line 11616 define ETH_MACCR_DC ((uint32_t)0x00000010)
  034097: line 11617 define ETH_MACCR_TE ((uint32_t)0x00000008)
  0340be: line 11618 define ETH_MACCR_RE ((uint32_t)0x00000004)
  0340e5: line 11621 define ETH_MACFFR_RA ((uint32_t)0x80000000)
  03410d: line 11622 define ETH_MACFFR_HPF ((uint32_t)0x00000400)
  034136: line 11623 define ETH_MACFFR_SAF ((uint32_t)0x00000200)
  03415f: line 11624 define ETH_MACFFR_SAIF ((uint32_t)0x00000100)
  034189: line 11625 define ETH_MACFFR_PCF ((uint32_t)0x000000C0)
  0341b2: line 11626 define ETH_MACFFR_PCF_BlockAll ((uint32_t)0x00000040)
  0341e4: line 11627 define ETH_MACFFR_PCF_ForwardAll ((uint32_t)0x00000080)
  034218: line 11628 define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)
  034259: line 11629 define ETH_MACFFR_BFD ((uint32_t)0x00000020)
  034282: line 11630 define ETH_MACFFR_PAM ((uint32_t)0x00000010)
  0342ab: line 11631 define ETH_MACFFR_DAIF ((uint32_t)0x00000008)
  0342d5: line 11632 define ETH_MACFFR_HM ((uint32_t)0x00000004)
  0342fd: line 11633 define ETH_MACFFR_HU ((uint32_t)0x00000002)
  034325: line 11634 define ETH_MACFFR_PM ((uint32_t)0x00000001)
  03434d: line 11637 define ETH_MACHTHR_HTH ((uint32_t)0xFFFFFFFF)
  034377: line 11640 define ETH_MACHTLR_HTL ((uint32_t)0xFFFFFFFF)
  0343a1: line 11643 define ETH_MACMIIAR_PA ((uint32_t)0x0000F800)
  0343cb: line 11644 define ETH_MACMIIAR_MR ((uint32_t)0x000007C0)
  0343f5: line 11645 define ETH_MACMIIAR_CR ((uint32_t)0x0000001C)
  03441f: line 11646 define ETH_MACMIIAR_CR_Div42 ((uint32_t)0x00000000)
  03444f: line 11647 define ETH_MACMIIAR_CR_Div62 ((uint32_t)0x00000004)
  03447f: line 11648 define ETH_MACMIIAR_CR_Div16 ((uint32_t)0x00000008)
  0344af: line 11649 define ETH_MACMIIAR_CR_Div26 ((uint32_t)0x0000000C)
  0344df: line 11650 define ETH_MACMIIAR_CR_Div102 ((uint32_t)0x00000010)
  034510: line 11651 define ETH_MACMIIAR_MW ((uint32_t)0x00000002)
  03453a: line 11652 define ETH_MACMIIAR_MB ((uint32_t)0x00000001)
  034564: line 11655 define ETH_MACMIIDR_MD ((uint32_t)0x0000FFFF)
  03458e: line 11658 define ETH_MACFCR_PT ((uint32_t)0xFFFF0000)
  0345b6: line 11659 define ETH_MACFCR_ZQPD ((uint32_t)0x00000080)
  0345e0: line 11660 define ETH_MACFCR_PLT ((uint32_t)0x00000030)
  034609: line 11661 define ETH_MACFCR_PLT_Minus4 ((uint32_t)0x00000000)
  034639: line 11662 define ETH_MACFCR_PLT_Minus28 ((uint32_t)0x00000010)
  03466a: line 11663 define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)
  03469c: line 11664 define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)
  0346ce: line 11665 define ETH_MACFCR_UPFD ((uint32_t)0x00000008)
  0346f8: line 11666 define ETH_MACFCR_RFCE ((uint32_t)0x00000004)
  034722: line 11667 define ETH_MACFCR_TFCE ((uint32_t)0x00000002)
  03474c: line 11668 define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)
  034778: line 11671 define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)
  0347a7: line 11672 define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)
  0347d6: line 11675 define ETH_MACRWUFFR_D ((uint32_t)0xFFFFFFFF)
  034800: line 11689 define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)
  03482f: line 11690 define ETH_MACPMTCSR_GU ((uint32_t)0x00000200)
  03485a: line 11691 define ETH_MACPMTCSR_WFR ((uint32_t)0x00000040)
  034886: line 11692 define ETH_MACPMTCSR_MPR ((uint32_t)0x00000020)
  0348b2: line 11693 define ETH_MACPMTCSR_WFE ((uint32_t)0x00000004)
  0348de: line 11694 define ETH_MACPMTCSR_MPE ((uint32_t)0x00000002)
  03490a: line 11695 define ETH_MACPMTCSR_PD ((uint32_t)0x00000001)
  034935: line 11698 define ETH_MACSR_TSTS ((uint32_t)0x00000200)
  03495e: line 11699 define ETH_MACSR_MMCTS ((uint32_t)0x00000040)
  034988: line 11700 define ETH_MACSR_MMMCRS ((uint32_t)0x00000020)
  0349b3: line 11701 define ETH_MACSR_MMCS ((uint32_t)0x00000010)
  0349dc: line 11702 define ETH_MACSR_PMTS ((uint32_t)0x00000008)
  034a05: line 11705 define ETH_MACIMR_TSTIM ((uint32_t)0x00000200)
  034a30: line 11706 define ETH_MACIMR_PMTIM ((uint32_t)0x00000008)
  034a5b: line 11709 define ETH_MACA0HR_MACA0H ((uint32_t)0x0000FFFF)
  034a88: line 11712 define ETH_MACA0LR_MACA0L ((uint32_t)0xFFFFFFFF)
  034ab5: line 11715 define ETH_MACA1HR_AE ((uint32_t)0x80000000)
  034ade: line 11716 define ETH_MACA1HR_SA ((uint32_t)0x40000000)
  034b07: line 11717 define ETH_MACA1HR_MBC ((uint32_t)0x3F000000)
  034b31: line 11718 define ETH_MACA1HR_MBC_HBits15_8 ((uint32_t)0x20000000)
  034b65: line 11719 define ETH_MACA1HR_MBC_HBits7_0 ((uint32_t)0x10000000)
  034b98: line 11720 define ETH_MACA1HR_MBC_LBits31_24 ((uint32_t)0x08000000)
  034bcd: line 11721 define ETH_MACA1HR_MBC_LBits23_16 ((uint32_t)0x04000000)
  034c02: line 11722 define ETH_MACA1HR_MBC_LBits15_8 ((uint32_t)0x02000000)
  034c36: line 11723 define ETH_MACA1HR_MBC_LBits7_0 ((uint32_t)0x01000000)
  034c69: line 11724 define ETH_MACA1HR_MACA1H ((uint32_t)0x0000FFFF)
  034c96: line 11727 define ETH_MACA1LR_MACA1L ((uint32_t)0xFFFFFFFF)
  034cc3: line 11730 define ETH_MACA2HR_AE ((uint32_t)0x80000000)
  034cec: line 11731 define ETH_MACA2HR_SA ((uint32_t)0x40000000)
  034d15: line 11732 define ETH_MACA2HR_MBC ((uint32_t)0x3F000000)
  034d3f: line 11733 define ETH_MACA2HR_MBC_HBits15_8 ((uint32_t)0x20000000)
  034d73: line 11734 define ETH_MACA2HR_MBC_HBits7_0 ((uint32_t)0x10000000)
  034da6: line 11735 define ETH_MACA2HR_MBC_LBits31_24 ((uint32_t)0x08000000)
  034ddb: line 11736 define ETH_MACA2HR_MBC_LBits23_16 ((uint32_t)0x04000000)
  034e10: line 11737 define ETH_MACA2HR_MBC_LBits15_8 ((uint32_t)0x02000000)
  034e44: line 11738 define ETH_MACA2HR_MBC_LBits7_0 ((uint32_t)0x01000000)
  034e77: line 11739 define ETH_MACA2HR_MACA2H ((uint32_t)0x0000FFFF)
  034ea4: line 11742 define ETH_MACA2LR_MACA2L ((uint32_t)0xFFFFFFFF)
  034ed1: line 11745 define ETH_MACA3HR_AE ((uint32_t)0x80000000)
  034efa: line 11746 define ETH_MACA3HR_SA ((uint32_t)0x40000000)
  034f23: line 11747 define ETH_MACA3HR_MBC ((uint32_t)0x3F000000)
  034f4d: line 11748 define ETH_MACA3HR_MBC_HBits15_8 ((uint32_t)0x20000000)
  034f81: line 11749 define ETH_MACA3HR_MBC_HBits7_0 ((uint32_t)0x10000000)
  034fb4: line 11750 define ETH_MACA3HR_MBC_LBits31_24 ((uint32_t)0x08000000)
  034fe9: line 11751 define ETH_MACA3HR_MBC_LBits23_16 ((uint32_t)0x04000000)
  03501e: line 11752 define ETH_MACA3HR_MBC_LBits15_8 ((uint32_t)0x02000000)
  035052: line 11753 define ETH_MACA3HR_MBC_LBits7_0 ((uint32_t)0x01000000)
  035085: line 11754 define ETH_MACA3HR_MACA3H ((uint32_t)0x0000FFFF)
  0350b2: line 11757 define ETH_MACA3LR_MACA3L ((uint32_t)0xFFFFFFFF)
  0350df: line 11764 define ETH_MMCCR_MCFHP ((uint32_t)0x00000020)
  035109: line 11765 define ETH_MMCCR_MCP ((uint32_t)0x00000010)
  035131: line 11766 define ETH_MMCCR_MCF ((uint32_t)0x00000008)
  035159: line 11767 define ETH_MMCCR_ROR ((uint32_t)0x00000004)
  035181: line 11768 define ETH_MMCCR_CSR ((uint32_t)0x00000002)
  0351a9: line 11769 define ETH_MMCCR_CR ((uint32_t)0x00000001)
  0351d0: line 11772 define ETH_MMCRIR_RGUFS ((uint32_t)0x00020000)
  0351fb: line 11773 define ETH_MMCRIR_RFAES ((uint32_t)0x00000040)
  035226: line 11774 define ETH_MMCRIR_RFCES ((uint32_t)0x00000020)
  035251: line 11777 define ETH_MMCTIR_TGFS ((uint32_t)0x00200000)
  03527b: line 11778 define ETH_MMCTIR_TGFMSCS ((uint32_t)0x00008000)
  0352a8: line 11779 define ETH_MMCTIR_TGFSCS ((uint32_t)0x00004000)
  0352d4: line 11782 define ETH_MMCRIMR_RGUFM ((uint32_t)0x00020000)
  035300: line 11783 define ETH_MMCRIMR_RFAEM ((uint32_t)0x00000040)
  03532c: line 11784 define ETH_MMCRIMR_RFCEM ((uint32_t)0x00000020)
  035358: line 11787 define ETH_MMCTIMR_TGFM ((uint32_t)0x00200000)
  035383: line 11788 define ETH_MMCTIMR_TGFMSCM ((uint32_t)0x00008000)
  0353b1: line 11789 define ETH_MMCTIMR_TGFSCM ((uint32_t)0x00004000)
  0353de: line 11792 define ETH_MMCTGFSCCR_TGFSCC ((uint32_t)0xFFFFFFFF)
  03540e: line 11795 define ETH_MMCTGFMSCCR_TGFMSCC ((uint32_t)0xFFFFFFFF)
  035440: line 11798 define ETH_MMCTGFCR_TGFC ((uint32_t)0xFFFFFFFF)
  03546c: line 11801 define ETH_MMCRFCECR_RFCEC ((uint32_t)0xFFFFFFFF)
  03549a: line 11804 define ETH_MMCRFAECR_RFAEC ((uint32_t)0xFFFFFFFF)
  0354c8: line 11807 define ETH_MMCRGUFCR_RGUFC ((uint32_t)0xFFFFFFFF)
  0354f6: line 11814 define ETH_PTPTSCR_TSCNT ((uint32_t)0x00030000)
  035522: line 11815 define ETH_PTPTSSR_TSSMRME ((uint32_t)0x00008000)
  035550: line 11816 define ETH_PTPTSSR_TSSEME ((uint32_t)0x00004000)
  03557d: line 11817 define ETH_PTPTSSR_TSSIPV4FE ((uint32_t)0x00002000)
  0355ad: line 11818 define ETH_PTPTSSR_TSSIPV6FE ((uint32_t)0x00001000)
  0355dd: line 11819 define ETH_PTPTSSR_TSSPTPOEFE ((uint32_t)0x00000800)
  03560e: line 11820 define ETH_PTPTSSR_TSPTPPSV2E ((uint32_t)0x00000400)
  03563f: line 11821 define ETH_PTPTSSR_TSSSR ((uint32_t)0x00000200)
  03566b: line 11822 define ETH_PTPTSSR_TSSARFE ((uint32_t)0x00000100)
  035699: line 11824 define ETH_PTPTSCR_TSARU ((uint32_t)0x00000020)
  0356c5: line 11825 define ETH_PTPTSCR_TSITE ((uint32_t)0x00000010)
  0356f1: line 11826 define ETH_PTPTSCR_TSSTU ((uint32_t)0x00000008)
  03571d: line 11827 define ETH_PTPTSCR_TSSTI ((uint32_t)0x00000004)
  035749: line 11828 define ETH_PTPTSCR_TSFCU ((uint32_t)0x00000002)
  035775: line 11829 define ETH_PTPTSCR_TSE ((uint32_t)0x00000001)
  03579f: line 11832 define ETH_PTPSSIR_STSSI ((uint32_t)0x000000FF)
  0357cb: line 11835 define ETH_PTPTSHR_STS ((uint32_t)0xFFFFFFFF)
  0357f5: line 11838 define ETH_PTPTSLR_STPNS ((uint32_t)0x80000000)
  035821: line 11839 define ETH_PTPTSLR_STSS ((uint32_t)0x7FFFFFFF)
  03584c: line 11842 define ETH_PTPTSHUR_TSUS ((uint32_t)0xFFFFFFFF)
  035878: line 11845 define ETH_PTPTSLUR_TSUPNS ((uint32_t)0x80000000)
  0358a6: line 11846 define ETH_PTPTSLUR_TSUSS ((uint32_t)0x7FFFFFFF)
  0358d3: line 11849 define ETH_PTPTSAR_TSA ((uint32_t)0xFFFFFFFF)
  0358fd: line 11852 define ETH_PTPTTHR_TTSH ((uint32_t)0xFFFFFFFF)
  035928: line 11855 define ETH_PTPTTLR_TTSL ((uint32_t)0xFFFFFFFF)
  035953: line 11858 define ETH_PTPTSSR_TSTTR ((uint32_t)0x00000020)
  03597f: line 11859 define ETH_PTPTSSR_TSSO ((uint32_t)0x00000010)
  0359aa: line 11866 define ETH_DMABMR_AAB ((uint32_t)0x02000000)
  0359d3: line 11867 define ETH_DMABMR_FPM ((uint32_t)0x01000000)
  0359fc: line 11868 define ETH_DMABMR_USP ((uint32_t)0x00800000)
  035a25: line 11869 define ETH_DMABMR_RDP ((uint32_t)0x007E0000)
  035a4e: line 11870 define ETH_DMABMR_RDP_1Beat ((uint32_t)0x00020000)
  035a7d: line 11871 define ETH_DMABMR_RDP_2Beat ((uint32_t)0x00040000)
  035aac: line 11872 define ETH_DMABMR_RDP_4Beat ((uint32_t)0x00080000)
  035adb: line 11873 define ETH_DMABMR_RDP_8Beat ((uint32_t)0x00100000)
  035b0a: line 11874 define ETH_DMABMR_RDP_16Beat ((uint32_t)0x00200000)
  035b3a: line 11875 define ETH_DMABMR_RDP_32Beat ((uint32_t)0x00400000)
  035b6a: line 11876 define ETH_DMABMR_RDP_4xPBL_4Beat ((uint32_t)0x01020000)
  035b9f: line 11877 define ETH_DMABMR_RDP_4xPBL_8Beat ((uint32_t)0x01040000)
  035bd4: line 11878 define ETH_DMABMR_RDP_4xPBL_16Beat ((uint32_t)0x01080000)
  035c0a: line 11879 define ETH_DMABMR_RDP_4xPBL_32Beat ((uint32_t)0x01100000)
  035c40: line 11880 define ETH_DMABMR_RDP_4xPBL_64Beat ((uint32_t)0x01200000)
  035c76: line 11881 define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)
  035cad: line 11882 define ETH_DMABMR_FB ((uint32_t)0x00010000)
  035cd5: line 11883 define ETH_DMABMR_RTPR ((uint32_t)0x0000C000)
  035cff: line 11884 define ETH_DMABMR_RTPR_1_1 ((uint32_t)0x00000000)
  035d2d: line 11885 define ETH_DMABMR_RTPR_2_1 ((uint32_t)0x00004000)
  035d5b: line 11886 define ETH_DMABMR_RTPR_3_1 ((uint32_t)0x00008000)
  035d89: line 11887 define ETH_DMABMR_RTPR_4_1 ((uint32_t)0x0000C000)
  035db7: line 11888 define ETH_DMABMR_PBL ((uint32_t)0x00003F00)
  035de0: line 11889 define ETH_DMABMR_PBL_1Beat ((uint32_t)0x00000100)
  035e0f: line 11890 define ETH_DMABMR_PBL_2Beat ((uint32_t)0x00000200)
  035e3e: line 11891 define ETH_DMABMR_PBL_4Beat ((uint32_t)0x00000400)
  035e6d: line 11892 define ETH_DMABMR_PBL_8Beat ((uint32_t)0x00000800)
  035e9c: line 11893 define ETH_DMABMR_PBL_16Beat ((uint32_t)0x00001000)
  035ecc: line 11894 define ETH_DMABMR_PBL_32Beat ((uint32_t)0x00002000)
  035efc: line 11895 define ETH_DMABMR_PBL_4xPBL_4Beat ((uint32_t)0x01000100)
  035f31: line 11896 define ETH_DMABMR_PBL_4xPBL_8Beat ((uint32_t)0x01000200)
  035f66: line 11897 define ETH_DMABMR_PBL_4xPBL_16Beat ((uint32_t)0x01000400)
  035f9c: line 11898 define ETH_DMABMR_PBL_4xPBL_32Beat ((uint32_t)0x01000800)
  035fd2: line 11899 define ETH_DMABMR_PBL_4xPBL_64Beat ((uint32_t)0x01001000)
  036008: line 11900 define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)
  03603f: line 11901 define ETH_DMABMR_EDE ((uint32_t)0x00000080)
  036068: line 11902 define ETH_DMABMR_DSL ((uint32_t)0x0000007C)
  036091: line 11903 define ETH_DMABMR_DA ((uint32_t)0x00000002)
  0360b9: line 11904 define ETH_DMABMR_SR ((uint32_t)0x00000001)
  0360e1: line 11907 define ETH_DMATPDR_TPD ((uint32_t)0xFFFFFFFF)
  03610b: line 11910 define ETH_DMARPDR_RPD ((uint32_t)0xFFFFFFFF)
  036135: line 11913 define ETH_DMARDLAR_SRL ((uint32_t)0xFFFFFFFF)
  036160: line 11916 define ETH_DMATDLAR_STL ((uint32_t)0xFFFFFFFF)
  03618b: line 11919 define ETH_DMASR_TSTS ((uint32_t)0x20000000)
  0361b4: line 11920 define ETH_DMASR_PMTS ((uint32_t)0x10000000)
  0361dd: line 11921 define ETH_DMASR_MMCS ((uint32_t)0x08000000)
  036206: line 11922 define ETH_DMASR_EBS ((uint32_t)0x03800000)
  03622e: line 11924 define ETH_DMASR_EBS_DescAccess ((uint32_t)0x02000000)
  036261: line 11925 define ETH_DMASR_EBS_ReadTransf ((uint32_t)0x01000000)
  036294: line 11926 define ETH_DMASR_EBS_DataTransfTx ((uint32_t)0x00800000)
  0362c9: line 11927 define ETH_DMASR_TPS ((uint32_t)0x00700000)
  0362f1: line 11928 define ETH_DMASR_TPS_Stopped ((uint32_t)0x00000000)
  036321: line 11929 define ETH_DMASR_TPS_Fetching ((uint32_t)0x00100000)
  036352: line 11930 define ETH_DMASR_TPS_Waiting ((uint32_t)0x00200000)
  036382: line 11931 define ETH_DMASR_TPS_Reading ((uint32_t)0x00300000)
  0363b2: line 11932 define ETH_DMASR_TPS_Suspended ((uint32_t)0x00600000)
  0363e4: line 11933 define ETH_DMASR_TPS_Closing ((uint32_t)0x00700000)
  036414: line 11934 define ETH_DMASR_RPS ((uint32_t)0x000E0000)
  03643c: line 11935 define ETH_DMASR_RPS_Stopped ((uint32_t)0x00000000)
  03646c: line 11936 define ETH_DMASR_RPS_Fetching ((uint32_t)0x00020000)
  03649d: line 11937 define ETH_DMASR_RPS_Waiting ((uint32_t)0x00060000)
  0364cd: line 11938 define ETH_DMASR_RPS_Suspended ((uint32_t)0x00080000)
  0364ff: line 11939 define ETH_DMASR_RPS_Closing ((uint32_t)0x000A0000)
  03652f: line 11940 define ETH_DMASR_RPS_Queuing ((uint32_t)0x000E0000)
  03655f: line 11941 define ETH_DMASR_NIS ((uint32_t)0x00010000)
  036587: line 11942 define ETH_DMASR_AIS ((uint32_t)0x00008000)
  0365af: line 11943 define ETH_DMASR_ERS ((uint32_t)0x00004000)
  0365d7: line 11944 define ETH_DMASR_FBES ((uint32_t)0x00002000)
  036600: line 11945 define ETH_DMASR_ETS ((uint32_t)0x00000400)
  036628: line 11946 define ETH_DMASR_RWTS ((uint32_t)0x00000200)
  036651: line 11947 define ETH_DMASR_RPSS ((uint32_t)0x00000100)
  03667a: line 11948 define ETH_DMASR_RBUS ((uint32_t)0x00000080)
  0366a3: line 11949 define ETH_DMASR_RS ((uint32_t)0x00000040)
  0366ca: line 11950 define ETH_DMASR_TUS ((uint32_t)0x00000020)
  0366f2: line 11951 define ETH_DMASR_ROS ((uint32_t)0x00000010)
  03671a: line 11952 define ETH_DMASR_TJTS ((uint32_t)0x00000008)
  036743: line 11953 define ETH_DMASR_TBUS ((uint32_t)0x00000004)
  03676c: line 11954 define ETH_DMASR_TPSS ((uint32_t)0x00000002)
  036795: line 11955 define ETH_DMASR_TS ((uint32_t)0x00000001)
  0367bc: line 11958 define ETH_DMAOMR_DTCEFD ((uint32_t)0x04000000)
  0367e8: line 11959 define ETH_DMAOMR_RSF ((uint32_t)0x02000000)
  036811: line 11960 define ETH_DMAOMR_DFRF ((uint32_t)0x01000000)
  03683b: line 11961 define ETH_DMAOMR_TSF ((uint32_t)0x00200000)
  036864: line 11962 define ETH_DMAOMR_FTF ((uint32_t)0x00100000)
  03688d: line 11963 define ETH_DMAOMR_TTC ((uint32_t)0x0001C000)
  0368b6: line 11964 define ETH_DMAOMR_TTC_64Bytes ((uint32_t)0x00000000)
  0368e7: line 11965 define ETH_DMAOMR_TTC_128Bytes ((uint32_t)0x00004000)
  036919: line 11966 define ETH_DMAOMR_TTC_192Bytes ((uint32_t)0x00008000)
  03694b: line 11967 define ETH_DMAOMR_TTC_256Bytes ((uint32_t)0x0000C000)
  03697d: line 11968 define ETH_DMAOMR_TTC_40Bytes ((uint32_t)0x00010000)
  0369ae: line 11969 define ETH_DMAOMR_TTC_32Bytes ((uint32_t)0x00014000)
  0369df: line 11970 define ETH_DMAOMR_TTC_24Bytes ((uint32_t)0x00018000)
  036a10: line 11971 define ETH_DMAOMR_TTC_16Bytes ((uint32_t)0x0001C000)
  036a41: line 11972 define ETH_DMAOMR_ST ((uint32_t)0x00002000)
  036a69: line 11973 define ETH_DMAOMR_FEF ((uint32_t)0x00000080)
  036a92: line 11974 define ETH_DMAOMR_FUGF ((uint32_t)0x00000040)
  036abc: line 11975 define ETH_DMAOMR_RTC ((uint32_t)0x00000018)
  036ae5: line 11976 define ETH_DMAOMR_RTC_64Bytes ((uint32_t)0x00000000)
  036b16: line 11977 define ETH_DMAOMR_RTC_32Bytes ((uint32_t)0x00000008)
  036b47: line 11978 define ETH_DMAOMR_RTC_96Bytes ((uint32_t)0x00000010)
  036b78: line 11979 define ETH_DMAOMR_RTC_128Bytes ((uint32_t)0x00000018)
  036baa: line 11980 define ETH_DMAOMR_OSF ((uint32_t)0x00000004)
  036bd3: line 11981 define ETH_DMAOMR_SR ((uint32_t)0x00000002)
  036bfb: line 11984 define ETH_DMAIER_NISE ((uint32_t)0x00010000)
  036c25: line 11985 define ETH_DMAIER_AISE ((uint32_t)0x00008000)
  036c4f: line 11986 define ETH_DMAIER_ERIE ((uint32_t)0x00004000)
  036c79: line 11987 define ETH_DMAIER_FBEIE ((uint32_t)0x00002000)
  036ca4: line 11988 define ETH_DMAIER_ETIE ((uint32_t)0x00000400)
  036cce: line 11989 define ETH_DMAIER_RWTIE ((uint32_t)0x00000200)
  036cf9: line 11990 define ETH_DMAIER_RPSIE ((uint32_t)0x00000100)
  036d24: line 11991 define ETH_DMAIER_RBUIE ((uint32_t)0x00000080)
  036d4f: line 11992 define ETH_DMAIER_RIE ((uint32_t)0x00000040)
  036d78: line 11993 define ETH_DMAIER_TUIE ((uint32_t)0x00000020)
  036da2: line 11994 define ETH_DMAIER_ROIE ((uint32_t)0x00000010)
  036dcc: line 11995 define ETH_DMAIER_TJTIE ((uint32_t)0x00000008)
  036df7: line 11996 define ETH_DMAIER_TBUIE ((uint32_t)0x00000004)
  036e22: line 11997 define ETH_DMAIER_TPSIE ((uint32_t)0x00000002)
  036e4d: line 11998 define ETH_DMAIER_TIE ((uint32_t)0x00000001)
  036e76: line 12001 define ETH_DMAMFBOCR_OFOC ((uint32_t)0x10000000)
  036ea3: line 12002 define ETH_DMAMFBOCR_MFA ((uint32_t)0x0FFE0000)
  036ecf: line 12003 define ETH_DMAMFBOCR_OMFC ((uint32_t)0x00010000)
  036efc: line 12004 define ETH_DMAMFBOCR_MFC ((uint32_t)0x0000FFFF)
  036f28: line 12007 define ETH_DMACHTDR_HTDAP ((uint32_t)0xFFFFFFFF)
  036f55: line 12010 define ETH_DMACHRDR_HRDAP ((uint32_t)0xFFFFFFFF)
  036f82: line 12013 define ETH_DMACHTBAR_HTBAP ((uint32_t)0xFFFFFFFF)
  036fb0: line 12016 define ETH_DMACHRBAR_HRBAP ((uint32_t)0xFFFFFFFF)
  036fde: include at line 12027 - file 5
  036fe2: end include
  036fe3: line 12034 define SET_BIT(REG,BIT) ((REG) |= (BIT))
  037008: line 12036 define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))
  037030: line 12038 define READ_BIT(REG,BIT) ((REG) & (BIT))
  037055: line 12040 define CLEAR_REG(REG) ((REG) = (0x0))
  037077: line 12042 define WRITE_REG(REG,VAL) ((REG) = (VAL))
  03709d: line 12044 define READ_REG(REG) ((REG))
  0370b6: line 12046 define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
  03711e: end include
  03711f: end of translation unit


** Section #52 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 248 bytes

  000000: Header:
    length 244 (not including this field)
    version 3
    prologue length 233
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00004e:  directory "..\..\Libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00006d:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000092:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  00009e:  directory ""                 : 00
  00009f:  file "stm32f4xx.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 01 00 00
  0000ae:  file "core_cm4.h": dir 2 time 0x0 length 0: 63 6f 72 65 5f 63 6d 34 2e 68 00 02 00 00
  0000bc:  file "system_stm32f4xx.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 73 74 6d 33 32 66 34 78 78 2e 68 00 01 00 00
  0000d2:  file "stdint.h": dir 3 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 03 00 00
  0000de:  file "stm32f4xx_conf.h": dir 4 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 6f 6e 66 2e 68 00 04 00 00
  0000f2:  file ""                      : 00
  0000f3:  DW_LNS_negate_stmt           : 06
  0000f4:  DW_LNS_negate_stmt           : 06
  0000f5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h:1.0


** Section #53 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 11120 bytes

  000000: Header:
    size 0x2b6c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h
  00004a:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000091:   DW_AT_language DW_LANG_C89
  000093:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000134:   DW_AT_macro_info 0x0
  000138:   DW_AT_stmt_list 0x0
  00013c:   18  = 0x4 (DW_TAG_enumeration_type)
  00013d:     DW_AT_sibling 0x709
  00013f:     DW_AT_name IRQn
  000144:     DW_AT_byte_size 0x1
  000145:     21  = 0x28 (DW_TAG_enumerator)
  000146:       DW_AT_name NonMaskableInt_IRQn
  00015a:       DW_AT_const_value -0xe
  00015b:     21  = 0x28 (DW_TAG_enumerator)
  00015c:       DW_AT_name MemoryManagement_IRQn
  000172:       DW_AT_const_value -0xc
  000173:     21  = 0x28 (DW_TAG_enumerator)
  000174:       DW_AT_name BusFault_IRQn
  000182:       DW_AT_const_value -0xb
  000183:     21  = 0x28 (DW_TAG_enumerator)
  000184:       DW_AT_name UsageFault_IRQn
  000194:       DW_AT_const_value -0xa
  000195:     21  = 0x28 (DW_TAG_enumerator)
  000196:       DW_AT_name SVCall_IRQn
  0001a2:       DW_AT_const_value -0x5
  0001a3:     21  = 0x28 (DW_TAG_enumerator)
  0001a4:       DW_AT_name DebugMonitor_IRQn
  0001b6:       DW_AT_const_value -0x4
  0001b7:     21  = 0x28 (DW_TAG_enumerator)
  0001b8:       DW_AT_name PendSV_IRQn
  0001c4:       DW_AT_const_value -0x2
  0001c5:     21  = 0x28 (DW_TAG_enumerator)
  0001c6:       DW_AT_name SysTick_IRQn
  0001d3:       DW_AT_const_value -0x1
  0001d4:     21  = 0x28 (DW_TAG_enumerator)
  0001d5:       DW_AT_name WWDG_IRQn
  0001df:       DW_AT_const_value 0x0
  0001e0:     21  = 0x28 (DW_TAG_enumerator)
  0001e1:       DW_AT_name PVD_IRQn
  0001ea:       DW_AT_const_value 0x1
  0001eb:     21  = 0x28 (DW_TAG_enumerator)
  0001ec:       DW_AT_name TAMP_STAMP_IRQn
  0001fc:       DW_AT_const_value 0x2
  0001fd:     21  = 0x28 (DW_TAG_enumerator)
  0001fe:       DW_AT_name RTC_WKUP_IRQn
  00020c:       DW_AT_const_value 0x3
  00020d:     21  = 0x28 (DW_TAG_enumerator)
  00020e:       DW_AT_name FLASH_IRQn
  000219:       DW_AT_const_value 0x4
  00021a:     21  = 0x28 (DW_TAG_enumerator)
  00021b:       DW_AT_name RCC_IRQn
  000224:       DW_AT_const_value 0x5
  000225:     21  = 0x28 (DW_TAG_enumerator)
  000226:       DW_AT_name EXTI0_IRQn
  000231:       DW_AT_const_value 0x6
  000232:     21  = 0x28 (DW_TAG_enumerator)
  000233:       DW_AT_name EXTI1_IRQn
  00023e:       DW_AT_const_value 0x7
  00023f:     21  = 0x28 (DW_TAG_enumerator)
  000240:       DW_AT_name EXTI2_IRQn
  00024b:       DW_AT_const_value 0x8
  00024c:     21  = 0x28 (DW_TAG_enumerator)
  00024d:       DW_AT_name EXTI3_IRQn
  000258:       DW_AT_const_value 0x9
  000259:     21  = 0x28 (DW_TAG_enumerator)
  00025a:       DW_AT_name EXTI4_IRQn
  000265:       DW_AT_const_value 0xa
  000266:     21  = 0x28 (DW_TAG_enumerator)
  000267:       DW_AT_name DMA1_Stream0_IRQn
  000279:       DW_AT_const_value 0xb
  00027a:     21  = 0x28 (DW_TAG_enumerator)
  00027b:       DW_AT_name DMA1_Stream1_IRQn
  00028d:       DW_AT_const_value 0xc
  00028e:     21  = 0x28 (DW_TAG_enumerator)
  00028f:       DW_AT_name DMA1_Stream2_IRQn
  0002a1:       DW_AT_const_value 0xd
  0002a2:     21  = 0x28 (DW_TAG_enumerator)
  0002a3:       DW_AT_name DMA1_Stream3_IRQn
  0002b5:       DW_AT_const_value 0xe
  0002b6:     21  = 0x28 (DW_TAG_enumerator)
  0002b7:       DW_AT_name DMA1_Stream4_IRQn
  0002c9:       DW_AT_const_value 0xf
  0002ca:     21  = 0x28 (DW_TAG_enumerator)
  0002cb:       DW_AT_name DMA1_Stream5_IRQn
  0002dd:       DW_AT_const_value 0x10
  0002de:     21  = 0x28 (DW_TAG_enumerator)
  0002df:       DW_AT_name DMA1_Stream6_IRQn
  0002f1:       DW_AT_const_value 0x11
  0002f2:     21  = 0x28 (DW_TAG_enumerator)
  0002f3:       DW_AT_name ADC_IRQn
  0002fc:       DW_AT_const_value 0x12
  0002fd:     21  = 0x28 (DW_TAG_enumerator)
  0002fe:       DW_AT_name CAN1_TX_IRQn
  00030b:       DW_AT_const_value 0x13
  00030c:     21  = 0x28 (DW_TAG_enumerator)
  00030d:       DW_AT_name CAN1_RX0_IRQn
  00031b:       DW_AT_const_value 0x14
  00031c:     21  = 0x28 (DW_TAG_enumerator)
  00031d:       DW_AT_name CAN1_RX1_IRQn
  00032b:       DW_AT_const_value 0x15
  00032c:     21  = 0x28 (DW_TAG_enumerator)
  00032d:       DW_AT_name CAN1_SCE_IRQn
  00033b:       DW_AT_const_value 0x16
  00033c:     21  = 0x28 (DW_TAG_enumerator)
  00033d:       DW_AT_name EXTI9_5_IRQn
  00034a:       DW_AT_const_value 0x17
  00034b:     21  = 0x28 (DW_TAG_enumerator)
  00034c:       DW_AT_name TIM1_BRK_TIM9_IRQn
  00035f:       DW_AT_const_value 0x18
  000360:     21  = 0x28 (DW_TAG_enumerator)
  000361:       DW_AT_name TIM1_UP_TIM10_IRQn
  000374:       DW_AT_const_value 0x19
  000375:     21  = 0x28 (DW_TAG_enumerator)
  000376:       DW_AT_name TIM1_TRG_COM_TIM11_IRQn
  00038e:       DW_AT_const_value 0x1a
  00038f:     21  = 0x28 (DW_TAG_enumerator)
  000390:       DW_AT_name TIM1_CC_IRQn
  00039d:       DW_AT_const_value 0x1b
  00039e:     21  = 0x28 (DW_TAG_enumerator)
  00039f:       DW_AT_name TIM2_IRQn
  0003a9:       DW_AT_const_value 0x1c
  0003aa:     21  = 0x28 (DW_TAG_enumerator)
  0003ab:       DW_AT_name TIM3_IRQn
  0003b5:       DW_AT_const_value 0x1d
  0003b6:     21  = 0x28 (DW_TAG_enumerator)
  0003b7:       DW_AT_name TIM4_IRQn
  0003c1:       DW_AT_const_value 0x1e
  0003c2:     21  = 0x28 (DW_TAG_enumerator)
  0003c3:       DW_AT_name I2C1_EV_IRQn
  0003d0:       DW_AT_const_value 0x1f
  0003d1:     21  = 0x28 (DW_TAG_enumerator)
  0003d2:       DW_AT_name I2C1_ER_IRQn
  0003df:       DW_AT_const_value 0x20
  0003e0:     21  = 0x28 (DW_TAG_enumerator)
  0003e1:       DW_AT_name I2C2_EV_IRQn
  0003ee:       DW_AT_const_value 0x21
  0003ef:     21  = 0x28 (DW_TAG_enumerator)
  0003f0:       DW_AT_name I2C2_ER_IRQn
  0003fd:       DW_AT_const_value 0x22
  0003fe:     21  = 0x28 (DW_TAG_enumerator)
  0003ff:       DW_AT_name SPI1_IRQn
  000409:       DW_AT_const_value 0x23
  00040a:     21  = 0x28 (DW_TAG_enumerator)
  00040b:       DW_AT_name SPI2_IRQn
  000415:       DW_AT_const_value 0x24
  000416:     21  = 0x28 (DW_TAG_enumerator)
  000417:       DW_AT_name USART1_IRQn
  000423:       DW_AT_const_value 0x25
  000424:     21  = 0x28 (DW_TAG_enumerator)
  000425:       DW_AT_name USART2_IRQn
  000431:       DW_AT_const_value 0x26
  000432:     21  = 0x28 (DW_TAG_enumerator)
  000433:       DW_AT_name USART3_IRQn
  00043f:       DW_AT_const_value 0x27
  000440:     21  = 0x28 (DW_TAG_enumerator)
  000441:       DW_AT_name EXTI15_10_IRQn
  000450:       DW_AT_const_value 0x28
  000451:     21  = 0x28 (DW_TAG_enumerator)
  000452:       DW_AT_name RTC_Alarm_IRQn
  000461:       DW_AT_const_value 0x29
  000462:     21  = 0x28 (DW_TAG_enumerator)
  000463:       DW_AT_name OTG_FS_WKUP_IRQn
  000474:       DW_AT_const_value 0x2a
  000475:     21  = 0x28 (DW_TAG_enumerator)
  000476:       DW_AT_name TIM8_BRK_TIM12_IRQn
  00048a:       DW_AT_const_value 0x2b
  00048b:     21  = 0x28 (DW_TAG_enumerator)
  00048c:       DW_AT_name TIM8_UP_TIM13_IRQn
  00049f:       DW_AT_const_value 0x2c
  0004a0:     21  = 0x28 (DW_TAG_enumerator)
  0004a1:       DW_AT_name TIM8_TRG_COM_TIM14_IRQn
  0004b9:       DW_AT_const_value 0x2d
  0004ba:     21  = 0x28 (DW_TAG_enumerator)
  0004bb:       DW_AT_name TIM8_CC_IRQn
  0004c8:       DW_AT_const_value 0x2e
  0004c9:     21  = 0x28 (DW_TAG_enumerator)
  0004ca:       DW_AT_name DMA1_Stream7_IRQn
  0004dc:       DW_AT_const_value 0x2f
  0004dd:     21  = 0x28 (DW_TAG_enumerator)
  0004de:       DW_AT_name FSMC_IRQn
  0004e8:       DW_AT_const_value 0x30
  0004e9:     21  = 0x28 (DW_TAG_enumerator)
  0004ea:       DW_AT_name SDIO_IRQn
  0004f4:       DW_AT_const_value 0x31
  0004f5:     21  = 0x28 (DW_TAG_enumerator)
  0004f6:       DW_AT_name TIM5_IRQn
  000500:       DW_AT_const_value 0x32
  000501:     21  = 0x28 (DW_TAG_enumerator)
  000502:       DW_AT_name SPI3_IRQn
  00050c:       DW_AT_const_value 0x33
  00050d:     21  = 0x28 (DW_TAG_enumerator)
  00050e:       DW_AT_name UART4_IRQn
  000519:       DW_AT_const_value 0x34
  00051a:     21  = 0x28 (DW_TAG_enumerator)
  00051b:       DW_AT_name UART5_IRQn
  000526:       DW_AT_const_value 0x35
  000527:     21  = 0x28 (DW_TAG_enumerator)
  000528:       DW_AT_name TIM6_DAC_IRQn
  000536:       DW_AT_const_value 0x36
  000537:     21  = 0x28 (DW_TAG_enumerator)
  000538:       DW_AT_name TIM7_IRQn
  000542:       DW_AT_const_value 0x37
  000543:     21  = 0x28 (DW_TAG_enumerator)
  000544:       DW_AT_name DMA2_Stream0_IRQn
  000556:       DW_AT_const_value 0x38
  000557:     21  = 0x28 (DW_TAG_enumerator)
  000558:       DW_AT_name DMA2_Stream1_IRQn
  00056a:       DW_AT_const_value 0x39
  00056b:     21  = 0x28 (DW_TAG_enumerator)
  00056c:       DW_AT_name DMA2_Stream2_IRQn
  00057e:       DW_AT_const_value 0x3a
  00057f:     21  = 0x28 (DW_TAG_enumerator)
  000580:       DW_AT_name DMA2_Stream3_IRQn
  000592:       DW_AT_const_value 0x3b
  000593:     21  = 0x28 (DW_TAG_enumerator)
  000594:       DW_AT_name DMA2_Stream4_IRQn
  0005a6:       DW_AT_const_value 0x3c
  0005a7:     21  = 0x28 (DW_TAG_enumerator)
  0005a8:       DW_AT_name ETH_IRQn
  0005b1:       DW_AT_const_value 0x3d
  0005b2:     21  = 0x28 (DW_TAG_enumerator)
  0005b3:       DW_AT_name ETH_WKUP_IRQn
  0005c1:       DW_AT_const_value 0x3e
  0005c2:     21  = 0x28 (DW_TAG_enumerator)
  0005c3:       DW_AT_name CAN2_TX_IRQn
  0005d0:       DW_AT_const_value 0x3f
  0005d1:     21  = 0x28 (DW_TAG_enumerator)
  0005d2:       DW_AT_name CAN2_RX0_IRQn
  0005e0:       DW_AT_const_value 0x40
  0005e2:     21  = 0x28 (DW_TAG_enumerator)
  0005e3:       DW_AT_name CAN2_RX1_IRQn
  0005f1:       DW_AT_const_value 0x41
  0005f3:     21  = 0x28 (DW_TAG_enumerator)
  0005f4:       DW_AT_name CAN2_SCE_IRQn
  000602:       DW_AT_const_value 0x42
  000604:     21  = 0x28 (DW_TAG_enumerator)
  000605:       DW_AT_name OTG_FS_IRQn
  000611:       DW_AT_const_value 0x43
  000613:     21  = 0x28 (DW_TAG_enumerator)
  000614:       DW_AT_name DMA2_Stream5_IRQn
  000626:       DW_AT_const_value 0x44
  000628:     21  = 0x28 (DW_TAG_enumerator)
  000629:       DW_AT_name DMA2_Stream6_IRQn
  00063b:       DW_AT_const_value 0x45
  00063d:     21  = 0x28 (DW_TAG_enumerator)
  00063e:       DW_AT_name DMA2_Stream7_IRQn
  000650:       DW_AT_const_value 0x46
  000652:     21  = 0x28 (DW_TAG_enumerator)
  000653:       DW_AT_name USART6_IRQn
  00065f:       DW_AT_const_value 0x47
  000661:     21  = 0x28 (DW_TAG_enumerator)
  000662:       DW_AT_name I2C3_EV_IRQn
  00066f:       DW_AT_const_value 0x48
  000671:     21  = 0x28 (DW_TAG_enumerator)
  000672:       DW_AT_name I2C3_ER_IRQn
  00067f:       DW_AT_const_value 0x49
  000681:     21  = 0x28 (DW_TAG_enumerator)
  000682:       DW_AT_name OTG_HS_EP1_OUT_IRQn
  000696:       DW_AT_const_value 0x4a
  000698:     21  = 0x28 (DW_TAG_enumerator)
  000699:       DW_AT_name OTG_HS_EP1_IN_IRQn
  0006ac:       DW_AT_const_value 0x4b
  0006ae:     21  = 0x28 (DW_TAG_enumerator)
  0006af:       DW_AT_name OTG_HS_WKUP_IRQn
  0006c0:       DW_AT_const_value 0x4c
  0006c2:     21  = 0x28 (DW_TAG_enumerator)
  0006c3:       DW_AT_name OTG_HS_IRQn
  0006cf:       DW_AT_const_value 0x4d
  0006d1:     21  = 0x28 (DW_TAG_enumerator)
  0006d2:       DW_AT_name DCMI_IRQn
  0006dc:       DW_AT_const_value 0x4e
  0006de:     21  = 0x28 (DW_TAG_enumerator)
  0006df:       DW_AT_name CRYP_IRQn
  0006e9:       DW_AT_const_value 0x4f
  0006eb:     21  = 0x28 (DW_TAG_enumerator)
  0006ec:       DW_AT_name HASH_RNG_IRQn
  0006fa:       DW_AT_const_value 0x50
  0006fc:     21  = 0x28 (DW_TAG_enumerator)
  0006fd:       DW_AT_name FPU_IRQn
  000706:       DW_AT_const_value 0x51
  000708:     0  null
  000709:   80  = 0x16 (DW_TAG_typedef)
  00070a:     DW_AT_name IRQn_Type
  000714:     DW_AT_type indirect DW_FORM_ref2 0x13c
  000717:     DW_AT_decl_file 0x1
  000718:     DW_AT_decl_line 0x32b
  00071a:     DW_AT_decl_column 0x3
  00071b:   80  = 0x16 (DW_TAG_typedef)
  00071c:     DW_AT_name s32
  000720:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000725:     DW_AT_decl_file 0x1
  000726:     DW_AT_decl_line 0x339
  000728:     DW_AT_decl_column 0x12
  000729:   80  = 0x16 (DW_TAG_typedef)
  00072a:     DW_AT_name s16
  00072e:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000733:     DW_AT_decl_file 0x1
  000734:     DW_AT_decl_line 0x33a
  000736:     DW_AT_decl_column 0x11
  000737:   80  = 0x16 (DW_TAG_typedef)
  000738:     DW_AT_name s8
  00073b:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000740:     DW_AT_decl_file 0x1
  000741:     DW_AT_decl_line 0x33b
  000743:     DW_AT_decl_column 0x11
  000744:   17  = 0x26 (DW_TAG_const_type)
  000745:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00074a:   80  = 0x16 (DW_TAG_typedef)
  00074b:     DW_AT_name sc32
  000750:     DW_AT_type indirect DW_FORM_ref2 0x744
  000753:     DW_AT_decl_file 0x1
  000754:     DW_AT_decl_line 0x33d
  000756:     DW_AT_decl_column 0x17
  000757:   17  = 0x26 (DW_TAG_const_type)
  000758:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00075d:   80  = 0x16 (DW_TAG_typedef)
  00075e:     DW_AT_name sc16
  000763:     DW_AT_type indirect DW_FORM_ref2 0x757
  000766:     DW_AT_decl_file 0x1
  000767:     DW_AT_decl_line 0x33e
  000769:     DW_AT_decl_column 0x17
  00076a:   17  = 0x26 (DW_TAG_const_type)
  00076b:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000770:   80  = 0x16 (DW_TAG_typedef)
  000771:     DW_AT_name sc8
  000775:     DW_AT_type indirect DW_FORM_ref2 0x76a
  000778:     DW_AT_decl_file 0x1
  000779:     DW_AT_decl_line 0x33f
  00077b:     DW_AT_decl_column 0x16
  00077c:   116  = 0x35 (DW_TAG_volatile_type)
  00077d:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000782:   80  = 0x16 (DW_TAG_typedef)
  000783:     DW_AT_name vs32
  000788:     DW_AT_type indirect DW_FORM_ref2 0x77c
  00078b:     DW_AT_decl_file 0x1
  00078c:     DW_AT_decl_line 0x341
  00078e:     DW_AT_decl_column 0x17
  00078f:   116  = 0x35 (DW_TAG_volatile_type)
  000790:     DW_AT_type indirect DW_FORM_ref_addr 0x10d+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000795:   80  = 0x16 (DW_TAG_typedef)
  000796:     DW_AT_name vs16
  00079b:     DW_AT_type indirect DW_FORM_ref2 0x78f
  00079e:     DW_AT_decl_file 0x1
  00079f:     DW_AT_decl_line 0x342
  0007a1:     DW_AT_decl_column 0x17
  0007a2:   116  = 0x35 (DW_TAG_volatile_type)
  0007a3:     DW_AT_type indirect DW_FORM_ref_addr 0xff+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007a8:   80  = 0x16 (DW_TAG_typedef)
  0007a9:     DW_AT_name vs8
  0007ad:     DW_AT_type indirect DW_FORM_ref2 0x7a2
  0007b0:     DW_AT_decl_file 0x1
  0007b1:     DW_AT_decl_line 0x343
  0007b3:     DW_AT_decl_column 0x17
  0007b4:   116  = 0x35 (DW_TAG_volatile_type)
  0007b5:     DW_AT_type indirect DW_FORM_ref2 0x744
  0007b8:   80  = 0x16 (DW_TAG_typedef)
  0007b9:     DW_AT_name vsc32
  0007bf:     DW_AT_type indirect DW_FORM_ref2 0x7b4
  0007c2:     DW_AT_decl_file 0x1
  0007c3:     DW_AT_decl_line 0x345
  0007c5:     DW_AT_decl_column 0x15
  0007c6:   116  = 0x35 (DW_TAG_volatile_type)
  0007c7:     DW_AT_type indirect DW_FORM_ref2 0x757
  0007ca:   80  = 0x16 (DW_TAG_typedef)
  0007cb:     DW_AT_name vsc16
  0007d1:     DW_AT_type indirect DW_FORM_ref2 0x7c6
  0007d4:     DW_AT_decl_file 0x1
  0007d5:     DW_AT_decl_line 0x346
  0007d7:     DW_AT_decl_column 0x15
  0007d8:   116  = 0x35 (DW_TAG_volatile_type)
  0007d9:     DW_AT_type indirect DW_FORM_ref2 0x76a
  0007dc:   80  = 0x16 (DW_TAG_typedef)
  0007dd:     DW_AT_name vsc8
  0007e2:     DW_AT_type indirect DW_FORM_ref2 0x7d8
  0007e5:     DW_AT_decl_file 0x1
  0007e6:     DW_AT_decl_line 0x347
  0007e8:     DW_AT_decl_column 0x14
  0007e9:   80  = 0x16 (DW_TAG_typedef)
  0007ea:     DW_AT_name u32
  0007ee:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0007f3:     DW_AT_decl_file 0x1
  0007f4:     DW_AT_decl_line 0x349
  0007f6:     DW_AT_decl_column 0x13
  0007f7:   80  = 0x16 (DW_TAG_typedef)
  0007f8:     DW_AT_name u16
  0007fc:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000801:     DW_AT_decl_file 0x1
  000802:     DW_AT_decl_line 0x34a
  000804:     DW_AT_decl_column 0x12
  000805:   80  = 0x16 (DW_TAG_typedef)
  000806:     DW_AT_name u8
  000809:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00080e:     DW_AT_decl_file 0x1
  00080f:     DW_AT_decl_line 0x34b
  000811:     DW_AT_decl_column 0x12
  000812:   17  = 0x26 (DW_TAG_const_type)
  000813:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000818:   80  = 0x16 (DW_TAG_typedef)
  000819:     DW_AT_name uc32
  00081e:     DW_AT_type indirect DW_FORM_ref2 0x812
  000821:     DW_AT_decl_file 0x1
  000822:     DW_AT_decl_line 0x34d
  000824:     DW_AT_decl_column 0x18
  000825:   17  = 0x26 (DW_TAG_const_type)
  000826:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00082b:   80  = 0x16 (DW_TAG_typedef)
  00082c:     DW_AT_name uc16
  000831:     DW_AT_type indirect DW_FORM_ref2 0x825
  000834:     DW_AT_decl_file 0x1
  000835:     DW_AT_decl_line 0x34e
  000837:     DW_AT_decl_column 0x18
  000838:   17  = 0x26 (DW_TAG_const_type)
  000839:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00083e:   80  = 0x16 (DW_TAG_typedef)
  00083f:     DW_AT_name uc8
  000843:     DW_AT_type indirect DW_FORM_ref2 0x838
  000846:     DW_AT_decl_file 0x1
  000847:     DW_AT_decl_line 0x34f
  000849:     DW_AT_decl_column 0x17
  00084a:   116  = 0x35 (DW_TAG_volatile_type)
  00084b:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000850:   80  = 0x16 (DW_TAG_typedef)
  000851:     DW_AT_name vu32
  000856:     DW_AT_type indirect DW_FORM_ref2 0x84a
  000859:     DW_AT_decl_file 0x1
  00085a:     DW_AT_decl_line 0x351
  00085c:     DW_AT_decl_column 0x18
  00085d:   116  = 0x35 (DW_TAG_volatile_type)
  00085e:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000863:   80  = 0x16 (DW_TAG_typedef)
  000864:     DW_AT_name vu16
  000869:     DW_AT_type indirect DW_FORM_ref2 0x85d
  00086c:     DW_AT_decl_file 0x1
  00086d:     DW_AT_decl_line 0x352
  00086f:     DW_AT_decl_column 0x17
  000870:   116  = 0x35 (DW_TAG_volatile_type)
  000871:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000876:   80  = 0x16 (DW_TAG_typedef)
  000877:     DW_AT_name vu8
  00087b:     DW_AT_type indirect DW_FORM_ref2 0x870
  00087e:     DW_AT_decl_file 0x1
  00087f:     DW_AT_decl_line 0x353
  000881:     DW_AT_decl_column 0x17
  000882:   116  = 0x35 (DW_TAG_volatile_type)
  000883:     DW_AT_type indirect DW_FORM_ref2 0x812
  000886:   80  = 0x16 (DW_TAG_typedef)
  000887:     DW_AT_name vuc32
  00088d:     DW_AT_type indirect DW_FORM_ref2 0x882
  000890:     DW_AT_decl_file 0x1
  000891:     DW_AT_decl_line 0x355
  000893:     DW_AT_decl_column 0x16
  000894:   116  = 0x35 (DW_TAG_volatile_type)
  000895:     DW_AT_type indirect DW_FORM_ref2 0x825
  000898:   80  = 0x16 (DW_TAG_typedef)
  000899:     DW_AT_name vuc16
  00089f:     DW_AT_type indirect DW_FORM_ref2 0x894
  0008a2:     DW_AT_decl_file 0x1
  0008a3:     DW_AT_decl_line 0x356
  0008a5:     DW_AT_decl_column 0x16
  0008a6:   116  = 0x35 (DW_TAG_volatile_type)
  0008a7:     DW_AT_type indirect DW_FORM_ref2 0x838
  0008aa:   80  = 0x16 (DW_TAG_typedef)
  0008ab:     DW_AT_name vuc8
  0008b0:     DW_AT_type indirect DW_FORM_ref2 0x8a6
  0008b3:     DW_AT_decl_file 0x1
  0008b4:     DW_AT_decl_line 0x357
  0008b6:     DW_AT_decl_column 0x15
  0008b7:   19  = 0x4 (DW_TAG_enumeration_type)
  0008b8:     DW_AT_sibling 0x8cc
  0008ba:     DW_AT_byte_size 0x1
  0008bb:     20  = 0x28 (DW_TAG_enumerator)
  0008bc:       DW_AT_name RESET
  0008c2:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0008c4:     20  = 0x28 (DW_TAG_enumerator)
  0008c5:       DW_AT_name SET
  0008c9:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0008cb:     0  null
  0008cc:   80  = 0x16 (DW_TAG_typedef)
  0008cd:     DW_AT_name FlagStatus
  0008d8:     DW_AT_type indirect DW_FORM_ref2 0x8b7
  0008db:     DW_AT_decl_file 0x1
  0008dc:     DW_AT_decl_line 0x359
  0008de:     DW_AT_decl_column 0x28
  0008df:   80  = 0x16 (DW_TAG_typedef)
  0008e0:     DW_AT_name ITStatus
  0008e9:     DW_AT_type indirect DW_FORM_ref2 0x8b7
  0008ec:     DW_AT_decl_file 0x1
  0008ed:     DW_AT_decl_line 0x359
  0008ef:     DW_AT_decl_column 0x34
  0008f0:   19  = 0x4 (DW_TAG_enumeration_type)
  0008f1:     DW_AT_sibling 0x90a
  0008f3:     DW_AT_byte_size 0x1
  0008f4:     20  = 0x28 (DW_TAG_enumerator)
  0008f5:       DW_AT_name DISABLE
  0008fd:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0008ff:     20  = 0x28 (DW_TAG_enumerator)
  000900:       DW_AT_name ENABLE
  000907:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000909:     0  null
  00090a:   80  = 0x16 (DW_TAG_typedef)
  00090b:     DW_AT_name FunctionalState
  00091b:     DW_AT_type indirect DW_FORM_ref2 0x8f0
  00091e:     DW_AT_decl_file 0x1
  00091f:     DW_AT_decl_line 0x35b
  000921:     DW_AT_decl_column 0x2f
  000922:   19  = 0x4 (DW_TAG_enumeration_type)
  000923:     DW_AT_sibling 0x93b
  000925:     DW_AT_byte_size 0x1
  000926:     20  = 0x28 (DW_TAG_enumerator)
  000927:       DW_AT_name ERROR
  00092d:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00092f:     20  = 0x28 (DW_TAG_enumerator)
  000930:       DW_AT_name SUCCESS
  000938:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00093a:     0  null
  00093b:   80  = 0x16 (DW_TAG_typedef)
  00093c:     DW_AT_name ErrorStatus
  000948:     DW_AT_type indirect DW_FORM_ref2 0x922
  00094b:     DW_AT_decl_file 0x1
  00094c:     DW_AT_decl_line 0x35e
  00094e:     DW_AT_decl_column 0x2c
  00094f:   42  = 0x13 (DW_TAG_structure_type)
  000950:     DW_AT_sibling 0xa42
  000952:     DW_AT_byte_size 0x50
  000953:     30  = 0xd (DW_TAG_member)
  000954:       DW_AT_name SR
  000957:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00095a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00095d:     30  = 0xd (DW_TAG_member)
  00095e:       DW_AT_name CR1
  000962:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000965:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000968:     30  = 0xd (DW_TAG_member)
  000969:       DW_AT_name CR2
  00096d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000970:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000973:     30  = 0xd (DW_TAG_member)
  000974:       DW_AT_name SMPR1
  00097a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00097d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000980:     30  = 0xd (DW_TAG_member)
  000981:       DW_AT_name SMPR2
  000987:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00098a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00098d:     30  = 0xd (DW_TAG_member)
  00098e:       DW_AT_name JOFR1
  000994:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000997:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00099a:     30  = 0xd (DW_TAG_member)
  00099b:       DW_AT_name JOFR2
  0009a1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0009a7:     30  = 0xd (DW_TAG_member)
  0009a8:       DW_AT_name JOFR3
  0009ae:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009b1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0009b4:     30  = 0xd (DW_TAG_member)
  0009b5:       DW_AT_name JOFR4
  0009bb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0009c1:     30  = 0xd (DW_TAG_member)
  0009c2:       DW_AT_name HTR
  0009c6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009c9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0009cc:     30  = 0xd (DW_TAG_member)
  0009cd:       DW_AT_name LTR
  0009d1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  0009d7:     30  = 0xd (DW_TAG_member)
  0009d8:       DW_AT_name SQR1
  0009dd:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  0009e3:     30  = 0xd (DW_TAG_member)
  0009e4:       DW_AT_name SQR2
  0009e9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  0009ef:     30  = 0xd (DW_TAG_member)
  0009f0:       DW_AT_name SQR3
  0009f5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0009f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  0009fb:     30  = 0xd (DW_TAG_member)
  0009fc:       DW_AT_name JSQR
  000a01:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a04:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  000a07:     30  = 0xd (DW_TAG_member)
  000a08:       DW_AT_name JDR1
  000a0d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a10:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  000a13:     30  = 0xd (DW_TAG_member)
  000a14:       DW_AT_name JDR2
  000a19:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  000a1f:     30  = 0xd (DW_TAG_member)
  000a20:       DW_AT_name JDR3
  000a25:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a28:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  000a2b:     30  = 0xd (DW_TAG_member)
  000a2c:       DW_AT_name JDR4
  000a31:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a34:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  000a37:     30  = 0xd (DW_TAG_member)
  000a38:       DW_AT_name DR
  000a3b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a3e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  000a41:     0  null
  000a42:   80  = 0x16 (DW_TAG_typedef)
  000a43:     DW_AT_name ADC_TypeDef
  000a4f:     DW_AT_type indirect DW_FORM_ref2 0x94f
  000a52:     DW_AT_decl_file 0x1
  000a53:     DW_AT_decl_line 0x382
  000a55:     DW_AT_decl_column 0x3
  000a56:   42  = 0x13 (DW_TAG_structure_type)
  000a57:     DW_AT_sibling 0xa7c
  000a59:     DW_AT_byte_size 0xc
  000a5a:     30  = 0xd (DW_TAG_member)
  000a5b:       DW_AT_name CSR
  000a5f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a62:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000a65:     30  = 0xd (DW_TAG_member)
  000a66:       DW_AT_name CCR
  000a6a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a6d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000a70:     30  = 0xd (DW_TAG_member)
  000a71:       DW_AT_name CDR
  000a75:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000a78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000a7b:     0  null
  000a7c:   80  = 0x16 (DW_TAG_typedef)
  000a7d:     DW_AT_name ADC_Common_TypeDef
  000a90:     DW_AT_type indirect DW_FORM_ref2 0xa56
  000a93:     DW_AT_decl_file 0x1
  000a94:     DW_AT_decl_line 0x38a
  000a96:     DW_AT_decl_column 0x3
  000a97:   42  = 0x13 (DW_TAG_structure_type)
  000a98:     DW_AT_sibling 0xacb
  000a9a:     DW_AT_byte_size 0x10
  000a9b:     30  = 0xd (DW_TAG_member)
  000a9c:       DW_AT_name TIR
  000aa0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000aa3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000aa6:     30  = 0xd (DW_TAG_member)
  000aa7:       DW_AT_name TDTR
  000aac:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000aaf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000ab2:     30  = 0xd (DW_TAG_member)
  000ab3:       DW_AT_name TDLR
  000ab8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000abb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000abe:     30  = 0xd (DW_TAG_member)
  000abf:       DW_AT_name TDHR
  000ac4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ac7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000aca:     0  null
  000acb:   80  = 0x16 (DW_TAG_typedef)
  000acc:     DW_AT_name CAN_TxMailBox_TypeDef
  000ae2:     DW_AT_type indirect DW_FORM_ref2 0xa97
  000ae5:     DW_AT_decl_file 0x1
  000ae6:     DW_AT_decl_line 0x397
  000ae8:     DW_AT_decl_column 0x3
  000ae9:   42  = 0x13 (DW_TAG_structure_type)
  000aea:     DW_AT_sibling 0xb1d
  000aec:     DW_AT_byte_size 0x10
  000aed:     30  = 0xd (DW_TAG_member)
  000aee:       DW_AT_name RIR
  000af2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000af5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000af8:     30  = 0xd (DW_TAG_member)
  000af9:       DW_AT_name RDTR
  000afe:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b01:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000b04:     30  = 0xd (DW_TAG_member)
  000b05:       DW_AT_name RDLR
  000b0a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b0d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000b10:     30  = 0xd (DW_TAG_member)
  000b11:       DW_AT_name RDHR
  000b16:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b19:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000b1c:     0  null
  000b1d:   80  = 0x16 (DW_TAG_typedef)
  000b1e:     DW_AT_name CAN_FIFOMailBox_TypeDef
  000b36:     DW_AT_type indirect DW_FORM_ref2 0xae9
  000b39:     DW_AT_decl_file 0x1
  000b3a:     DW_AT_decl_line 0x3a3
  000b3c:     DW_AT_decl_column 0x3
  000b3d:   42  = 0x13 (DW_TAG_structure_type)
  000b3e:     DW_AT_sibling 0xb58
  000b40:     DW_AT_byte_size 0x8
  000b41:     30  = 0xd (DW_TAG_member)
  000b42:       DW_AT_name FR1
  000b46:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000b4c:     30  = 0xd (DW_TAG_member)
  000b4d:       DW_AT_name FR2
  000b51:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b54:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000b57:     0  null
  000b58:   80  = 0x16 (DW_TAG_typedef)
  000b59:     DW_AT_name CAN_FilterRegister_TypeDef
  000b74:     DW_AT_type indirect DW_FORM_ref2 0xb3d
  000b77:     DW_AT_decl_file 0x1
  000b78:     DW_AT_decl_line 0x3ad
  000b7a:     DW_AT_decl_column 0x3
  000b7b:   42  = 0x13 (DW_TAG_structure_type)
  000b7c:     DW_AT_sibling 0xd09
  000b7e:     DW_AT_byte_size 0x320
  000b80:     30  = 0xd (DW_TAG_member)
  000b81:       DW_AT_name MCR
  000b85:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000b8b:     30  = 0xd (DW_TAG_member)
  000b8c:       DW_AT_name MSR
  000b90:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b93:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000b96:     30  = 0xd (DW_TAG_member)
  000b97:       DW_AT_name TSR
  000b9b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000b9e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000ba1:     30  = 0xd (DW_TAG_member)
  000ba2:       DW_AT_name RF0R
  000ba7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000baa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000bad:     30  = 0xd (DW_TAG_member)
  000bae:       DW_AT_name RF1R
  000bb3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000bb6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000bb9:     30  = 0xd (DW_TAG_member)
  000bba:       DW_AT_name IER
  000bbe:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000bc1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000bc4:     30  = 0xd (DW_TAG_member)
  000bc5:       DW_AT_name ESR
  000bc9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000bcc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000bcf:     30  = 0xd (DW_TAG_member)
  000bd0:       DW_AT_name BTR
  000bd4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000bd7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000bda:     3  = 0x1 (DW_TAG_array_type)
  000bdb:       DW_AT_sibling 0xbe5
  000bdd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000be2:       1  = 0x21 (DW_TAG_subrange_type)
  000be3:         DW_AT_upper_bound 0x57
  000be4:       0  null
  000be5:     30  = 0xd (DW_TAG_member)
  000be6:       DW_AT_name RESERVED0
  000bf0:       DW_AT_type indirect DW_FORM_ref2 0xbda
  000bf3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000bf6:     3  = 0x1 (DW_TAG_array_type)
  000bf7:       DW_AT_sibling 0xbff
  000bf9:       DW_AT_type indirect DW_FORM_ref2 0xacb
  000bfc:       1  = 0x21 (DW_TAG_subrange_type)
  000bfd:         DW_AT_upper_bound 0x2
  000bfe:       0  null
  000bff:     30  = 0xd (DW_TAG_member)
  000c00:       DW_AT_name sTxMailBox
  000c0b:       DW_AT_type indirect DW_FORM_ref2 0xbf6
  000c0e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  000c12:     3  = 0x1 (DW_TAG_array_type)
  000c13:       DW_AT_sibling 0xc1b
  000c15:       DW_AT_type indirect DW_FORM_ref2 0xb1d
  000c18:       1  = 0x21 (DW_TAG_subrange_type)
  000c19:         DW_AT_upper_bound 0x1
  000c1a:       0  null
  000c1b:     30  = 0xd (DW_TAG_member)
  000c1c:       DW_AT_name sFIFOMailBox
  000c29:       DW_AT_type indirect DW_FORM_ref2 0xc12
  000c2c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  000c30:     3  = 0x1 (DW_TAG_array_type)
  000c31:       DW_AT_sibling 0xc3b
  000c33:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c38:       1  = 0x21 (DW_TAG_subrange_type)
  000c39:         DW_AT_upper_bound 0xb
  000c3a:       0  null
  000c3b:     30  = 0xd (DW_TAG_member)
  000c3c:       DW_AT_name RESERVED1
  000c46:       DW_AT_type indirect DW_FORM_ref2 0xc30
  000c49:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 464 }
  000c4d:     30  = 0xd (DW_TAG_member)
  000c4e:       DW_AT_name FMR
  000c52:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000c55:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  000c59:     30  = 0xd (DW_TAG_member)
  000c5a:       DW_AT_name FM1R
  000c5f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000c62:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  000c66:     30  = 0xd (DW_TAG_member)
  000c67:       DW_AT_name RESERVED2
  000c71:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c76:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 520 }
  000c7a:     30  = 0xd (DW_TAG_member)
  000c7b:       DW_AT_name FS1R
  000c80:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000c83:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 524 }
  000c87:     30  = 0xd (DW_TAG_member)
  000c88:       DW_AT_name RESERVED3
  000c92:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000c97:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 528 }
  000c9b:     30  = 0xd (DW_TAG_member)
  000c9c:       DW_AT_name FFA1R
  000ca2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ca5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 532 }
  000ca9:     30  = 0xd (DW_TAG_member)
  000caa:       DW_AT_name RESERVED4
  000cb4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000cb9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 536 }
  000cbd:     30  = 0xd (DW_TAG_member)
  000cbe:       DW_AT_name FA1R
  000cc3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000cc6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 540 }
  000cca:     3  = 0x1 (DW_TAG_array_type)
  000ccb:       DW_AT_sibling 0xcd5
  000ccd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000cd2:       1  = 0x21 (DW_TAG_subrange_type)
  000cd3:         DW_AT_upper_bound 0x7
  000cd4:       0  null
  000cd5:     30  = 0xd (DW_TAG_member)
  000cd6:       DW_AT_name RESERVED5
  000ce0:       DW_AT_type indirect DW_FORM_ref2 0xcca
  000ce3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  000ce7:     3  = 0x1 (DW_TAG_array_type)
  000ce8:       DW_AT_sibling 0xcf0
  000cea:       DW_AT_type indirect DW_FORM_ref2 0xb58
  000ced:       1  = 0x21 (DW_TAG_subrange_type)
  000cee:         DW_AT_upper_bound 0x1b
  000cef:       0  null
  000cf0:     30  = 0xd (DW_TAG_member)
  000cf1:       DW_AT_name sFilterRegister
  000d01:       DW_AT_type indirect DW_FORM_ref2 0xce7
  000d04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 576 }
  000d08:     0  null
  000d09:   80  = 0x16 (DW_TAG_typedef)
  000d0a:     DW_AT_name CAN_TypeDef
  000d16:     DW_AT_type indirect DW_FORM_ref2 0xb7b
  000d19:     DW_AT_decl_file 0x1
  000d1a:     DW_AT_decl_line 0x3cb
  000d1c:     DW_AT_decl_column 0x3
  000d1d:   42  = 0x13 (DW_TAG_structure_type)
  000d1e:     DW_AT_sibling 0xd67
  000d20:     DW_AT_byte_size 0xc
  000d21:     30  = 0xd (DW_TAG_member)
  000d22:       DW_AT_name DR
  000d25:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000d28:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000d2b:     30  = 0xd (DW_TAG_member)
  000d2c:       DW_AT_name IDR
  000d30:       DW_AT_type indirect DW_FORM_ref2 0x870
  000d33:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000d36:     30  = 0xd (DW_TAG_member)
  000d37:       DW_AT_name RESERVED0
  000d41:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d46:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000d49:     30  = 0xd (DW_TAG_member)
  000d4a:       DW_AT_name RESERVED1
  000d54:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000d59:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000d5c:     30  = 0xd (DW_TAG_member)
  000d5d:       DW_AT_name CR
  000d60:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000d63:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000d66:     0  null
  000d67:   80  = 0x16 (DW_TAG_typedef)
  000d68:     DW_AT_name CRC_TypeDef
  000d74:     DW_AT_type indirect DW_FORM_ref2 0xd1d
  000d77:     DW_AT_decl_file 0x1
  000d78:     DW_AT_decl_line 0x3e7
  000d7a:     DW_AT_decl_column 0x3
  000d7b:   42  = 0x13 (DW_TAG_structure_type)
  000d7c:     DW_AT_sibling 0xe3f
  000d7e:     DW_AT_byte_size 0x38
  000d7f:     30  = 0xd (DW_TAG_member)
  000d80:       DW_AT_name CR
  000d83:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000d86:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000d89:     30  = 0xd (DW_TAG_member)
  000d8a:       DW_AT_name SWTRIGR
  000d92:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000d95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000d98:     30  = 0xd (DW_TAG_member)
  000d99:       DW_AT_name DHR12R1
  000da1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000da4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000da7:     30  = 0xd (DW_TAG_member)
  000da8:       DW_AT_name DHR12L1
  000db0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000db3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000db6:     30  = 0xd (DW_TAG_member)
  000db7:       DW_AT_name DHR8R1
  000dbe:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000dc1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000dc4:     30  = 0xd (DW_TAG_member)
  000dc5:       DW_AT_name DHR12R2
  000dcd:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000dd0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000dd3:     30  = 0xd (DW_TAG_member)
  000dd4:       DW_AT_name DHR12L2
  000ddc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ddf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000de2:     30  = 0xd (DW_TAG_member)
  000de3:       DW_AT_name DHR8R2
  000dea:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ded:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000df0:     30  = 0xd (DW_TAG_member)
  000df1:       DW_AT_name DHR12RD
  000df9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000dfc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000dff:     30  = 0xd (DW_TAG_member)
  000e00:       DW_AT_name DHR12LD
  000e08:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e0b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000e0e:     30  = 0xd (DW_TAG_member)
  000e0f:       DW_AT_name DHR8RD
  000e16:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e19:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000e1c:     30  = 0xd (DW_TAG_member)
  000e1d:       DW_AT_name DOR1
  000e22:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e25:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000e28:     30  = 0xd (DW_TAG_member)
  000e29:       DW_AT_name DOR2
  000e2e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e31:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000e34:     30  = 0xd (DW_TAG_member)
  000e35:       DW_AT_name SR
  000e38:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000e3e:     0  null
  000e3f:   80  = 0x16 (DW_TAG_typedef)
  000e40:     DW_AT_name DAC_TypeDef
  000e4c:     DW_AT_type indirect DW_FORM_ref2 0xd7b
  000e4f:     DW_AT_decl_file 0x1
  000e50:     DW_AT_decl_line 0x3fd
  000e52:     DW_AT_decl_column 0x3
  000e53:   42  = 0x13 (DW_TAG_structure_type)
  000e54:     DW_AT_sibling 0xe8c
  000e56:     DW_AT_byte_size 0x10
  000e57:     30  = 0xd (DW_TAG_member)
  000e58:       DW_AT_name IDCODE
  000e5f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e62:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000e65:     30  = 0xd (DW_TAG_member)
  000e66:       DW_AT_name CR
  000e69:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e6c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000e6f:     30  = 0xd (DW_TAG_member)
  000e70:       DW_AT_name APB1FZ
  000e77:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e7a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000e7d:     30  = 0xd (DW_TAG_member)
  000e7e:       DW_AT_name APB2FZ
  000e85:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000e88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000e8b:     0  null
  000e8c:   80  = 0x16 (DW_TAG_typedef)
  000e8d:     DW_AT_name DBGMCU_TypeDef
  000e9c:     DW_AT_type indirect DW_FORM_ref2 0xe53
  000e9f:     DW_AT_decl_file 0x1
  000ea0:     DW_AT_decl_line 0x430
  000ea2:     DW_AT_decl_column 0x2
  000ea3:   42  = 0x13 (DW_TAG_structure_type)
  000ea4:     DW_AT_sibling 0xf2a
  000ea6:     DW_AT_byte_size 0x2c
  000ea7:     30  = 0xd (DW_TAG_member)
  000ea8:       DW_AT_name CR
  000eab:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000eae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000eb1:     30  = 0xd (DW_TAG_member)
  000eb2:       DW_AT_name SR
  000eb5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000eb8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000ebb:     30  = 0xd (DW_TAG_member)
  000ebc:       DW_AT_name RISR
  000ec1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ec4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000ec7:     30  = 0xd (DW_TAG_member)
  000ec8:       DW_AT_name IER
  000ecc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ecf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000ed2:     30  = 0xd (DW_TAG_member)
  000ed3:       DW_AT_name MISR
  000ed8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000edb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000ede:     30  = 0xd (DW_TAG_member)
  000edf:       DW_AT_name ICR
  000ee3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ee6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000ee9:     30  = 0xd (DW_TAG_member)
  000eea:       DW_AT_name ESCR
  000eef:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ef2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000ef5:     30  = 0xd (DW_TAG_member)
  000ef6:       DW_AT_name ESUR
  000efb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000efe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000f01:     30  = 0xd (DW_TAG_member)
  000f02:       DW_AT_name CWSTRTR
  000f0a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f0d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000f10:     30  = 0xd (DW_TAG_member)
  000f11:       DW_AT_name CWSIZER
  000f19:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000f1f:     30  = 0xd (DW_TAG_member)
  000f20:       DW_AT_name DR
  000f23:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f26:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000f29:     0  null
  000f2a:   80  = 0x16 (DW_TAG_typedef)
  000f2b:     DW_AT_name DCMI_TypeDef
  000f38:     DW_AT_type indirect DW_FORM_ref2 0xea3
  000f3b:     DW_AT_decl_file 0x1
  000f3c:     DW_AT_decl_line 0x443
  000f3e:     DW_AT_decl_column 0x3
  000f3f:   42  = 0x13 (DW_TAG_structure_type)
  000f40:     DW_AT_sibling 0xf88
  000f42:     DW_AT_byte_size 0x18
  000f43:     30  = 0xd (DW_TAG_member)
  000f44:       DW_AT_name CR
  000f47:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000f4d:     30  = 0xd (DW_TAG_member)
  000f4e:       DW_AT_name NDTR
  000f53:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f56:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000f59:     30  = 0xd (DW_TAG_member)
  000f5a:       DW_AT_name PAR
  000f5e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f61:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000f64:     30  = 0xd (DW_TAG_member)
  000f65:       DW_AT_name M0AR
  000f6a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f6d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000f70:     30  = 0xd (DW_TAG_member)
  000f71:       DW_AT_name M1AR
  000f76:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f79:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000f7c:     30  = 0xd (DW_TAG_member)
  000f7d:       DW_AT_name FCR
  000f81:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000f84:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000f87:     0  null
  000f88:   80  = 0x16 (DW_TAG_typedef)
  000f89:     DW_AT_name DMA_Stream_TypeDef
  000f9c:     DW_AT_type indirect DW_FORM_ref2 0xf3f
  000f9f:     DW_AT_decl_file 0x1
  000fa0:     DW_AT_decl_line 0x451
  000fa2:     DW_AT_decl_column 0x3
  000fa3:   42  = 0x13 (DW_TAG_structure_type)
  000fa4:     DW_AT_sibling 0xfda
  000fa6:     DW_AT_byte_size 0x10
  000fa7:     30  = 0xd (DW_TAG_member)
  000fa8:       DW_AT_name LISR
  000fad:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000fb0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000fb3:     30  = 0xd (DW_TAG_member)
  000fb4:       DW_AT_name HISR
  000fb9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000fbc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000fbf:     30  = 0xd (DW_TAG_member)
  000fc0:       DW_AT_name LIFCR
  000fc6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000fc9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000fcc:     30  = 0xd (DW_TAG_member)
  000fcd:       DW_AT_name HIFCR
  000fd3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000fd6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000fd9:     0  null
  000fda:   80  = 0x16 (DW_TAG_typedef)
  000fdb:     DW_AT_name DMA_TypeDef
  000fe7:     DW_AT_type indirect DW_FORM_ref2 0xfa3
  000fea:     DW_AT_decl_file 0x1
  000feb:     DW_AT_decl_line 0x459
  000fed:     DW_AT_decl_column 0x3
  000fee:   42  = 0x13 (DW_TAG_structure_type)
  000fef:     DW_AT_sibling 0x1140
  000ff1:     DW_AT_byte_size 0xc00
  000ff3:     30  = 0xd (DW_TAG_member)
  000ff4:       DW_AT_name CR
  000ff7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  000ffa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000ffd:     30  = 0xd (DW_TAG_member)
  000ffe:       DW_AT_name ISR
  001002:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001005:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001008:     30  = 0xd (DW_TAG_member)
  001009:       DW_AT_name IFCR
  00100e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001011:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001014:     30  = 0xd (DW_TAG_member)
  001015:       DW_AT_name FGMAR
  00101b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00101e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001021:     30  = 0xd (DW_TAG_member)
  001022:       DW_AT_name FGOR
  001027:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00102a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00102d:     30  = 0xd (DW_TAG_member)
  00102e:       DW_AT_name BGMAR
  001034:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001037:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00103a:     30  = 0xd (DW_TAG_member)
  00103b:       DW_AT_name BGOR
  001040:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001043:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001046:     30  = 0xd (DW_TAG_member)
  001047:       DW_AT_name FGPFCCR
  00104f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001052:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001055:     30  = 0xd (DW_TAG_member)
  001056:       DW_AT_name FGCOLR
  00105d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001060:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001063:     30  = 0xd (DW_TAG_member)
  001064:       DW_AT_name BGPFCCR
  00106c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00106f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001072:     30  = 0xd (DW_TAG_member)
  001073:       DW_AT_name BGCOLR
  00107a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00107d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001080:     30  = 0xd (DW_TAG_member)
  001081:       DW_AT_name FGCMAR
  001088:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00108b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00108e:     30  = 0xd (DW_TAG_member)
  00108f:       DW_AT_name BGCMAR
  001096:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001099:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00109c:     30  = 0xd (DW_TAG_member)
  00109d:       DW_AT_name OPFCCR
  0010a4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  0010aa:     30  = 0xd (DW_TAG_member)
  0010ab:       DW_AT_name OCOLR
  0010b1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  0010b7:     30  = 0xd (DW_TAG_member)
  0010b8:       DW_AT_name OMAR
  0010bd:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  0010c3:     30  = 0xd (DW_TAG_member)
  0010c4:       DW_AT_name OOR
  0010c8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0010ce:     30  = 0xd (DW_TAG_member)
  0010cf:       DW_AT_name NLR
  0010d3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0010d9:     30  = 0xd (DW_TAG_member)
  0010da:       DW_AT_name LWR
  0010de:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0010e4:     30  = 0xd (DW_TAG_member)
  0010e5:       DW_AT_name AMTCR
  0010eb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0010ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0010f1:     3  = 0x1 (DW_TAG_array_type)
  0010f2:       DW_AT_sibling 0x10fd
  0010f4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0010f9:       1  = 0x21 (DW_TAG_subrange_type)
  0010fa:         DW_AT_upper_bound 0xeb
  0010fc:       0  null
  0010fd:     30  = 0xd (DW_TAG_member)
  0010fe:       DW_AT_name RESERVED
  001107:       DW_AT_type indirect DW_FORM_ref2 0x10f1
  00110a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00110d:     3  = 0x1 (DW_TAG_array_type)
  00110e:       DW_AT_sibling 0x1117
  001110:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001113:       1  = 0x21 (DW_TAG_subrange_type)
  001114:         DW_AT_upper_bound 0xff
  001116:       0  null
  001117:     30  = 0xd (DW_TAG_member)
  001118:       DW_AT_name FGCLUT
  00111f:       DW_AT_type indirect DW_FORM_ref2 0x110d
  001122:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  001126:     3  = 0x1 (DW_TAG_array_type)
  001127:       DW_AT_sibling 0x1130
  001129:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00112c:       1  = 0x21 (DW_TAG_subrange_type)
  00112d:         DW_AT_upper_bound 0xff
  00112f:       0  null
  001130:     30  = 0xd (DW_TAG_member)
  001131:       DW_AT_name BGCLUT
  001138:       DW_AT_type indirect DW_FORM_ref2 0x1126
  00113b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2048 }
  00113f:     0  null
  001140:   80  = 0x16 (DW_TAG_typedef)
  001141:     DW_AT_name DMA2D_TypeDef
  00114f:     DW_AT_type indirect DW_FORM_ref2 0xfee
  001152:     DW_AT_decl_file 0x1
  001153:     DW_AT_decl_line 0x478
  001155:     DW_AT_decl_column 0x3
  001156:   42  = 0x13 (DW_TAG_structure_type)
  001157:     DW_AT_sibling 0x15ff
  001159:     DW_AT_byte_size 0x1058
  00115b:     30  = 0xd (DW_TAG_member)
  00115c:       DW_AT_name MACCR
  001162:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001165:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001168:     30  = 0xd (DW_TAG_member)
  001169:       DW_AT_name MACFFR
  001170:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001173:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001176:     30  = 0xd (DW_TAG_member)
  001177:       DW_AT_name MACHTHR
  00117f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001182:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001185:     30  = 0xd (DW_TAG_member)
  001186:       DW_AT_name MACHTLR
  00118e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001191:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001194:     30  = 0xd (DW_TAG_member)
  001195:       DW_AT_name MACMIIAR
  00119e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0011a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0011a4:     30  = 0xd (DW_TAG_member)
  0011a5:       DW_AT_name MACMIIDR
  0011ae:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0011b1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0011b4:     30  = 0xd (DW_TAG_member)
  0011b5:       DW_AT_name MACFCR
  0011bc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0011bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0011c2:     30  = 0xd (DW_TAG_member)
  0011c3:       DW_AT_name MACVLANTR
  0011cd:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0011d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0011d3:     3  = 0x1 (DW_TAG_array_type)
  0011d4:       DW_AT_sibling 0x11de
  0011d6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0011db:       1  = 0x21 (DW_TAG_subrange_type)
  0011dc:         DW_AT_upper_bound 0x1
  0011dd:       0  null
  0011de:     30  = 0xd (DW_TAG_member)
  0011df:       DW_AT_name RESERVED0
  0011e9:       DW_AT_type indirect DW_FORM_ref2 0x11d3
  0011ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0011ef:     30  = 0xd (DW_TAG_member)
  0011f0:       DW_AT_name MACRWUFFR
  0011fa:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0011fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001200:     30  = 0xd (DW_TAG_member)
  001201:       DW_AT_name MACPMTCSR
  00120b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00120e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001211:     3  = 0x1 (DW_TAG_array_type)
  001212:       DW_AT_sibling 0x121c
  001214:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001219:       1  = 0x21 (DW_TAG_subrange_type)
  00121a:         DW_AT_upper_bound 0x1
  00121b:       0  null
  00121c:     30  = 0xd (DW_TAG_member)
  00121d:       DW_AT_name RESERVED1
  001227:       DW_AT_type indirect DW_FORM_ref2 0x1211
  00122a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00122d:     30  = 0xd (DW_TAG_member)
  00122e:       DW_AT_name MACSR
  001234:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001237:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00123a:     30  = 0xd (DW_TAG_member)
  00123b:       DW_AT_name MACIMR
  001242:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001245:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  001248:     30  = 0xd (DW_TAG_member)
  001249:       DW_AT_name MACA0HR
  001251:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001254:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  001257:     30  = 0xd (DW_TAG_member)
  001258:       DW_AT_name MACA0LR
  001260:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001263:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  001266:     30  = 0xd (DW_TAG_member)
  001267:       DW_AT_name MACA1HR
  00126f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001272:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  001275:     30  = 0xd (DW_TAG_member)
  001276:       DW_AT_name MACA1LR
  00127e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001281:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  001284:     30  = 0xd (DW_TAG_member)
  001285:       DW_AT_name MACA2HR
  00128d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001290:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  001293:     30  = 0xd (DW_TAG_member)
  001294:       DW_AT_name MACA2LR
  00129c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00129f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  0012a2:     30  = 0xd (DW_TAG_member)
  0012a3:       DW_AT_name MACA3HR
  0012ab:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0012ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  0012b1:     30  = 0xd (DW_TAG_member)
  0012b2:       DW_AT_name MACA3LR
  0012ba:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0012bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  0012c0:     3  = 0x1 (DW_TAG_array_type)
  0012c1:       DW_AT_sibling 0x12cb
  0012c3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0012c8:       1  = 0x21 (DW_TAG_subrange_type)
  0012c9:         DW_AT_upper_bound 0x27
  0012ca:       0  null
  0012cb:     30  = 0xd (DW_TAG_member)
  0012cc:       DW_AT_name RESERVED2
  0012d6:       DW_AT_type indirect DW_FORM_ref2 0x12c0
  0012d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0012dc:     30  = 0xd (DW_TAG_member)
  0012dd:       DW_AT_name MMCCR
  0012e3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0012e6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  0012ea:     30  = 0xd (DW_TAG_member)
  0012eb:       DW_AT_name MMCRIR
  0012f2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0012f5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  0012f9:     30  = 0xd (DW_TAG_member)
  0012fa:       DW_AT_name MMCTIR
  001301:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001304:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 264 }
  001308:     30  = 0xd (DW_TAG_member)
  001309:       DW_AT_name MMCRIMR
  001311:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001314:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 268 }
  001318:     30  = 0xd (DW_TAG_member)
  001319:       DW_AT_name MMCTIMR
  001321:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001324:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  001328:     3  = 0x1 (DW_TAG_array_type)
  001329:       DW_AT_sibling 0x1333
  00132b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001330:       1  = 0x21 (DW_TAG_subrange_type)
  001331:         DW_AT_upper_bound 0xd
  001332:       0  null
  001333:     30  = 0xd (DW_TAG_member)
  001334:       DW_AT_name RESERVED3
  00133e:       DW_AT_type indirect DW_FORM_ref2 0x1328
  001341:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  001345:     30  = 0xd (DW_TAG_member)
  001346:       DW_AT_name MMCTGFSCCR
  001351:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001354:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 332 }
  001358:     30  = 0xd (DW_TAG_member)
  001359:       DW_AT_name MMCTGFMSCCR
  001365:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001368:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00136c:     3  = 0x1 (DW_TAG_array_type)
  00136d:       DW_AT_sibling 0x1377
  00136f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001374:       1  = 0x21 (DW_TAG_subrange_type)
  001375:         DW_AT_upper_bound 0x4
  001376:       0  null
  001377:     30  = 0xd (DW_TAG_member)
  001378:       DW_AT_name RESERVED4
  001382:       DW_AT_type indirect DW_FORM_ref2 0x136c
  001385:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  001389:     30  = 0xd (DW_TAG_member)
  00138a:       DW_AT_name MMCTGFCR
  001393:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001396:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 360 }
  00139a:     3  = 0x1 (DW_TAG_array_type)
  00139b:       DW_AT_sibling 0x13a5
  00139d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0013a2:       1  = 0x21 (DW_TAG_subrange_type)
  0013a3:         DW_AT_upper_bound 0x9
  0013a4:       0  null
  0013a5:     30  = 0xd (DW_TAG_member)
  0013a6:       DW_AT_name RESERVED5
  0013b0:       DW_AT_type indirect DW_FORM_ref2 0x139a
  0013b3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 364 }
  0013b7:     30  = 0xd (DW_TAG_member)
  0013b8:       DW_AT_name MMCRFCECR
  0013c2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0013c5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  0013c9:     30  = 0xd (DW_TAG_member)
  0013ca:       DW_AT_name MMCRFAECR
  0013d4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0013d7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 408 }
  0013db:     3  = 0x1 (DW_TAG_array_type)
  0013dc:       DW_AT_sibling 0x13e6
  0013de:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0013e3:       1  = 0x21 (DW_TAG_subrange_type)
  0013e4:         DW_AT_upper_bound 0x9
  0013e5:       0  null
  0013e6:     30  = 0xd (DW_TAG_member)
  0013e7:       DW_AT_name RESERVED6
  0013f1:       DW_AT_type indirect DW_FORM_ref2 0x13db
  0013f4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 412 }
  0013f8:     30  = 0xd (DW_TAG_member)
  0013f9:       DW_AT_name MMCRGUFCR
  001403:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001406:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  00140a:     3  = 0x1 (DW_TAG_array_type)
  00140b:       DW_AT_sibling 0x1416
  00140d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001412:       1  = 0x21 (DW_TAG_subrange_type)
  001413:         DW_AT_upper_bound 0x14d
  001415:       0  null
  001416:     30  = 0xd (DW_TAG_member)
  001417:       DW_AT_name RESERVED7
  001421:       DW_AT_type indirect DW_FORM_ref2 0x140a
  001424:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 456 }
  001428:     30  = 0xd (DW_TAG_member)
  001429:       DW_AT_name PTPTSCR
  001431:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001434:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1792 }
  001438:     30  = 0xd (DW_TAG_member)
  001439:       DW_AT_name PTPSSIR
  001441:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001444:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1796 }
  001448:     30  = 0xd (DW_TAG_member)
  001449:       DW_AT_name PTPTSHR
  001451:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001454:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1800 }
  001458:     30  = 0xd (DW_TAG_member)
  001459:       DW_AT_name PTPTSLR
  001461:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001464:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1804 }
  001468:     30  = 0xd (DW_TAG_member)
  001469:       DW_AT_name PTPTSHUR
  001472:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001475:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1808 }
  001479:     30  = 0xd (DW_TAG_member)
  00147a:       DW_AT_name PTPTSLUR
  001483:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001486:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1812 }
  00148a:     30  = 0xd (DW_TAG_member)
  00148b:       DW_AT_name PTPTSAR
  001493:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001496:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1816 }
  00149a:     30  = 0xd (DW_TAG_member)
  00149b:       DW_AT_name PTPTTHR
  0014a3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0014a6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1820 }
  0014aa:     30  = 0xd (DW_TAG_member)
  0014ab:       DW_AT_name PTPTTLR
  0014b3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0014b6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1824 }
  0014ba:     30  = 0xd (DW_TAG_member)
  0014bb:       DW_AT_name RESERVED8
  0014c5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0014c8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1828 }
  0014cc:     30  = 0xd (DW_TAG_member)
  0014cd:       DW_AT_name PTPTSSR
  0014d5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0014d8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1832 }
  0014dc:     3  = 0x1 (DW_TAG_array_type)
  0014dd:       DW_AT_sibling 0x14e8
  0014df:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0014e4:       1  = 0x21 (DW_TAG_subrange_type)
  0014e5:         DW_AT_upper_bound 0x234
  0014e7:       0  null
  0014e8:     30  = 0xd (DW_TAG_member)
  0014e9:       DW_AT_name RESERVED9
  0014f3:       DW_AT_type indirect DW_FORM_ref2 0x14dc
  0014f6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1836 }
  0014fa:     30  = 0xd (DW_TAG_member)
  0014fb:       DW_AT_name DMABMR
  001502:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001505:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4096 }
  001509:     30  = 0xd (DW_TAG_member)
  00150a:       DW_AT_name DMATPDR
  001512:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001515:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4100 }
  001519:     30  = 0xd (DW_TAG_member)
  00151a:       DW_AT_name DMARPDR
  001522:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001525:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4104 }
  001529:     30  = 0xd (DW_TAG_member)
  00152a:       DW_AT_name DMARDLAR
  001533:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001536:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4108 }
  00153a:     30  = 0xd (DW_TAG_member)
  00153b:       DW_AT_name DMATDLAR
  001544:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001547:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4112 }
  00154b:     30  = 0xd (DW_TAG_member)
  00154c:       DW_AT_name DMASR
  001552:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001555:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4116 }
  001559:     30  = 0xd (DW_TAG_member)
  00155a:       DW_AT_name DMAOMR
  001561:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001564:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4120 }
  001568:     30  = 0xd (DW_TAG_member)
  001569:       DW_AT_name DMAIER
  001570:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001573:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4124 }
  001577:     30  = 0xd (DW_TAG_member)
  001578:       DW_AT_name DMAMFBOCR
  001582:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001585:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4128 }
  001589:     30  = 0xd (DW_TAG_member)
  00158a:       DW_AT_name DMARSWTR
  001593:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001596:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4132 }
  00159a:     3  = 0x1 (DW_TAG_array_type)
  00159b:       DW_AT_sibling 0x15a5
  00159d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0015a2:       1  = 0x21 (DW_TAG_subrange_type)
  0015a3:         DW_AT_upper_bound 0x7
  0015a4:       0  null
  0015a5:     30  = 0xd (DW_TAG_member)
  0015a6:       DW_AT_name RESERVED10
  0015b1:       DW_AT_type indirect DW_FORM_ref2 0x159a
  0015b4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4136 }
  0015b8:     30  = 0xd (DW_TAG_member)
  0015b9:       DW_AT_name DMACHTDR
  0015c2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0015c5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4168 }
  0015c9:     30  = 0xd (DW_TAG_member)
  0015ca:       DW_AT_name DMACHRDR
  0015d3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0015d6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4172 }
  0015da:     30  = 0xd (DW_TAG_member)
  0015db:       DW_AT_name DMACHTBAR
  0015e5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0015e8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4176 }
  0015ec:     30  = 0xd (DW_TAG_member)
  0015ed:       DW_AT_name DMACHRBAR
  0015f7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0015fa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4180 }
  0015fe:     0  null
  0015ff:   80  = 0x16 (DW_TAG_typedef)
  001600:     DW_AT_name ETH_TypeDef
  00160c:     DW_AT_type indirect DW_FORM_ref2 0x1156
  00160f:     DW_AT_decl_file 0x1
  001610:     DW_AT_decl_line 0x515
  001612:     DW_AT_decl_column 0x3
  001613:   42  = 0x13 (DW_TAG_structure_type)
  001614:     DW_AT_sibling 0x165d
  001616:     DW_AT_byte_size 0x18
  001617:     30  = 0xd (DW_TAG_member)
  001618:       DW_AT_name IMR
  00161c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00161f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001622:     30  = 0xd (DW_TAG_member)
  001623:       DW_AT_name EMR
  001627:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00162a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00162d:     30  = 0xd (DW_TAG_member)
  00162e:       DW_AT_name RTSR
  001633:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001636:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001639:     30  = 0xd (DW_TAG_member)
  00163a:       DW_AT_name FTSR
  00163f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001642:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001645:     30  = 0xd (DW_TAG_member)
  001646:       DW_AT_name SWIER
  00164c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00164f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001652:     30  = 0xd (DW_TAG_member)
  001653:       DW_AT_name PR
  001656:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001659:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00165c:     0  null
  00165d:   80  = 0x16 (DW_TAG_typedef)
  00165e:     DW_AT_name EXTI_TypeDef
  00166b:     DW_AT_type indirect DW_FORM_ref2 0x1613
  00166e:     DW_AT_decl_file 0x1
  00166f:     DW_AT_decl_line 0x523
  001671:     DW_AT_decl_column 0x3
  001672:   42  = 0x13 (DW_TAG_structure_type)
  001673:     DW_AT_sibling 0x16cc
  001675:     DW_AT_byte_size 0x1c
  001676:     30  = 0xd (DW_TAG_member)
  001677:       DW_AT_name ACR
  00167b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00167e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001681:     30  = 0xd (DW_TAG_member)
  001682:       DW_AT_name KEYR
  001687:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00168a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00168d:     30  = 0xd (DW_TAG_member)
  00168e:       DW_AT_name OPTKEYR
  001696:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001699:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00169c:     30  = 0xd (DW_TAG_member)
  00169d:       DW_AT_name SR
  0016a0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0016a3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0016a6:     30  = 0xd (DW_TAG_member)
  0016a7:       DW_AT_name CR
  0016aa:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0016ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0016b0:     30  = 0xd (DW_TAG_member)
  0016b1:       DW_AT_name OPTCR
  0016b7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0016ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0016bd:     30  = 0xd (DW_TAG_member)
  0016be:       DW_AT_name OPTCR1
  0016c5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0016c8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0016cb:     0  null
  0016cc:   80  = 0x16 (DW_TAG_typedef)
  0016cd:     DW_AT_name FLASH_TypeDef
  0016db:     DW_AT_type indirect DW_FORM_ref2 0x1672
  0016de:     DW_AT_decl_file 0x1
  0016df:     DW_AT_decl_line 0x532
  0016e1:     DW_AT_decl_column 0x3
  0016e2:   42  = 0x13 (DW_TAG_structure_type)
  0016e3:     DW_AT_sibling 0x16fc
  0016e5:     DW_AT_byte_size 0x20
  0016e6:     3  = 0x1 (DW_TAG_array_type)
  0016e7:       DW_AT_sibling 0x16ef
  0016e9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0016ec:       1  = 0x21 (DW_TAG_subrange_type)
  0016ed:         DW_AT_upper_bound 0x7
  0016ee:       0  null
  0016ef:     30  = 0xd (DW_TAG_member)
  0016f0:       DW_AT_name BTCR
  0016f5:       DW_AT_type indirect DW_FORM_ref2 0x16e6
  0016f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0016fb:     0  null
  0016fc:   80  = 0x16 (DW_TAG_typedef)
  0016fd:     DW_AT_name FSMC_Bank1_TypeDef
  001710:     DW_AT_type indirect DW_FORM_ref2 0x16e2
  001713:     DW_AT_decl_file 0x1
  001714:     DW_AT_decl_line 0x53c
  001716:     DW_AT_decl_column 0x3
  001717:   42  = 0x13 (DW_TAG_structure_type)
  001718:     DW_AT_sibling 0x1731
  00171a:     DW_AT_byte_size 0x1c
  00171b:     3  = 0x1 (DW_TAG_array_type)
  00171c:       DW_AT_sibling 0x1724
  00171e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001721:       1  = 0x21 (DW_TAG_subrange_type)
  001722:         DW_AT_upper_bound 0x6
  001723:       0  null
  001724:     30  = 0xd (DW_TAG_member)
  001725:       DW_AT_name BWTR
  00172a:       DW_AT_type indirect DW_FORM_ref2 0x171b
  00172d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001730:     0  null
  001731:   80  = 0x16 (DW_TAG_typedef)
  001732:     DW_AT_name FSMC_Bank1E_TypeDef
  001746:     DW_AT_type indirect DW_FORM_ref2 0x1717
  001749:     DW_AT_decl_file 0x1
  00174a:     DW_AT_decl_line 0x545
  00174c:     DW_AT_decl_column 0x3
  00174d:   42  = 0x13 (DW_TAG_structure_type)
  00174e:     DW_AT_sibling 0x17a3
  001750:     DW_AT_byte_size 0x18
  001751:     30  = 0xd (DW_TAG_member)
  001752:       DW_AT_name PCR2
  001757:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00175a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00175d:     30  = 0xd (DW_TAG_member)
  00175e:       DW_AT_name SR2
  001762:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001765:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001768:     30  = 0xd (DW_TAG_member)
  001769:       DW_AT_name PMEM2
  00176f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001772:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001775:     30  = 0xd (DW_TAG_member)
  001776:       DW_AT_name PATT2
  00177c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00177f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001782:     30  = 0xd (DW_TAG_member)
  001783:       DW_AT_name RESERVED0
  00178d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001792:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001795:     30  = 0xd (DW_TAG_member)
  001796:       DW_AT_name ECCR2
  00179c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00179f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0017a2:     0  null
  0017a3:   80  = 0x16 (DW_TAG_typedef)
  0017a4:     DW_AT_name FSMC_Bank2_TypeDef
  0017b7:     DW_AT_type indirect DW_FORM_ref2 0x174d
  0017ba:     DW_AT_decl_file 0x1
  0017bb:     DW_AT_decl_line 0x553
  0017bd:     DW_AT_decl_column 0x3
  0017be:   42  = 0x13 (DW_TAG_structure_type)
  0017bf:     DW_AT_sibling 0x1814
  0017c1:     DW_AT_byte_size 0x18
  0017c2:     30  = 0xd (DW_TAG_member)
  0017c3:       DW_AT_name PCR3
  0017c8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0017cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0017ce:     30  = 0xd (DW_TAG_member)
  0017cf:       DW_AT_name SR3
  0017d3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0017d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0017d9:     30  = 0xd (DW_TAG_member)
  0017da:       DW_AT_name PMEM3
  0017e0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0017e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0017e6:     30  = 0xd (DW_TAG_member)
  0017e7:       DW_AT_name PATT3
  0017ed:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0017f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0017f3:     30  = 0xd (DW_TAG_member)
  0017f4:       DW_AT_name RESERVED0
  0017fe:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001803:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001806:     30  = 0xd (DW_TAG_member)
  001807:       DW_AT_name ECCR3
  00180d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001810:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001813:     0  null
  001814:   80  = 0x16 (DW_TAG_typedef)
  001815:     DW_AT_name FSMC_Bank3_TypeDef
  001828:     DW_AT_type indirect DW_FORM_ref2 0x17be
  00182b:     DW_AT_decl_file 0x1
  00182c:     DW_AT_decl_line 0x561
  00182e:     DW_AT_decl_column 0x3
  00182f:   42  = 0x13 (DW_TAG_structure_type)
  001830:     DW_AT_sibling 0x1871
  001832:     DW_AT_byte_size 0x14
  001833:     30  = 0xd (DW_TAG_member)
  001834:       DW_AT_name PCR4
  001839:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00183c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00183f:     30  = 0xd (DW_TAG_member)
  001840:       DW_AT_name SR4
  001844:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001847:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00184a:     30  = 0xd (DW_TAG_member)
  00184b:       DW_AT_name PMEM4
  001851:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001854:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001857:     30  = 0xd (DW_TAG_member)
  001858:       DW_AT_name PATT4
  00185e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001861:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001864:     30  = 0xd (DW_TAG_member)
  001865:       DW_AT_name PIO4
  00186a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00186d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001870:     0  null
  001871:   80  = 0x16 (DW_TAG_typedef)
  001872:     DW_AT_name FSMC_Bank4_TypeDef
  001885:     DW_AT_type indirect DW_FORM_ref2 0x182f
  001888:     DW_AT_decl_file 0x1
  001889:     DW_AT_decl_line 0x56e
  00188b:     DW_AT_decl_column 0x3
  00188c:   42  = 0x13 (DW_TAG_structure_type)
  00188d:     DW_AT_sibling 0x1918
  00188f:     DW_AT_byte_size 0x28
  001890:     30  = 0xd (DW_TAG_member)
  001891:       DW_AT_name MODER
  001897:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00189a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00189d:     30  = 0xd (DW_TAG_member)
  00189e:       DW_AT_name OTYPER
  0018a5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0018a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0018ab:     30  = 0xd (DW_TAG_member)
  0018ac:       DW_AT_name OSPEEDR
  0018b4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0018b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0018ba:     30  = 0xd (DW_TAG_member)
  0018bb:       DW_AT_name PUPDR
  0018c1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0018c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0018c7:     30  = 0xd (DW_TAG_member)
  0018c8:       DW_AT_name IDR
  0018cc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0018cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0018d2:     30  = 0xd (DW_TAG_member)
  0018d3:       DW_AT_name ODR
  0018d7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0018da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0018dd:     30  = 0xd (DW_TAG_member)
  0018de:       DW_AT_name BSRRL
  0018e4:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0018e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0018ea:     30  = 0xd (DW_TAG_member)
  0018eb:       DW_AT_name BSRRH
  0018f1:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0018f4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  0018f7:     30  = 0xd (DW_TAG_member)
  0018f8:       DW_AT_name LCKR
  0018fd:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001900:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001903:     3  = 0x1 (DW_TAG_array_type)
  001904:       DW_AT_sibling 0x190c
  001906:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001909:       1  = 0x21 (DW_TAG_subrange_type)
  00190a:         DW_AT_upper_bound 0x1
  00190b:       0  null
  00190c:     30  = 0xd (DW_TAG_member)
  00190d:       DW_AT_name AFR
  001911:       DW_AT_type indirect DW_FORM_ref2 0x1903
  001914:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001917:     0  null
  001918:   80  = 0x16 (DW_TAG_typedef)
  001919:     DW_AT_name GPIO_TypeDef
  001926:     DW_AT_type indirect DW_FORM_ref2 0x188c
  001929:     DW_AT_decl_file 0x1
  00192a:     DW_AT_decl_line 0x5cb
  00192c:     DW_AT_decl_column 0x3
  00192d:   42  = 0x13 (DW_TAG_structure_type)
  00192e:     DW_AT_sibling 0x198a
  001930:     DW_AT_byte_size 0x24
  001931:     30  = 0xd (DW_TAG_member)
  001932:       DW_AT_name MEMRMP
  001939:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00193c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00193f:     30  = 0xd (DW_TAG_member)
  001940:       DW_AT_name PMC
  001944:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001947:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00194a:     3  = 0x1 (DW_TAG_array_type)
  00194b:       DW_AT_sibling 0x1953
  00194d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001950:       1  = 0x21 (DW_TAG_subrange_type)
  001951:         DW_AT_upper_bound 0x3
  001952:       0  null
  001953:     30  = 0xd (DW_TAG_member)
  001954:       DW_AT_name EXTICR
  00195b:       DW_AT_type indirect DW_FORM_ref2 0x194a
  00195e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001961:     3  = 0x1 (DW_TAG_array_type)
  001962:       DW_AT_sibling 0x196c
  001964:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001969:       1  = 0x21 (DW_TAG_subrange_type)
  00196a:         DW_AT_upper_bound 0x1
  00196b:       0  null
  00196c:     30  = 0xd (DW_TAG_member)
  00196d:       DW_AT_name RESERVED
  001976:       DW_AT_type indirect DW_FORM_ref2 0x1961
  001979:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00197c:     30  = 0xd (DW_TAG_member)
  00197d:       DW_AT_name CMPCR
  001983:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001986:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001989:     0  null
  00198a:   80  = 0x16 (DW_TAG_typedef)
  00198b:     DW_AT_name SYSCFG_TypeDef
  00199a:     DW_AT_type indirect DW_FORM_ref2 0x192d
  00199d:     DW_AT_decl_file 0x1
  00199e:     DW_AT_decl_line 0x5e3
  0019a0:     DW_AT_decl_column 0x3
  0019a1:   42  = 0x13 (DW_TAG_structure_type)
  0019a2:     DW_AT_sibling 0x1ad6
  0019a4:     DW_AT_byte_size 0x28
  0019a5:     30  = 0xd (DW_TAG_member)
  0019a6:       DW_AT_name CR1
  0019aa:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0019ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0019b0:     30  = 0xd (DW_TAG_member)
  0019b1:       DW_AT_name RESERVED0
  0019bb:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0019c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0019c3:     30  = 0xd (DW_TAG_member)
  0019c4:       DW_AT_name CR2
  0019c8:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0019cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0019ce:     30  = 0xd (DW_TAG_member)
  0019cf:       DW_AT_name RESERVED1
  0019d9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0019de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0019e1:     30  = 0xd (DW_TAG_member)
  0019e2:       DW_AT_name OAR1
  0019e7:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0019ea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0019ed:     30  = 0xd (DW_TAG_member)
  0019ee:       DW_AT_name RESERVED2
  0019f8:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0019fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  001a00:     30  = 0xd (DW_TAG_member)
  001a01:       DW_AT_name OAR2
  001a06:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001a09:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001a0c:     30  = 0xd (DW_TAG_member)
  001a0d:       DW_AT_name RESERVED3
  001a17:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  001a1f:     30  = 0xd (DW_TAG_member)
  001a20:       DW_AT_name DR
  001a23:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001a26:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001a29:     30  = 0xd (DW_TAG_member)
  001a2a:       DW_AT_name RESERVED4
  001a34:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a39:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  001a3c:     30  = 0xd (DW_TAG_member)
  001a3d:       DW_AT_name SR1
  001a41:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001a44:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001a47:     30  = 0xd (DW_TAG_member)
  001a48:       DW_AT_name RESERVED5
  001a52:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a57:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  001a5a:     30  = 0xd (DW_TAG_member)
  001a5b:       DW_AT_name SR2
  001a5f:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001a62:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001a65:     30  = 0xd (DW_TAG_member)
  001a66:       DW_AT_name RESERVED6
  001a70:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a75:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  001a78:     30  = 0xd (DW_TAG_member)
  001a79:       DW_AT_name CCR
  001a7d:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001a80:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001a83:     30  = 0xd (DW_TAG_member)
  001a84:       DW_AT_name RESERVED7
  001a8e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001a93:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  001a96:     30  = 0xd (DW_TAG_member)
  001a97:       DW_AT_name TRISE
  001a9d:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001aa0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001aa3:     30  = 0xd (DW_TAG_member)
  001aa4:       DW_AT_name RESERVED8
  001aae:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001ab3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  001ab6:     30  = 0xd (DW_TAG_member)
  001ab7:       DW_AT_name FLTR
  001abc:       DW_AT_type indirect DW_FORM_ref2 0x85d
  001abf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001ac2:     30  = 0xd (DW_TAG_member)
  001ac3:       DW_AT_name RESERVED9
  001acd:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001ad2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  001ad5:     0  null
  001ad6:   80  = 0x16 (DW_TAG_typedef)
  001ad7:     DW_AT_name I2C_TypeDef
  001ae3:     DW_AT_type indirect DW_FORM_ref2 0x19a1
  001ae6:     DW_AT_decl_file 0x1
  001ae7:     DW_AT_decl_line 0x5ff
  001ae9:     DW_AT_decl_column 0x3
  001aea:   42  = 0x13 (DW_TAG_structure_type)
  001aeb:     DW_AT_sibling 0x1b18
  001aed:     DW_AT_byte_size 0x10
  001aee:     30  = 0xd (DW_TAG_member)
  001aef:       DW_AT_name KR
  001af2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001af5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001af8:     30  = 0xd (DW_TAG_member)
  001af9:       DW_AT_name PR
  001afc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001aff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001b02:     30  = 0xd (DW_TAG_member)
  001b03:       DW_AT_name RLR
  001b07:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b0a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001b0d:     30  = 0xd (DW_TAG_member)
  001b0e:       DW_AT_name SR
  001b11:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b14:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001b17:     0  null
  001b18:   80  = 0x16 (DW_TAG_typedef)
  001b19:     DW_AT_name IWDG_TypeDef
  001b26:     DW_AT_type indirect DW_FORM_ref2 0x1aea
  001b29:     DW_AT_decl_file 0x1
  001b2a:     DW_AT_decl_line 0x620
  001b2c:     DW_AT_decl_column 0x3
  001b2d:   42  = 0x13 (DW_TAG_structure_type)
  001b2e:     DW_AT_sibling 0x1c3b
  001b30:     DW_AT_byte_size 0x4c
  001b31:     3  = 0x1 (DW_TAG_array_type)
  001b32:       DW_AT_sibling 0x1b3c
  001b34:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b39:       1  = 0x21 (DW_TAG_subrange_type)
  001b3a:         DW_AT_upper_bound 0x1
  001b3b:       0  null
  001b3c:     30  = 0xd (DW_TAG_member)
  001b3d:       DW_AT_name RESERVED0
  001b47:       DW_AT_type indirect DW_FORM_ref2 0x1b31
  001b4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001b4d:     30  = 0xd (DW_TAG_member)
  001b4e:       DW_AT_name SSCR
  001b53:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b56:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001b59:     30  = 0xd (DW_TAG_member)
  001b5a:       DW_AT_name BPCR
  001b5f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b62:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001b65:     30  = 0xd (DW_TAG_member)
  001b66:       DW_AT_name AWCR
  001b6b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b6e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001b71:     30  = 0xd (DW_TAG_member)
  001b72:       DW_AT_name TWCR
  001b77:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b7a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001b7d:     30  = 0xd (DW_TAG_member)
  001b7e:       DW_AT_name GCR
  001b82:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001b85:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001b88:     3  = 0x1 (DW_TAG_array_type)
  001b89:       DW_AT_sibling 0x1b93
  001b8b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001b90:       1  = 0x21 (DW_TAG_subrange_type)
  001b91:         DW_AT_upper_bound 0x1
  001b92:       0  null
  001b93:     30  = 0xd (DW_TAG_member)
  001b94:       DW_AT_name RESERVED1
  001b9e:       DW_AT_type indirect DW_FORM_ref2 0x1b88
  001ba1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001ba4:     30  = 0xd (DW_TAG_member)
  001ba5:       DW_AT_name SRCR
  001baa:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001bad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001bb0:     3  = 0x1 (DW_TAG_array_type)
  001bb1:       DW_AT_sibling 0x1bbb
  001bb3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001bb8:       1  = 0x21 (DW_TAG_subrange_type)
  001bb9:         DW_AT_upper_bound 0x0
  001bba:       0  null
  001bbb:     30  = 0xd (DW_TAG_member)
  001bbc:       DW_AT_name RESERVED2
  001bc6:       DW_AT_type indirect DW_FORM_ref2 0x1bb0
  001bc9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001bcc:     30  = 0xd (DW_TAG_member)
  001bcd:       DW_AT_name BCCR
  001bd2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001bd5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001bd8:     3  = 0x1 (DW_TAG_array_type)
  001bd9:       DW_AT_sibling 0x1be3
  001bdb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001be0:       1  = 0x21 (DW_TAG_subrange_type)
  001be1:         DW_AT_upper_bound 0x0
  001be2:       0  null
  001be3:     30  = 0xd (DW_TAG_member)
  001be4:       DW_AT_name RESERVED3
  001bee:       DW_AT_type indirect DW_FORM_ref2 0x1bd8
  001bf1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001bf4:     30  = 0xd (DW_TAG_member)
  001bf5:       DW_AT_name IER
  001bf9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001bfc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  001bff:     30  = 0xd (DW_TAG_member)
  001c00:       DW_AT_name ISR
  001c04:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c07:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  001c0a:     30  = 0xd (DW_TAG_member)
  001c0b:       DW_AT_name ICR
  001c0f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c12:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  001c15:     30  = 0xd (DW_TAG_member)
  001c16:       DW_AT_name LIPCR
  001c1c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c1f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  001c22:     30  = 0xd (DW_TAG_member)
  001c23:       DW_AT_name CPSR
  001c28:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c2b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  001c2e:     30  = 0xd (DW_TAG_member)
  001c2f:       DW_AT_name CDSR
  001c34:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c37:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  001c3a:     0  null
  001c3b:   80  = 0x16 (DW_TAG_typedef)
  001c3c:     DW_AT_name LTDC_TypeDef
  001c49:     DW_AT_type indirect DW_FORM_ref2 0x1b2d
  001c4c:     DW_AT_decl_file 0x1
  001c4d:     DW_AT_decl_line 0x639
  001c4f:     DW_AT_decl_column 0x3
  001c50:   42  = 0x13 (DW_TAG_structure_type)
  001c51:     DW_AT_sibling 0x1d23
  001c53:     DW_AT_byte_size 0x44
  001c54:     30  = 0xd (DW_TAG_member)
  001c55:       DW_AT_name CR
  001c58:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c5b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001c5e:     30  = 0xd (DW_TAG_member)
  001c5f:       DW_AT_name WHPCR
  001c65:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c68:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001c6b:     30  = 0xd (DW_TAG_member)
  001c6c:       DW_AT_name WVPCR
  001c72:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c75:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001c78:     30  = 0xd (DW_TAG_member)
  001c79:       DW_AT_name CKCR
  001c7e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c81:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001c84:     30  = 0xd (DW_TAG_member)
  001c85:       DW_AT_name PFCR
  001c8a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c8d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001c90:     30  = 0xd (DW_TAG_member)
  001c91:       DW_AT_name CACR
  001c96:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001c99:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001c9c:     30  = 0xd (DW_TAG_member)
  001c9d:       DW_AT_name DCCR
  001ca2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001ca5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001ca8:     30  = 0xd (DW_TAG_member)
  001ca9:       DW_AT_name BFCR
  001cae:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001cb1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001cb4:     3  = 0x1 (DW_TAG_array_type)
  001cb5:       DW_AT_sibling 0x1cbf
  001cb7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001cbc:       1  = 0x21 (DW_TAG_subrange_type)
  001cbd:         DW_AT_upper_bound 0x1
  001cbe:       0  null
  001cbf:     30  = 0xd (DW_TAG_member)
  001cc0:       DW_AT_name RESERVED0
  001cca:       DW_AT_type indirect DW_FORM_ref2 0x1cb4
  001ccd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001cd0:     30  = 0xd (DW_TAG_member)
  001cd1:       DW_AT_name CFBAR
  001cd7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001cda:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001cdd:     30  = 0xd (DW_TAG_member)
  001cde:       DW_AT_name CFBLR
  001ce4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001ce7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  001cea:     30  = 0xd (DW_TAG_member)
  001ceb:       DW_AT_name CFBLNR
  001cf2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001cf5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001cf8:     3  = 0x1 (DW_TAG_array_type)
  001cf9:       DW_AT_sibling 0x1d03
  001cfb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001d00:       1  = 0x21 (DW_TAG_subrange_type)
  001d01:         DW_AT_upper_bound 0x2
  001d02:       0  null
  001d03:     30  = 0xd (DW_TAG_member)
  001d04:       DW_AT_name RESERVED1
  001d0e:       DW_AT_type indirect DW_FORM_ref2 0x1cf8
  001d11:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  001d14:     30  = 0xd (DW_TAG_member)
  001d15:       DW_AT_name CLUTWR
  001d1c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d1f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  001d22:     0  null
  001d23:   80  = 0x16 (DW_TAG_typedef)
  001d24:     DW_AT_name LTDC_Layer_TypeDef
  001d37:     DW_AT_type indirect DW_FORM_ref2 0x1c50
  001d3a:     DW_AT_decl_file 0x1
  001d3b:     DW_AT_decl_line 0x650
  001d3d:     DW_AT_decl_column 0x3
  001d3e:   42  = 0x13 (DW_TAG_structure_type)
  001d3f:     DW_AT_sibling 0x1d58
  001d41:     DW_AT_byte_size 0x8
  001d42:     30  = 0xd (DW_TAG_member)
  001d43:       DW_AT_name CR
  001d46:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001d4c:     30  = 0xd (DW_TAG_member)
  001d4d:       DW_AT_name CSR
  001d51:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d54:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001d57:     0  null
  001d58:   80  = 0x16 (DW_TAG_typedef)
  001d59:     DW_AT_name PWR_TypeDef
  001d65:     DW_AT_type indirect DW_FORM_ref2 0x1d3e
  001d68:     DW_AT_decl_file 0x1
  001d69:     DW_AT_decl_line 0x65a
  001d6b:     DW_AT_decl_column 0x3
  001d6c:   42  = 0x13 (DW_TAG_structure_type)
  001d6d:     DW_AT_sibling 0x1fb8
  001d6f:     DW_AT_byte_size 0x98
  001d71:     30  = 0xd (DW_TAG_member)
  001d72:       DW_AT_name CR
  001d75:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001d7b:     30  = 0xd (DW_TAG_member)
  001d7c:       DW_AT_name PLLCFGR
  001d84:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d87:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001d8a:     30  = 0xd (DW_TAG_member)
  001d8b:       DW_AT_name CFGR
  001d90:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d93:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001d96:     30  = 0xd (DW_TAG_member)
  001d97:       DW_AT_name CIR
  001d9b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001d9e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001da1:     30  = 0xd (DW_TAG_member)
  001da2:       DW_AT_name AHB1RSTR
  001dab:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001dae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  001db1:     30  = 0xd (DW_TAG_member)
  001db2:       DW_AT_name AHB2RSTR
  001dbb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001dbe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  001dc1:     30  = 0xd (DW_TAG_member)
  001dc2:       DW_AT_name AHB3RSTR
  001dcb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001dce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  001dd1:     30  = 0xd (DW_TAG_member)
  001dd2:       DW_AT_name RESERVED0
  001ddc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001de1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  001de4:     30  = 0xd (DW_TAG_member)
  001de5:       DW_AT_name APB1RSTR
  001dee:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001df1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  001df4:     30  = 0xd (DW_TAG_member)
  001df5:       DW_AT_name APB2RSTR
  001dfe:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e01:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  001e04:     3  = 0x1 (DW_TAG_array_type)
  001e05:       DW_AT_sibling 0x1e0f
  001e07:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001e0c:       1  = 0x21 (DW_TAG_subrange_type)
  001e0d:         DW_AT_upper_bound 0x1
  001e0e:       0  null
  001e0f:     30  = 0xd (DW_TAG_member)
  001e10:       DW_AT_name RESERVED1
  001e1a:       DW_AT_type indirect DW_FORM_ref2 0x1e04
  001e1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  001e20:     30  = 0xd (DW_TAG_member)
  001e21:       DW_AT_name AHB1ENR
  001e29:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e2c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  001e2f:     30  = 0xd (DW_TAG_member)
  001e30:       DW_AT_name AHB2ENR
  001e38:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  001e3e:     30  = 0xd (DW_TAG_member)
  001e3f:       DW_AT_name AHB3ENR
  001e47:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  001e4d:     30  = 0xd (DW_TAG_member)
  001e4e:       DW_AT_name RESERVED2
  001e58:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001e5d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  001e60:     30  = 0xd (DW_TAG_member)
  001e61:       DW_AT_name APB1ENR
  001e69:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e6c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  001e6f:     30  = 0xd (DW_TAG_member)
  001e70:       DW_AT_name APB2ENR
  001e78:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001e7b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  001e7e:     3  = 0x1 (DW_TAG_array_type)
  001e7f:       DW_AT_sibling 0x1e89
  001e81:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001e86:       1  = 0x21 (DW_TAG_subrange_type)
  001e87:         DW_AT_upper_bound 0x1
  001e88:       0  null
  001e89:     30  = 0xd (DW_TAG_member)
  001e8a:       DW_AT_name RESERVED3
  001e94:       DW_AT_type indirect DW_FORM_ref2 0x1e7e
  001e97:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  001e9a:     30  = 0xd (DW_TAG_member)
  001e9b:       DW_AT_name AHB1LPENR
  001ea5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001ea8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  001eab:     30  = 0xd (DW_TAG_member)
  001eac:       DW_AT_name AHB2LPENR
  001eb6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001eb9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  001ebc:     30  = 0xd (DW_TAG_member)
  001ebd:       DW_AT_name AHB3LPENR
  001ec7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001eca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  001ecd:     30  = 0xd (DW_TAG_member)
  001ece:       DW_AT_name RESERVED4
  001ed8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001edd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  001ee0:     30  = 0xd (DW_TAG_member)
  001ee1:       DW_AT_name APB1LPENR
  001eeb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001eee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  001ef1:     30  = 0xd (DW_TAG_member)
  001ef2:       DW_AT_name APB2LPENR
  001efc:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001eff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  001f02:     3  = 0x1 (DW_TAG_array_type)
  001f03:       DW_AT_sibling 0x1f0d
  001f05:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001f0a:       1  = 0x21 (DW_TAG_subrange_type)
  001f0b:         DW_AT_upper_bound 0x1
  001f0c:       0  null
  001f0d:     30  = 0xd (DW_TAG_member)
  001f0e:       DW_AT_name RESERVED5
  001f18:       DW_AT_type indirect DW_FORM_ref2 0x1f02
  001f1b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  001f1e:     30  = 0xd (DW_TAG_member)
  001f1f:       DW_AT_name BDCR
  001f24:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f27:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  001f2a:     30  = 0xd (DW_TAG_member)
  001f2b:       DW_AT_name CSR
  001f2f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f32:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  001f35:     3  = 0x1 (DW_TAG_array_type)
  001f36:       DW_AT_sibling 0x1f40
  001f38:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  001f3d:       1  = 0x21 (DW_TAG_subrange_type)
  001f3e:         DW_AT_upper_bound 0x1
  001f3f:       0  null
  001f40:     30  = 0xd (DW_TAG_member)
  001f41:       DW_AT_name RESERVED6
  001f4b:       DW_AT_type indirect DW_FORM_ref2 0x1f35
  001f4e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  001f51:     30  = 0xd (DW_TAG_member)
  001f52:       DW_AT_name SSCGR
  001f58:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f5b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  001f5f:     30  = 0xd (DW_TAG_member)
  001f60:       DW_AT_name PLLI2SCFGR
  001f6b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f6e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  001f72:     30  = 0xd (DW_TAG_member)
  001f73:       DW_AT_name PLLSAICFGR
  001f7e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f81:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  001f85:     30  = 0xd (DW_TAG_member)
  001f86:       DW_AT_name DCKCFGR
  001f8e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001f91:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  001f95:     30  = 0xd (DW_TAG_member)
  001f96:       DW_AT_name CKGATENR
  001f9f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001fa2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  001fa6:     30  = 0xd (DW_TAG_member)
  001fa7:       DW_AT_name DCKCFGR2
  001fb0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001fb3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  001fb7:     0  null
  001fb8:   80  = 0x16 (DW_TAG_typedef)
  001fb9:     DW_AT_name RCC_TypeDef
  001fc5:     DW_AT_type indirect DW_FORM_ref2 0x1d6c
  001fc8:     DW_AT_decl_file 0x1
  001fc9:     DW_AT_decl_line 0x685
  001fcb:     DW_AT_decl_column 0x3
  001fcc:   42  = 0x13 (DW_TAG_structure_type)
  001fcd:     DW_AT_sibling 0x21e8
  001fcf:     DW_AT_byte_size 0xa0
  001fd1:     30  = 0xd (DW_TAG_member)
  001fd2:       DW_AT_name TR
  001fd5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001fd8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001fdb:     30  = 0xd (DW_TAG_member)
  001fdc:       DW_AT_name DR
  001fdf:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001fe2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001fe5:     30  = 0xd (DW_TAG_member)
  001fe6:       DW_AT_name CR
  001fe9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001fec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  001fef:     30  = 0xd (DW_TAG_member)
  001ff0:       DW_AT_name ISR
  001ff4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  001ff7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  001ffa:     30  = 0xd (DW_TAG_member)
  001ffb:       DW_AT_name PRER
  002000:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002003:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  002006:     30  = 0xd (DW_TAG_member)
  002007:       DW_AT_name WUTR
  00200c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00200f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  002012:     30  = 0xd (DW_TAG_member)
  002013:       DW_AT_name CALIBR
  00201a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00201d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  002020:     30  = 0xd (DW_TAG_member)
  002021:       DW_AT_name ALRMAR
  002028:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00202b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00202e:     30  = 0xd (DW_TAG_member)
  00202f:       DW_AT_name ALRMBR
  002036:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002039:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00203c:     30  = 0xd (DW_TAG_member)
  00203d:       DW_AT_name WPR
  002041:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002044:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  002047:     30  = 0xd (DW_TAG_member)
  002048:       DW_AT_name SSR
  00204c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00204f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  002052:     30  = 0xd (DW_TAG_member)
  002053:       DW_AT_name SHIFTR
  00205a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00205d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  002060:     30  = 0xd (DW_TAG_member)
  002061:       DW_AT_name TSTR
  002066:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002069:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00206c:     30  = 0xd (DW_TAG_member)
  00206d:       DW_AT_name TSDR
  002072:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002075:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  002078:     30  = 0xd (DW_TAG_member)
  002079:       DW_AT_name TSSSR
  00207f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002082:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  002085:     30  = 0xd (DW_TAG_member)
  002086:       DW_AT_name CALR
  00208b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00208e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  002091:     30  = 0xd (DW_TAG_member)
  002092:       DW_AT_name TAFCR
  002098:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00209b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00209e:     30  = 0xd (DW_TAG_member)
  00209f:       DW_AT_name ALRMASSR
  0020a8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0020ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0020ae:     30  = 0xd (DW_TAG_member)
  0020af:       DW_AT_name ALRMBSSR
  0020b8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0020bb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0020be:     30  = 0xd (DW_TAG_member)
  0020bf:       DW_AT_name RESERVED7
  0020c9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0020ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0020d1:     30  = 0xd (DW_TAG_member)
  0020d2:       DW_AT_name BKP0R
  0020d8:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0020db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0020de:     30  = 0xd (DW_TAG_member)
  0020df:       DW_AT_name BKP1R
  0020e5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0020e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  0020eb:     30  = 0xd (DW_TAG_member)
  0020ec:       DW_AT_name BKP2R
  0020f2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0020f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  0020f8:     30  = 0xd (DW_TAG_member)
  0020f9:       DW_AT_name BKP3R
  0020ff:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002102:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  002105:     30  = 0xd (DW_TAG_member)
  002106:       DW_AT_name BKP4R
  00210c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00210f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  002112:     30  = 0xd (DW_TAG_member)
  002113:       DW_AT_name BKP5R
  002119:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00211c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00211f:     30  = 0xd (DW_TAG_member)
  002120:       DW_AT_name BKP6R
  002126:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002129:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00212c:     30  = 0xd (DW_TAG_member)
  00212d:       DW_AT_name BKP7R
  002133:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002136:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  002139:     30  = 0xd (DW_TAG_member)
  00213a:       DW_AT_name BKP8R
  002140:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002143:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  002146:     30  = 0xd (DW_TAG_member)
  002147:       DW_AT_name BKP9R
  00214d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002150:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  002153:     30  = 0xd (DW_TAG_member)
  002154:       DW_AT_name BKP10R
  00215b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00215e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  002161:     30  = 0xd (DW_TAG_member)
  002162:       DW_AT_name BKP11R
  002169:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00216c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  00216f:     30  = 0xd (DW_TAG_member)
  002170:       DW_AT_name BKP12R
  002177:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00217a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00217e:     30  = 0xd (DW_TAG_member)
  00217f:       DW_AT_name BKP13R
  002186:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002189:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00218d:     30  = 0xd (DW_TAG_member)
  00218e:       DW_AT_name BKP14R
  002195:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002198:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00219c:     30  = 0xd (DW_TAG_member)
  00219d:       DW_AT_name BKP15R
  0021a4:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0021a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  0021ab:     30  = 0xd (DW_TAG_member)
  0021ac:       DW_AT_name BKP16R
  0021b3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0021b6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  0021ba:     30  = 0xd (DW_TAG_member)
  0021bb:       DW_AT_name BKP17R
  0021c2:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0021c5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  0021c9:     30  = 0xd (DW_TAG_member)
  0021ca:       DW_AT_name BKP18R
  0021d1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0021d4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  0021d8:     30  = 0xd (DW_TAG_member)
  0021d9:       DW_AT_name BKP19R
  0021e0:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0021e3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 156 }
  0021e7:     0  null
  0021e8:   80  = 0x16 (DW_TAG_typedef)
  0021e9:     DW_AT_name RTC_TypeDef
  0021f5:     DW_AT_type indirect DW_FORM_ref2 0x1fcc
  0021f8:     DW_AT_decl_file 0x1
  0021f9:     DW_AT_decl_line 0x6b5
  0021fb:     DW_AT_decl_column 0x3
  0021fc:   42  = 0x13 (DW_TAG_structure_type)
  0021fd:     DW_AT_sibling 0x220c
  0021ff:     DW_AT_byte_size 0x4
  002200:     30  = 0xd (DW_TAG_member)
  002201:       DW_AT_name GCR
  002205:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002208:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00220b:     0  null
  00220c:   80  = 0x16 (DW_TAG_typedef)
  00220d:     DW_AT_name SAI_TypeDef
  002219:     DW_AT_type indirect DW_FORM_ref2 0x21fc
  00221c:     DW_AT_decl_file 0x1
  00221d:     DW_AT_decl_line 0x6bf
  00221f:     DW_AT_decl_column 0x3
  002220:   42  = 0x13 (DW_TAG_structure_type)
  002221:     DW_AT_sibling 0x2280
  002223:     DW_AT_byte_size 0x20
  002224:     30  = 0xd (DW_TAG_member)
  002225:       DW_AT_name CR1
  002229:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00222c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00222f:     30  = 0xd (DW_TAG_member)
  002230:       DW_AT_name CR2
  002234:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002237:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00223a:     30  = 0xd (DW_TAG_member)
  00223b:       DW_AT_name FRCR
  002240:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002243:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002246:     30  = 0xd (DW_TAG_member)
  002247:       DW_AT_name SLOTR
  00224d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002250:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  002253:     30  = 0xd (DW_TAG_member)
  002254:       DW_AT_name IMR
  002258:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00225b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00225e:     30  = 0xd (DW_TAG_member)
  00225f:       DW_AT_name SR
  002262:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002265:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  002268:     30  = 0xd (DW_TAG_member)
  002269:       DW_AT_name CLRFR
  00226f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002272:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  002275:     30  = 0xd (DW_TAG_member)
  002276:       DW_AT_name DR
  002279:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00227c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00227f:     0  null
  002280:   80  = 0x16 (DW_TAG_typedef)
  002281:     DW_AT_name SAI_Block_TypeDef
  002293:     DW_AT_type indirect DW_FORM_ref2 0x2220
  002296:     DW_AT_decl_file 0x1
  002297:     DW_AT_decl_line 0x6cb
  002299:     DW_AT_decl_column 0x3
  00229a:   42  = 0x13 (DW_TAG_structure_type)
  00229b:     DW_AT_sibling 0x23be
  00229d:     DW_AT_byte_size 0x84
  00229f:     30  = 0xd (DW_TAG_member)
  0022a0:       DW_AT_name POWER
  0022a6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0022a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0022ac:     30  = 0xd (DW_TAG_member)
  0022ad:       DW_AT_name CLKCR
  0022b3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0022b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0022b9:     30  = 0xd (DW_TAG_member)
  0022ba:       DW_AT_name ARG
  0022be:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0022c1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0022c4:     30  = 0xd (DW_TAG_member)
  0022c5:       DW_AT_name CMD
  0022c9:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0022cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0022cf:     30  = 0xd (DW_TAG_member)
  0022d0:       DW_AT_name RESPCMD
  0022d8:       DW_AT_type indirect DW_FORM_ref2 0x882
  0022db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0022de:     30  = 0xd (DW_TAG_member)
  0022df:       DW_AT_name RESP1
  0022e5:       DW_AT_type indirect DW_FORM_ref2 0x882
  0022e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0022eb:     30  = 0xd (DW_TAG_member)
  0022ec:       DW_AT_name RESP2
  0022f2:       DW_AT_type indirect DW_FORM_ref2 0x882
  0022f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0022f8:     30  = 0xd (DW_TAG_member)
  0022f9:       DW_AT_name RESP3
  0022ff:       DW_AT_type indirect DW_FORM_ref2 0x882
  002302:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  002305:     30  = 0xd (DW_TAG_member)
  002306:       DW_AT_name RESP4
  00230c:       DW_AT_type indirect DW_FORM_ref2 0x882
  00230f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  002312:     30  = 0xd (DW_TAG_member)
  002313:       DW_AT_name DTIMER
  00231a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00231d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  002320:     30  = 0xd (DW_TAG_member)
  002321:       DW_AT_name DLEN
  002326:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002329:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00232c:     30  = 0xd (DW_TAG_member)
  00232d:       DW_AT_name DCTRL
  002333:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002336:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  002339:     30  = 0xd (DW_TAG_member)
  00233a:       DW_AT_name DCOUNT
  002341:       DW_AT_type indirect DW_FORM_ref2 0x882
  002344:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  002347:     30  = 0xd (DW_TAG_member)
  002348:       DW_AT_name STA
  00234c:       DW_AT_type indirect DW_FORM_ref2 0x882
  00234f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  002352:     30  = 0xd (DW_TAG_member)
  002353:       DW_AT_name ICR
  002357:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00235a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00235d:     30  = 0xd (DW_TAG_member)
  00235e:       DW_AT_name MASK
  002363:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002366:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  002369:     3  = 0x1 (DW_TAG_array_type)
  00236a:       DW_AT_sibling 0x2374
  00236c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002371:       1  = 0x21 (DW_TAG_subrange_type)
  002372:         DW_AT_upper_bound 0x1
  002373:       0  null
  002374:     30  = 0xd (DW_TAG_member)
  002375:       DW_AT_name RESERVED0
  00237f:       DW_AT_type indirect DW_FORM_ref2 0x2369
  002382:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  002385:     30  = 0xd (DW_TAG_member)
  002386:       DW_AT_name FIFOCNT
  00238e:       DW_AT_type indirect DW_FORM_ref2 0x882
  002391:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  002394:     3  = 0x1 (DW_TAG_array_type)
  002395:       DW_AT_sibling 0x239f
  002397:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00239c:       1  = 0x21 (DW_TAG_subrange_type)
  00239d:         DW_AT_upper_bound 0xc
  00239e:       0  null
  00239f:     30  = 0xd (DW_TAG_member)
  0023a0:       DW_AT_name RESERVED1
  0023aa:       DW_AT_type indirect DW_FORM_ref2 0x2394
  0023ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0023b0:     30  = 0xd (DW_TAG_member)
  0023b1:       DW_AT_name FIFO
  0023b6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0023b9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  0023bd:     0  null
  0023be:   80  = 0x16 (DW_TAG_typedef)
  0023bf:     DW_AT_name SDIO_TypeDef
  0023cc:     DW_AT_type indirect DW_FORM_ref2 0x229a
  0023cf:     DW_AT_decl_file 0x1
  0023d0:     DW_AT_decl_line 0x6e7
  0023d2:     DW_AT_decl_column 0x3
  0023d3:   42  = 0x13 (DW_TAG_structure_type)
  0023d4:     DW_AT_sibling 0x24f2
  0023d6:     DW_AT_byte_size 0x24
  0023d7:     30  = 0xd (DW_TAG_member)
  0023d8:       DW_AT_name CR1
  0023dc:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0023df:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0023e2:     30  = 0xd (DW_TAG_member)
  0023e3:       DW_AT_name RESERVED0
  0023ed:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0023f2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0023f5:     30  = 0xd (DW_TAG_member)
  0023f6:       DW_AT_name CR2
  0023fa:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0023fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002400:     30  = 0xd (DW_TAG_member)
  002401:       DW_AT_name RESERVED1
  00240b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002410:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  002413:     30  = 0xd (DW_TAG_member)
  002414:       DW_AT_name SR
  002417:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00241a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00241d:     30  = 0xd (DW_TAG_member)
  00241e:       DW_AT_name RESERVED2
  002428:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00242d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  002430:     30  = 0xd (DW_TAG_member)
  002431:       DW_AT_name DR
  002434:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002437:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00243a:     30  = 0xd (DW_TAG_member)
  00243b:       DW_AT_name RESERVED3
  002445:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00244a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00244d:     30  = 0xd (DW_TAG_member)
  00244e:       DW_AT_name CRCPR
  002454:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002457:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00245a:     30  = 0xd (DW_TAG_member)
  00245b:       DW_AT_name RESERVED4
  002465:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00246a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00246d:     30  = 0xd (DW_TAG_member)
  00246e:       DW_AT_name RXCRCR
  002475:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002478:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00247b:     30  = 0xd (DW_TAG_member)
  00247c:       DW_AT_name RESERVED5
  002486:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00248b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00248e:     30  = 0xd (DW_TAG_member)
  00248f:       DW_AT_name TXCRCR
  002496:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002499:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00249c:     30  = 0xd (DW_TAG_member)
  00249d:       DW_AT_name RESERVED6
  0024a7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0024ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  0024af:     30  = 0xd (DW_TAG_member)
  0024b0:       DW_AT_name I2SCFGR
  0024b8:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0024bb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0024be:     30  = 0xd (DW_TAG_member)
  0024bf:       DW_AT_name RESERVED7
  0024c9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0024ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  0024d1:     30  = 0xd (DW_TAG_member)
  0024d2:       DW_AT_name I2SPR
  0024d8:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0024db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0024de:     30  = 0xd (DW_TAG_member)
  0024df:       DW_AT_name RESERVED8
  0024e9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0024ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  0024f1:     0  null
  0024f2:   80  = 0x16 (DW_TAG_typedef)
  0024f3:     DW_AT_name SPI_TypeDef
  0024ff:     DW_AT_type indirect DW_FORM_ref2 0x23d3
  002502:     DW_AT_decl_file 0x1
  002503:     DW_AT_decl_line 0x701
  002505:     DW_AT_decl_column 0x3
  002506:   42  = 0x13 (DW_TAG_structure_type)
  002507:     DW_AT_sibling 0x271f
  002509:     DW_AT_byte_size 0x54
  00250a:     30  = 0xd (DW_TAG_member)
  00250b:       DW_AT_name CR1
  00250f:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002512:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002515:     30  = 0xd (DW_TAG_member)
  002516:       DW_AT_name RESERVED0
  002520:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002525:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  002528:     30  = 0xd (DW_TAG_member)
  002529:       DW_AT_name CR2
  00252d:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002530:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002533:     30  = 0xd (DW_TAG_member)
  002534:       DW_AT_name RESERVED1
  00253e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002543:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  002546:     30  = 0xd (DW_TAG_member)
  002547:       DW_AT_name SMCR
  00254c:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00254f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002552:     30  = 0xd (DW_TAG_member)
  002553:       DW_AT_name RESERVED2
  00255d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002562:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  002565:     30  = 0xd (DW_TAG_member)
  002566:       DW_AT_name DIER
  00256b:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00256e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  002571:     30  = 0xd (DW_TAG_member)
  002572:       DW_AT_name RESERVED3
  00257c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002581:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  002584:     30  = 0xd (DW_TAG_member)
  002585:       DW_AT_name SR
  002588:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00258b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00258e:     30  = 0xd (DW_TAG_member)
  00258f:       DW_AT_name RESERVED4
  002599:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00259e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  0025a1:     30  = 0xd (DW_TAG_member)
  0025a2:       DW_AT_name EGR
  0025a6:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0025a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0025ac:     30  = 0xd (DW_TAG_member)
  0025ad:       DW_AT_name RESERVED5
  0025b7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0025bc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  0025bf:     30  = 0xd (DW_TAG_member)
  0025c0:       DW_AT_name CCMR1
  0025c6:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0025c9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0025cc:     30  = 0xd (DW_TAG_member)
  0025cd:       DW_AT_name RESERVED6
  0025d7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0025dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  0025df:     30  = 0xd (DW_TAG_member)
  0025e0:       DW_AT_name CCMR2
  0025e6:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0025e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0025ec:     30  = 0xd (DW_TAG_member)
  0025ed:       DW_AT_name RESERVED7
  0025f7:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0025fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  0025ff:     30  = 0xd (DW_TAG_member)
  002600:       DW_AT_name CCER
  002605:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002608:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00260b:     30  = 0xd (DW_TAG_member)
  00260c:       DW_AT_name RESERVED8
  002616:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00261b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  00261e:     30  = 0xd (DW_TAG_member)
  00261f:       DW_AT_name CNT
  002623:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002626:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  002629:     30  = 0xd (DW_TAG_member)
  00262a:       DW_AT_name PSC
  00262e:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002631:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  002634:     30  = 0xd (DW_TAG_member)
  002635:       DW_AT_name RESERVED9
  00263f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002644:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 42 }
  002647:     30  = 0xd (DW_TAG_member)
  002648:       DW_AT_name ARR
  00264c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00264f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  002652:     30  = 0xd (DW_TAG_member)
  002653:       DW_AT_name RCR
  002657:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00265a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00265d:     30  = 0xd (DW_TAG_member)
  00265e:       DW_AT_name RESERVED10
  002669:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00266e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 50 }
  002671:     30  = 0xd (DW_TAG_member)
  002672:       DW_AT_name CCR1
  002677:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00267a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00267d:     30  = 0xd (DW_TAG_member)
  00267e:       DW_AT_name CCR2
  002683:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002686:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  002689:     30  = 0xd (DW_TAG_member)
  00268a:       DW_AT_name CCR3
  00268f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002692:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  002695:     30  = 0xd (DW_TAG_member)
  002696:       DW_AT_name CCR4
  00269b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00269e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0026a1:     30  = 0xd (DW_TAG_member)
  0026a2:       DW_AT_name BDTR
  0026a7:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0026aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0026ad:     30  = 0xd (DW_TAG_member)
  0026ae:       DW_AT_name RESERVED11
  0026b9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0026be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 70 }
  0026c1:     30  = 0xd (DW_TAG_member)
  0026c2:       DW_AT_name DCR
  0026c6:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0026c9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0026cc:     30  = 0xd (DW_TAG_member)
  0026cd:       DW_AT_name RESERVED12
  0026d8:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0026dd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 74 }
  0026e0:     30  = 0xd (DW_TAG_member)
  0026e1:       DW_AT_name DMAR
  0026e6:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0026e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0026ec:     30  = 0xd (DW_TAG_member)
  0026ed:       DW_AT_name RESERVED13
  0026f8:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0026fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 78 }
  002700:     30  = 0xd (DW_TAG_member)
  002701:       DW_AT_name OR
  002704:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002707:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00270a:     30  = 0xd (DW_TAG_member)
  00270b:       DW_AT_name RESERVED14
  002716:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00271b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 82 }
  00271e:     0  null
  00271f:   80  = 0x16 (DW_TAG_typedef)
  002720:     DW_AT_name TIM_TypeDef
  00272c:     DW_AT_type indirect DW_FORM_ref2 0x2506
  00272f:     DW_AT_decl_file 0x1
  002730:     DW_AT_decl_line 0x769
  002732:     DW_AT_decl_column 0x3
  002733:   42  = 0x13 (DW_TAG_structure_type)
  002734:     DW_AT_sibling 0x2809
  002736:     DW_AT_byte_size 0x1c
  002737:     30  = 0xd (DW_TAG_member)
  002738:       DW_AT_name SR
  00273b:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00273e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002741:     30  = 0xd (DW_TAG_member)
  002742:       DW_AT_name RESERVED0
  00274c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002751:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  002754:     30  = 0xd (DW_TAG_member)
  002755:       DW_AT_name DR
  002758:       DW_AT_type indirect DW_FORM_ref2 0x85d
  00275b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00275e:     30  = 0xd (DW_TAG_member)
  00275f:       DW_AT_name RESERVED1
  002769:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00276e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  002771:     30  = 0xd (DW_TAG_member)
  002772:       DW_AT_name BRR
  002776:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002779:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00277c:     30  = 0xd (DW_TAG_member)
  00277d:       DW_AT_name RESERVED2
  002787:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00278c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00278f:     30  = 0xd (DW_TAG_member)
  002790:       DW_AT_name CR1
  002794:       DW_AT_type indirect DW_FORM_ref2 0x85d
  002797:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00279a:     30  = 0xd (DW_TAG_member)
  00279b:       DW_AT_name RESERVED3
  0027a5:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0027aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  0027ad:     30  = 0xd (DW_TAG_member)
  0027ae:       DW_AT_name CR2
  0027b2:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0027b5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0027b8:     30  = 0xd (DW_TAG_member)
  0027b9:       DW_AT_name RESERVED4
  0027c3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0027c8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  0027cb:     30  = 0xd (DW_TAG_member)
  0027cc:       DW_AT_name CR3
  0027d0:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0027d3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0027d6:     30  = 0xd (DW_TAG_member)
  0027d7:       DW_AT_name RESERVED5
  0027e1:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0027e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  0027e9:     30  = 0xd (DW_TAG_member)
  0027ea:       DW_AT_name GTPR
  0027ef:       DW_AT_type indirect DW_FORM_ref2 0x85d
  0027f2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0027f5:     30  = 0xd (DW_TAG_member)
  0027f6:       DW_AT_name RESERVED6
  002800:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002805:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  002808:     0  null
  002809:   80  = 0x16 (DW_TAG_typedef)
  00280a:     DW_AT_name USART_TypeDef
  002818:     DW_AT_type indirect DW_FORM_ref2 0x2733
  00281b:     DW_AT_decl_file 0x1
  00281c:     DW_AT_decl_line 0x77f
  00281e:     DW_AT_decl_column 0x3
  00281f:   42  = 0x13 (DW_TAG_structure_type)
  002820:     DW_AT_sibling 0x2843
  002822:     DW_AT_byte_size 0xc
  002823:     30  = 0xd (DW_TAG_member)
  002824:       DW_AT_name CR
  002827:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00282a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00282d:     30  = 0xd (DW_TAG_member)
  00282e:       DW_AT_name CFR
  002832:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002835:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002838:     30  = 0xd (DW_TAG_member)
  002839:       DW_AT_name SR
  00283c:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00283f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002842:     0  null
  002843:   80  = 0x16 (DW_TAG_typedef)
  002844:     DW_AT_name WWDG_TypeDef
  002851:     DW_AT_type indirect DW_FORM_ref2 0x281f
  002854:     DW_AT_decl_file 0x1
  002855:     DW_AT_decl_line 0x78a
  002857:     DW_AT_decl_column 0x3
  002858:   42  = 0x13 (DW_TAG_structure_type)
  002859:     DW_AT_sibling 0x2a5a
  00285b:     DW_AT_byte_size 0x90
  00285d:     30  = 0xd (DW_TAG_member)
  00285e:       DW_AT_name CR
  002861:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002864:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002867:     30  = 0xd (DW_TAG_member)
  002868:       DW_AT_name SR
  00286b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00286e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002871:     30  = 0xd (DW_TAG_member)
  002872:       DW_AT_name DR
  002875:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002878:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00287b:     30  = 0xd (DW_TAG_member)
  00287c:       DW_AT_name DOUT
  002881:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002884:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  002887:     30  = 0xd (DW_TAG_member)
  002888:       DW_AT_name DMACR
  00288e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002891:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  002894:     30  = 0xd (DW_TAG_member)
  002895:       DW_AT_name IMSCR
  00289b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00289e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0028a1:     30  = 0xd (DW_TAG_member)
  0028a2:       DW_AT_name RISR
  0028a7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028aa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0028ad:     30  = 0xd (DW_TAG_member)
  0028ae:       DW_AT_name MISR
  0028b3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0028b9:     30  = 0xd (DW_TAG_member)
  0028ba:       DW_AT_name K0LR
  0028bf:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0028c5:     30  = 0xd (DW_TAG_member)
  0028c6:       DW_AT_name K0RR
  0028cb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0028d1:     30  = 0xd (DW_TAG_member)
  0028d2:       DW_AT_name K1LR
  0028d7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  0028dd:     30  = 0xd (DW_TAG_member)
  0028de:       DW_AT_name K1RR
  0028e3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  0028e9:     30  = 0xd (DW_TAG_member)
  0028ea:       DW_AT_name K2LR
  0028ef:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028f2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  0028f5:     30  = 0xd (DW_TAG_member)
  0028f6:       DW_AT_name K2RR
  0028fb:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0028fe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  002901:     30  = 0xd (DW_TAG_member)
  002902:       DW_AT_name K3LR
  002907:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00290a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00290d:     30  = 0xd (DW_TAG_member)
  00290e:       DW_AT_name K3RR
  002913:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002916:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  002919:     30  = 0xd (DW_TAG_member)
  00291a:       DW_AT_name IV0LR
  002920:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002923:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  002926:     30  = 0xd (DW_TAG_member)
  002927:       DW_AT_name IV0RR
  00292d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002930:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  002933:     30  = 0xd (DW_TAG_member)
  002934:       DW_AT_name IV1LR
  00293a:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00293d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  002940:     30  = 0xd (DW_TAG_member)
  002941:       DW_AT_name IV1RR
  002947:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00294a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00294d:     30  = 0xd (DW_TAG_member)
  00294e:       DW_AT_name CSGCMCCM0R
  002959:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00295c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00295f:     30  = 0xd (DW_TAG_member)
  002960:       DW_AT_name CSGCMCCM1R
  00296b:       DW_AT_type indirect DW_FORM_ref2 0x84a
  00296e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  002971:     30  = 0xd (DW_TAG_member)
  002972:       DW_AT_name CSGCMCCM2R
  00297d:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002980:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  002983:     30  = 0xd (DW_TAG_member)
  002984:       DW_AT_name CSGCMCCM3R
  00298f:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002992:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  002995:     30  = 0xd (DW_TAG_member)
  002996:       DW_AT_name CSGCMCCM4R
  0029a1:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0029a7:     30  = 0xd (DW_TAG_member)
  0029a8:       DW_AT_name CSGCMCCM5R
  0029b3:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  0029b9:     30  = 0xd (DW_TAG_member)
  0029ba:       DW_AT_name CSGCMCCM6R
  0029c5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029c8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  0029cb:     30  = 0xd (DW_TAG_member)
  0029cc:       DW_AT_name CSGCMCCM7R
  0029d7:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  0029dd:     30  = 0xd (DW_TAG_member)
  0029de:       DW_AT_name CSGCM0R
  0029e6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  0029ec:     30  = 0xd (DW_TAG_member)
  0029ed:       DW_AT_name CSGCM1R
  0029f5:       DW_AT_type indirect DW_FORM_ref2 0x84a
  0029f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  0029fb:     30  = 0xd (DW_TAG_member)
  0029fc:       DW_AT_name CSGCM2R
  002a04:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a07:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  002a0a:     30  = 0xd (DW_TAG_member)
  002a0b:       DW_AT_name CSGCM3R
  002a13:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a16:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  002a19:     30  = 0xd (DW_TAG_member)
  002a1a:       DW_AT_name CSGCM4R
  002a22:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a25:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  002a29:     30  = 0xd (DW_TAG_member)
  002a2a:       DW_AT_name CSGCM5R
  002a32:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a35:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  002a39:     30  = 0xd (DW_TAG_member)
  002a3a:       DW_AT_name CSGCM6R
  002a42:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a45:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  002a49:     30  = 0xd (DW_TAG_member)
  002a4a:       DW_AT_name CSGCM7R
  002a52:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a55:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  002a59:     0  null
  002a5a:   80  = 0x16 (DW_TAG_typedef)
  002a5b:     DW_AT_name CRYP_TypeDef
  002a68:     DW_AT_type indirect DW_FORM_ref2 0x2858
  002a6b:     DW_AT_decl_file 0x1
  002a6c:     DW_AT_decl_line 0x7b6
  002a6e:     DW_AT_decl_column 0x3
  002a6f:   42  = 0x13 (DW_TAG_structure_type)
  002a70:     DW_AT_sibling 0x2aed
  002a72:     DW_AT_byte_size 0x1d0
  002a74:     30  = 0xd (DW_TAG_member)
  002a75:       DW_AT_name CR
  002a78:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a7b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002a7e:     30  = 0xd (DW_TAG_member)
  002a7f:       DW_AT_name DIN
  002a83:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a86:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002a89:     30  = 0xd (DW_TAG_member)
  002a8a:       DW_AT_name STR
  002a8e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a91:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002a94:     3  = 0x1 (DW_TAG_array_type)
  002a95:       DW_AT_sibling 0x2a9d
  002a97:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002a9a:       1  = 0x21 (DW_TAG_subrange_type)
  002a9b:         DW_AT_upper_bound 0x4
  002a9c:       0  null
  002a9d:     30  = 0xd (DW_TAG_member)
  002a9e:       DW_AT_name HR
  002aa1:       DW_AT_type indirect DW_FORM_ref2 0x2a94
  002aa4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  002aa7:     30  = 0xd (DW_TAG_member)
  002aa8:       DW_AT_name IMR
  002aac:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002aaf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  002ab2:     30  = 0xd (DW_TAG_member)
  002ab3:       DW_AT_name SR
  002ab6:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002ab9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  002abc:     3  = 0x1 (DW_TAG_array_type)
  002abd:       DW_AT_sibling 0x2ac7
  002abf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  002ac4:       1  = 0x21 (DW_TAG_subrange_type)
  002ac5:         DW_AT_upper_bound 0x33
  002ac6:       0  null
  002ac7:     30  = 0xd (DW_TAG_member)
  002ac8:       DW_AT_name RESERVED
  002ad1:       DW_AT_type indirect DW_FORM_ref2 0x2abc
  002ad4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  002ad7:     3  = 0x1 (DW_TAG_array_type)
  002ad8:       DW_AT_sibling 0x2ae0
  002ada:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002add:       1  = 0x21 (DW_TAG_subrange_type)
  002ade:         DW_AT_upper_bound 0x35
  002adf:       0  null
  002ae0:     30  = 0xd (DW_TAG_member)
  002ae1:       DW_AT_name CSR
  002ae5:       DW_AT_type indirect DW_FORM_ref2 0x2ad7
  002ae8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 248 }
  002aec:     0  null
  002aed:   80  = 0x16 (DW_TAG_typedef)
  002aee:     DW_AT_name HASH_TypeDef
  002afb:     DW_AT_type indirect DW_FORM_ref2 0x2a6f
  002afe:     DW_AT_decl_file 0x1
  002aff:     DW_AT_decl_line 0x7c6
  002b01:     DW_AT_decl_column 0x3
  002b02:   42  = 0x13 (DW_TAG_structure_type)
  002b03:     DW_AT_sibling 0x2b1a
  002b05:     DW_AT_byte_size 0x20
  002b06:     3  = 0x1 (DW_TAG_array_type)
  002b07:       DW_AT_sibling 0x2b0f
  002b09:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002b0c:       1  = 0x21 (DW_TAG_subrange_type)
  002b0d:         DW_AT_upper_bound 0x7
  002b0e:       0  null
  002b0f:     30  = 0xd (DW_TAG_member)
  002b10:       DW_AT_name HR
  002b13:       DW_AT_type indirect DW_FORM_ref2 0x2b06
  002b16:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002b19:     0  null
  002b1a:   80  = 0x16 (DW_TAG_typedef)
  002b1b:     DW_AT_name HASH_DIGEST_TypeDef
  002b2f:     DW_AT_type indirect DW_FORM_ref2 0x2b02
  002b32:     DW_AT_decl_file 0x1
  002b33:     DW_AT_decl_line 0x7cf
  002b35:     DW_AT_decl_column 0x3
  002b36:   42  = 0x13 (DW_TAG_structure_type)
  002b37:     DW_AT_sibling 0x2b59
  002b39:     DW_AT_byte_size 0xc
  002b3a:     30  = 0xd (DW_TAG_member)
  002b3b:       DW_AT_name CR
  002b3e:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002b41:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  002b44:     30  = 0xd (DW_TAG_member)
  002b45:       DW_AT_name SR
  002b48:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002b4b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  002b4e:     30  = 0xd (DW_TAG_member)
  002b4f:       DW_AT_name DR
  002b52:       DW_AT_type indirect DW_FORM_ref2 0x84a
  002b55:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  002b58:     0  null
  002b59:   80  = 0x16 (DW_TAG_typedef)
  002b5a:     DW_AT_name RNG_TypeDef
  002b66:     DW_AT_type indirect DW_FORM_ref2 0x2b36
  002b69:     DW_AT_decl_file 0x1
  002b6a:     DW_AT_decl_line 0x7da
  002b6c:     DW_AT_decl_column 0x3
  002b6d:   0  null
  002b6e: 0  padding
  002b6f: 0  padding


** Section #198 '.rel.debug_info' (SHT_REL)
    Size   : 808 bytes (alignment 4)
    Symbol table #174 '.symtab'
    101 relocations applied to section #53 '.debug_info'


** Section #54 '__ARM_grp.stm32f4xx_adc.h.2_gF1100_A9JOhSKxHSd_S10000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #55 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 13212 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_ADC_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 108 define IS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) || ((PERIPH) == ADC2) || ((PERIPH) == ADC3))
  000079: line 115 define ADC_Mode_Independent ((uint32_t)0x00000000)
  0000a7: line 116 define ADC_DualMode_RegSimult_InjecSimult ((uint32_t)0x00000001)
  0000e3: line 117 define ADC_DualMode_RegSimult_AlterTrig ((uint32_t)0x00000002)
  00011d: line 118 define ADC_DualMode_InjecSimult ((uint32_t)0x00000005)
  00014f: line 119 define ADC_DualMode_RegSimult ((uint32_t)0x00000006)
  00017f: line 120 define ADC_DualMode_Interl ((uint32_t)0x00000007)
  0001ac: line 121 define ADC_DualMode_AlterTrig ((uint32_t)0x00000009)
  0001dc: line 122 define ADC_TripleMode_RegSimult_InjecSimult ((uint32_t)0x00000011)
  00021a: line 123 define ADC_TripleMode_RegSimult_AlterTrig ((uint32_t)0x00000012)
  000256: line 124 define ADC_TripleMode_InjecSimult ((uint32_t)0x00000015)
  00028a: line 125 define ADC_TripleMode_RegSimult ((uint32_t)0x00000016)
  0002bc: line 126 define ADC_TripleMode_Interl ((uint32_t)0x00000017)
  0002eb: line 127 define ADC_TripleMode_AlterTrig ((uint32_t)0x00000019)
  00031d: line 128 define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || ((MODE) == ADC_DualMode_RegSimult_InjecSimult) || ((MODE) == ADC_DualMode_RegSimult_AlterTrig) || ((MODE) == ADC_DualMode_InjecSimult) || ((MODE) == ADC_DualMode_RegSimult) || ((MODE) == ADC_DualMode_Interl) || ((MODE) == ADC_DualMode_AlterTrig) || ((MODE) == ADC_TripleMode_RegSimult_InjecSimult) || ((MODE) == ADC_TripleMode_RegSimult_AlterTrig) || ((MODE) == ADC_TripleMode_InjecSimult) || ((MODE) == ADC_TripleMode_RegSimult) || ((MODE) == ADC_TripleMode_Interl) || ((MODE) == ADC_TripleMode_AlterTrig))
  000553: line 149 define ADC_Prescaler_Div2 ((uint32_t)0x00000000)
  000580: line 150 define ADC_Prescaler_Div4 ((uint32_t)0x00010000)
  0005ad: line 151 define ADC_Prescaler_Div6 ((uint32_t)0x00020000)
  0005da: line 152 define ADC_Prescaler_Div8 ((uint32_t)0x00030000)
  000607: line 153 define IS_ADC_PRESCALER(PRESCALER) (((PRESCALER) == ADC_Prescaler_Div2) || ((PRESCALER) == ADC_Prescaler_Div4) || ((PRESCALER) == ADC_Prescaler_Div6) || ((PRESCALER) == ADC_Prescaler_Div8))
  0006c1: line 165 define ADC_DMAAccessMode_Disabled ((uint32_t)0x00000000)
  0006f6: line 166 define ADC_DMAAccessMode_1 ((uint32_t)0x00004000)
  000724: line 167 define ADC_DMAAccessMode_2 ((uint32_t)0x00008000)
  000752: line 168 define ADC_DMAAccessMode_3 ((uint32_t)0x0000C000)
  000780: line 169 define IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAAccessMode_Disabled) || ((MODE) == ADC_DMAAccessMode_1) || ((MODE) == ADC_DMAAccessMode_2) || ((MODE) == ADC_DMAAccessMode_3))
  000832: line 182 define ADC_TwoSamplingDelay_5Cycles ((uint32_t)0x00000000)
  000869: line 183 define ADC_TwoSamplingDelay_6Cycles ((uint32_t)0x00000100)
  0008a0: line 184 define ADC_TwoSamplingDelay_7Cycles ((uint32_t)0x00000200)
  0008d7: line 185 define ADC_TwoSamplingDelay_8Cycles ((uint32_t)0x00000300)
  00090e: line 186 define ADC_TwoSamplingDelay_9Cycles ((uint32_t)0x00000400)
  000945: line 187 define ADC_TwoSamplingDelay_10Cycles ((uint32_t)0x00000500)
  00097d: line 188 define ADC_TwoSamplingDelay_11Cycles ((uint32_t)0x00000600)
  0009b5: line 189 define ADC_TwoSamplingDelay_12Cycles ((uint32_t)0x00000700)
  0009ed: line 190 define ADC_TwoSamplingDelay_13Cycles ((uint32_t)0x00000800)
  000a25: line 191 define ADC_TwoSamplingDelay_14Cycles ((uint32_t)0x00000900)
  000a5d: line 192 define ADC_TwoSamplingDelay_15Cycles ((uint32_t)0x00000A00)
  000a95: line 193 define ADC_TwoSamplingDelay_16Cycles ((uint32_t)0x00000B00)
  000acd: line 194 define ADC_TwoSamplingDelay_17Cycles ((uint32_t)0x00000C00)
  000b05: line 195 define ADC_TwoSamplingDelay_18Cycles ((uint32_t)0x00000D00)
  000b3d: line 196 define ADC_TwoSamplingDelay_19Cycles ((uint32_t)0x00000E00)
  000b75: line 197 define ADC_TwoSamplingDelay_20Cycles ((uint32_t)0x00000F00)
  000bad: line 198 define IS_ADC_SAMPLING_DELAY(DELAY) (((DELAY) == ADC_TwoSamplingDelay_5Cycles) || ((DELAY) == ADC_TwoSamplingDelay_6Cycles) || ((DELAY) == ADC_TwoSamplingDelay_7Cycles) || ((DELAY) == ADC_TwoSamplingDelay_8Cycles) || ((DELAY) == ADC_TwoSamplingDelay_9Cycles) || ((DELAY) == ADC_TwoSamplingDelay_10Cycles) || ((DELAY) == ADC_TwoSamplingDelay_11Cycles) || ((DELAY) == ADC_TwoSamplingDelay_12Cycles) || ((DELAY) == ADC_TwoSamplingDelay_13Cycles) || ((DELAY) == ADC_TwoSamplingDelay_14Cycles) || ((DELAY) == ADC_TwoSamplingDelay_15Cycles) || ((DELAY) == ADC_TwoSamplingDelay_16Cycles) || ((DELAY) == ADC_TwoSamplingDelay_17Cycles) || ((DELAY) == ADC_TwoSamplingDelay_18Cycles) || ((DELAY) == ADC_TwoSamplingDelay_19Cycles) || ((DELAY) == ADC_TwoSamplingDelay_20Cycles))
  000ea7: line 223 define ADC_Resolution_12b ((uint32_t)0x00000000)
  000ed4: line 224 define ADC_Resolution_10b ((uint32_t)0x01000000)
  000f01: line 225 define ADC_Resolution_8b ((uint32_t)0x02000000)
  000f2d: line 226 define ADC_Resolution_6b ((uint32_t)0x03000000)
  000f59: line 227 define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) || ((RESOLUTION) == ADC_Resolution_10b) || ((RESOLUTION) == ADC_Resolution_8b) || ((RESOLUTION) == ADC_Resolution_6b))
  001017: line 240 define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000)
  00104f: line 241 define ADC_ExternalTrigConvEdge_Rising ((uint32_t)0x10000000)
  001089: line 242 define ADC_ExternalTrigConvEdge_Falling ((uint32_t)0x20000000)
  0010c4: line 243 define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x30000000)
  001105: line 244 define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || ((EDGE) == ADC_ExternalTrigConvEdge_Rising) || ((EDGE) == ADC_ExternalTrigConvEdge_Falling) || ((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling))
  0011e4: line 256 define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000)
  00121a: line 257 define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x01000000)
  001250: line 258 define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x02000000)
  001286: line 259 define ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x03000000)
  0012bc: line 260 define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x04000000)
  0012f2: line 261 define ADC_ExternalTrigConv_T2_CC4 ((uint32_t)0x05000000)
  001328: line 262 define ADC_ExternalTrigConv_T2_TRGO ((uint32_t)0x06000000)
  00135f: line 263 define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x07000000)
  001395: line 264 define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x08000000)
  0013cc: line 265 define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x09000000)
  001402: line 266 define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x0A000000)
  001438: line 267 define ADC_ExternalTrigConv_T5_CC2 ((uint32_t)0x0B000000)
  00146e: line 268 define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x0C000000)
  0014a4: line 269 define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x0D000000)
  0014da: line 270 define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x0E000000)
  001511: line 271 define ADC_ExternalTrigConv_Ext_IT11 ((uint32_t)0x0F000000)
  001549: line 272 define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T2_CC4) || ((REGTRIG) == ADC_ExternalTrigConv_T2_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC2) || ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3) || ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11))
  001849: line 296 define ADC_DataAlign_Right ((uint32_t)0x00000000)
  001877: line 297 define ADC_DataAlign_Left ((uint32_t)0x00000800)
  0018a4: line 298 define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || ((ALIGN) == ADC_DataAlign_Left))
  001906: line 308 define ADC_Channel_0 ((uint8_t)0x00)
  001927: line 309 define ADC_Channel_1 ((uint8_t)0x01)
  001948: line 310 define ADC_Channel_2 ((uint8_t)0x02)
  001969: line 311 define ADC_Channel_3 ((uint8_t)0x03)
  00198a: line 312 define ADC_Channel_4 ((uint8_t)0x04)
  0019ab: line 313 define ADC_Channel_5 ((uint8_t)0x05)
  0019cc: line 314 define ADC_Channel_6 ((uint8_t)0x06)
  0019ed: line 315 define ADC_Channel_7 ((uint8_t)0x07)
  001a0e: line 316 define ADC_Channel_8 ((uint8_t)0x08)
  001a2f: line 317 define ADC_Channel_9 ((uint8_t)0x09)
  001a50: line 318 define ADC_Channel_10 ((uint8_t)0x0A)
  001a72: line 319 define ADC_Channel_11 ((uint8_t)0x0B)
  001a94: line 320 define ADC_Channel_12 ((uint8_t)0x0C)
  001ab6: line 321 define ADC_Channel_13 ((uint8_t)0x0D)
  001ad8: line 322 define ADC_Channel_14 ((uint8_t)0x0E)
  001afa: line 323 define ADC_Channel_15 ((uint8_t)0x0F)
  001b1c: line 324 define ADC_Channel_16 ((uint8_t)0x10)
  001b3e: line 325 define ADC_Channel_17 ((uint8_t)0x11)
  001b60: line 326 define ADC_Channel_18 ((uint8_t)0x12)
  001b82: line 329 define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16)
  001bb6: line 336 define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17)
  001be7: line 337 define ADC_Channel_Vbat ((uint8_t)ADC_Channel_18)
  001c15: line 339 define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0) || ((CHANNEL) == ADC_Channel_1) || ((CHANNEL) == ADC_Channel_2) || ((CHANNEL) == ADC_Channel_3) || ((CHANNEL) == ADC_Channel_4) || ((CHANNEL) == ADC_Channel_5) || ((CHANNEL) == ADC_Channel_6) || ((CHANNEL) == ADC_Channel_7) || ((CHANNEL) == ADC_Channel_8) || ((CHANNEL) == ADC_Channel_9) || ((CHANNEL) == ADC_Channel_10) || ((CHANNEL) == ADC_Channel_11) || ((CHANNEL) == ADC_Channel_12) || ((CHANNEL) == ADC_Channel_13) || ((CHANNEL) == ADC_Channel_14) || ((CHANNEL) == ADC_Channel_15) || ((CHANNEL) == ADC_Channel_16) || ((CHANNEL) == ADC_Channel_17) || ((CHANNEL) == ADC_Channel_18))
  001e98: line 366 define ADC_SampleTime_3Cycles ((uint8_t)0x00)
  001ec2: line 367 define ADC_SampleTime_15Cycles ((uint8_t)0x01)
  001eed: line 368 define ADC_SampleTime_28Cycles ((uint8_t)0x02)
  001f18: line 369 define ADC_SampleTime_56Cycles ((uint8_t)0x03)
  001f43: line 370 define ADC_SampleTime_84Cycles ((uint8_t)0x04)
  001f6e: line 371 define ADC_SampleTime_112Cycles ((uint8_t)0x05)
  001f9a: line 372 define ADC_SampleTime_144Cycles ((uint8_t)0x06)
  001fc6: line 373 define ADC_SampleTime_480Cycles ((uint8_t)0x07)
  001ff2: line 374 define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SampleTime_3Cycles) || ((TIME) == ADC_SampleTime_15Cycles) || ((TIME) == ADC_SampleTime_28Cycles) || ((TIME) == ADC_SampleTime_56Cycles) || ((TIME) == ADC_SampleTime_84Cycles) || ((TIME) == ADC_SampleTime_112Cycles) || ((TIME) == ADC_SampleTime_144Cycles) || ((TIME) == ADC_SampleTime_480Cycles))
  002147: line 390 define ADC_ExternalTrigInjecConvEdge_None ((uint32_t)0x00000000)
  002184: line 391 define ADC_ExternalTrigInjecConvEdge_Rising ((uint32_t)0x00100000)
  0021c3: line 392 define ADC_ExternalTrigInjecConvEdge_Falling ((uint32_t)0x00200000)
  002203: line 393 define ADC_ExternalTrigInjecConvEdge_RisingFalling ((uint32_t)0x00300000)
  002249: line 394 define IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigInjecConvEdge_None) || ((EDGE) == ADC_ExternalTrigInjecConvEdge_Rising) || ((EDGE) == ADC_ExternalTrigInjecConvEdge_Falling) || ((EDGE) == ADC_ExternalTrigInjecConvEdge_RisingFalling))
  002342: line 407 define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00000000)
  00237d: line 408 define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00010000)
  0023b9: line 409 define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00020000)
  0023f4: line 410 define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00030000)
  002430: line 411 define ADC_ExternalTrigInjecConv_T3_CC2 ((uint32_t)0x00040000)
  00246b: line 412 define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00050000)
  0024a6: line 413 define ADC_ExternalTrigInjecConv_T4_CC1 ((uint32_t)0x00060000)
  0024e1: line 414 define ADC_ExternalTrigInjecConv_T4_CC2 ((uint32_t)0x00070000)
  00251c: line 415 define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00080000)
  002557: line 416 define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00090000)
  002593: line 417 define ADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x000A0000)
  0025ce: line 418 define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x000B0000)
  00260a: line 419 define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x000C0000)
  002645: line 420 define ADC_ExternalTrigInjecConv_T8_CC3 ((uint32_t)0x000D0000)
  002680: line 421 define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x000E0000)
  0026bb: line 422 define ADC_ExternalTrigInjecConv_Ext_IT15 ((uint32_t)0x000F0000)
  0026f8: line 423 define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC2) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC1) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC2) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC3) || ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || ((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15))
  002a4f: line 447 define ADC_InjectedChannel_1 ((uint8_t)0x14)
  002a78: line 448 define ADC_InjectedChannel_2 ((uint8_t)0x18)
  002aa1: line 449 define ADC_InjectedChannel_3 ((uint8_t)0x1C)
  002aca: line 450 define ADC_InjectedChannel_4 ((uint8_t)0x20)
  002af3: line 451 define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) || ((CHANNEL) == ADC_InjectedChannel_2) || ((CHANNEL) == ADC_InjectedChannel_3) || ((CHANNEL) == ADC_InjectedChannel_4))
  002bb6: line 463 define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200)
  002bf3: line 464 define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200)
  002c32: line 465 define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200)
  002c76: line 466 define ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000)
  002cb0: line 467 define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000)
  002cec: line 468 define ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t)0x00C00000)
  002d2e: line 469 define ADC_AnalogWatchdog_None ((uint32_t)0x00000000)
  002d60: line 470 define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || ((WATCHDOG) == ADC_AnalogWatchdog_None))
  002efc: line 485 define ADC_IT_EOC ((uint16_t)0x0205)
  002f1d: line 486 define ADC_IT_AWD ((uint16_t)0x0106)
  002f3e: line 487 define ADC_IT_JEOC ((uint16_t)0x0407)
  002f60: line 488 define ADC_IT_OVR ((uint16_t)0x201A)
  002f81: line 489 define IS_ADC_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || ((IT) == ADC_IT_JEOC)|| ((IT) == ADC_IT_OVR))
  002ff1: line 499 define ADC_FLAG_AWD ((uint8_t)0x01)
  003011: line 500 define ADC_FLAG_EOC ((uint8_t)0x02)
  003031: line 501 define ADC_FLAG_JEOC ((uint8_t)0x04)
  003052: line 502 define ADC_FLAG_JSTRT ((uint8_t)0x08)
  003074: line 503 define ADC_FLAG_STRT ((uint8_t)0x10)
  003095: line 504 define ADC_FLAG_OVR ((uint8_t)0x20)
  0030b5: line 506 define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xC0) == 0x00) && ((FLAG) != 0x00))
  003109: line 507 define IS_ADC_GET_FLAG(FLAG) (((FLAG) == ADC_FLAG_AWD) || ((FLAG) == ADC_FLAG_EOC) || ((FLAG) == ADC_FLAG_JEOC) || ((FLAG)== ADC_FLAG_JSTRT) || ((FLAG) == ADC_FLAG_STRT) || ((FLAG)== ADC_FLAG_OVR))
  0031cb: line 521 define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
  003201: line 530 define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)
  00322e: line 539 define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))
  003279: line 548 define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
  0032bc: line 557 define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
  003307: line 566 define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))
  00334a: line 575 define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))
  003399: end include
  00339a: end of translation unit


** Section #56 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_adc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 61 64 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_adc.h:1.0 [


** Section #57 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 680 bytes

  000000: Header:
    size 0x2a4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_adc.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x208
  000140:     DW_AT_byte_size 0x18
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name ADC_Resolution
  000151:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000156:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000159:     30  = 0xd (DW_TAG_member)
  00015a:       DW_AT_name ADC_ScanConvMode
  00016b:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000170:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000173:     30  = 0xd (DW_TAG_member)
  000174:       DW_AT_name ADC_ContinuousConvMode
  00018b:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000190:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000193:     30  = 0xd (DW_TAG_member)
  000194:       DW_AT_name ADC_ExternalTrigConvEdge
  0001ad:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001b5:     30  = 0xd (DW_TAG_member)
  0001b6:       DW_AT_name ADC_ExternalTrigConv
  0001cb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001d3:     30  = 0xd (DW_TAG_member)
  0001d4:       DW_AT_name ADC_DataAlign
  0001e2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001ea:     30  = 0xd (DW_TAG_member)
  0001eb:       DW_AT_name ADC_NbrOfConversion
  0001ff:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000204:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000207:     0  null
  000208:   80  = 0x16 (DW_TAG_typedef)
  000209:     DW_AT_name ADC_InitTypeDef
  000219:     DW_AT_type indirect DW_FORM_ref2 0x13d
  00021c:     DW_AT_decl_file 0x1
  00021d:     DW_AT_decl_line 0x4f
  00021e:     DW_AT_decl_column 0x2
  00021f:   42  = 0x13 (DW_TAG_structure_type)
  000220:     DW_AT_sibling 0x286
  000222:     DW_AT_byte_size 0x10
  000223:     30  = 0xd (DW_TAG_member)
  000224:       DW_AT_name ADC_Mode
  00022d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000232:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000235:     30  = 0xd (DW_TAG_member)
  000236:       DW_AT_name ADC_Prescaler
  000244:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000249:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00024c:     30  = 0xd (DW_TAG_member)
  00024d:       DW_AT_name ADC_DMAAccessMode
  00025f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000264:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000267:     30  = 0xd (DW_TAG_member)
  000268:       DW_AT_name ADC_TwoSamplingDelay
  00027d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000282:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000285:     0  null
  000286:   80  = 0x16 (DW_TAG_typedef)
  000287:     DW_AT_name ADC_CommonInitTypeDef
  00029d:     DW_AT_type indirect DW_FORM_ref2 0x21f
  0002a0:     DW_AT_decl_file 0x1
  0002a1:     DW_AT_decl_line 0x64
  0002a2:     DW_AT_decl_column 0x2
  0002a3:   0  null
  0002a4: 0  padding
  0002a5: 0  padding
  0002a6: 0  padding
  0002a7: 0  padding


** Section #199 '.rel.debug_info' (SHT_REL)
    Size   : 112 bytes (alignment 4)
    Symbol table #174 '.symtab'
    14 relocations applied to section #57 '.debug_info'


** Section #58 '__ARM_grp.stm32f4xx_crc.h.2_Qx0000_T7xmzcB9Lj9_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #59 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_CRC_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: end include
  00001d: end of translation unit


** Section #60 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_crc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 72 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_crc.h:1.0 [


** Section #61 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 320 bytes

  000000: Header:
    size 0x13c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_crc.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   0  null
  00013e: 0  padding
  00013f: 0  padding


** Section #200 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #61 '.debug_info'


** Section #62 '__ARM_grp.stm32f4xx_dbgmcu.h.2_Eb1000_LF2nYfRBUl2_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #63 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1368 bytes

  000000: include at line 0 - file 1
  000003: line 30 define __STM32F4xx_DBGMCU_H 
  00001b: include at line 37 - file 2
  00001e: end include
  00001f: line 53 define DBGMCU_SLEEP ((uint32_t)0x00000001)
  000045: line 54 define DBGMCU_STOP ((uint32_t)0x00000002)
  00006a: line 55 define DBGMCU_STANDBY ((uint32_t)0x00000004)
  000092: line 56 define IS_DBGMCU_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFF8) == 0x00) && ((PERIPH) != 0x00))
  0000e7: line 58 define DBGMCU_TIM2_STOP ((uint32_t)0x00000001)
  000111: line 59 define DBGMCU_TIM3_STOP ((uint32_t)0x00000002)
  00013b: line 60 define DBGMCU_TIM4_STOP ((uint32_t)0x00000004)
  000165: line 61 define DBGMCU_TIM5_STOP ((uint32_t)0x00000008)
  00018f: line 62 define DBGMCU_TIM6_STOP ((uint32_t)0x00000010)
  0001b9: line 63 define DBGMCU_TIM7_STOP ((uint32_t)0x00000020)
  0001e3: line 64 define DBGMCU_TIM12_STOP ((uint32_t)0x00000040)
  00020e: line 65 define DBGMCU_TIM13_STOP ((uint32_t)0x00000080)
  000239: line 66 define DBGMCU_TIM14_STOP ((uint32_t)0x00000100)
  000264: line 67 define DBGMCU_RTC_STOP ((uint32_t)0x00000400)
  00028d: line 68 define DBGMCU_WWDG_STOP ((uint32_t)0x00000800)
  0002b7: line 69 define DBGMCU_IWDG_STOP ((uint32_t)0x00001000)
  0002e1: line 70 define DBGMCU_I2C1_SMBUS_TIMEOUT ((uint32_t)0x00200000)
  000314: line 71 define DBGMCU_I2C2_SMBUS_TIMEOUT ((uint32_t)0x00400000)
  000347: line 72 define DBGMCU_I2C3_SMBUS_TIMEOUT ((uint32_t)0x00800000)
  00037a: line 73 define DBGMCU_CAN1_STOP ((uint32_t)0x02000000)
  0003a4: line 74 define DBGMCU_CAN2_STOP ((uint32_t)0x04000000)
  0003ce: line 75 define IS_DBGMCU_APB1PERIPH(PERIPH) ((((PERIPH) & 0xF91FE200) == 0x00) && ((PERIPH) != 0x00))
  000427: line 77 define DBGMCU_TIM1_STOP ((uint32_t)0x00000001)
  000451: line 78 define DBGMCU_TIM8_STOP ((uint32_t)0x00000002)
  00047b: line 79 define DBGMCU_TIM9_STOP ((uint32_t)0x00010000)
  0004a5: line 80 define DBGMCU_TIM10_STOP ((uint32_t)0x00020000)
  0004d0: line 81 define DBGMCU_TIM11_STOP ((uint32_t)0x00040000)
  0004fb: line 82 define IS_DBGMCU_APB2PERIPH(PERIPH) ((((PERIPH) & 0xFFF8FFFC) == 0x00) && ((PERIPH) != 0x00))
  000554: end include
  000555: end of translation unit


** Section #64 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 155
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_dbgmcu.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 62 67 6d 63 75 2e 68 00 01 00 00
  000095:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a4:  file ""                      : 00
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dbgmcu.h:1.0


** Section #65 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 324 bytes

  000000: Header:
    size 0x140 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dbgmcu.h
  00004e:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000095:   DW_AT_language DW_LANG_C89
  000097:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000138:   DW_AT_macro_info 0x0
  00013c:   DW_AT_stmt_list 0x0
  000140:   0  null
  000141: 0  padding
  000142: 0  padding
  000143: 0  padding


** Section #201 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #65 '.debug_info'


** Section #66 '__ARM_grp.stm32f4xx_dma.h.2_4a7000_zHBsQiRsQw8_l00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #67 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 11876 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_DMA_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 118 define IS_DMA_ALL_PERIPH(PERIPH) (((PERIPH) == DMA1_Stream0) || ((PERIPH) == DMA1_Stream1) || ((PERIPH) == DMA1_Stream2) || ((PERIPH) == DMA1_Stream3) || ((PERIPH) == DMA1_Stream4) || ((PERIPH) == DMA1_Stream5) || ((PERIPH) == DMA1_Stream6) || ((PERIPH) == DMA1_Stream7) || ((PERIPH) == DMA2_Stream0) || ((PERIPH) == DMA2_Stream1) || ((PERIPH) == DMA2_Stream2) || ((PERIPH) == DMA2_Stream3) || ((PERIPH) == DMA2_Stream4) || ((PERIPH) == DMA2_Stream5) || ((PERIPH) == DMA2_Stream6) || ((PERIPH) == DMA2_Stream7))
  000217: line 135 define IS_DMA_ALL_CONTROLLER(CONTROLLER) (((CONTROLLER) == DMA1) || ((CONTROLLER) == DMA2))
  00026f: line 141 define DMA_Channel_0 ((uint32_t)0x00000000)
  000297: line 142 define DMA_Channel_1 ((uint32_t)0x02000000)
  0002bf: line 143 define DMA_Channel_2 ((uint32_t)0x04000000)
  0002e7: line 144 define DMA_Channel_3 ((uint32_t)0x06000000)
  00030f: line 145 define DMA_Channel_4 ((uint32_t)0x08000000)
  000337: line 146 define DMA_Channel_5 ((uint32_t)0x0A000000)
  00035f: line 147 define DMA_Channel_6 ((uint32_t)0x0C000000)
  000387: line 148 define DMA_Channel_7 ((uint32_t)0x0E000000)
  0003af: line 150 define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_Channel_0) || ((CHANNEL) == DMA_Channel_1) || ((CHANNEL) == DMA_Channel_2) || ((CHANNEL) == DMA_Channel_3) || ((CHANNEL) == DMA_Channel_4) || ((CHANNEL) == DMA_Channel_5) || ((CHANNEL) == DMA_Channel_6) || ((CHANNEL) == DMA_Channel_7))
  0004c9: line 166 define DMA_DIR_PeripheralToMemory ((uint32_t)0x00000000)
  0004fe: line 167 define DMA_DIR_MemoryToPeripheral ((uint32_t)0x00000040)
  000533: line 168 define DMA_DIR_MemoryToMemory ((uint32_t)0x00000080)
  000564: line 170 define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_DIR_PeripheralToMemory ) || ((DIRECTION) == DMA_DIR_MemoryToPeripheral) || ((DIRECTION) == DMA_DIR_MemoryToMemory))
  00060c: line 181 define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1) && ((SIZE) < 0x10000))
  000650: line 190 define DMA_PeripheralInc_Enable ((uint32_t)0x00000200)
  000683: line 191 define DMA_PeripheralInc_Disable ((uint32_t)0x00000000)
  0006b7: line 193 define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PeripheralInc_Enable) || ((STATE) == DMA_PeripheralInc_Disable))
  00072f: line 203 define DMA_MemoryInc_Enable ((uint32_t)0x00000400)
  00075e: line 204 define DMA_MemoryInc_Disable ((uint32_t)0x00000000)
  00078e: line 206 define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MemoryInc_Enable) || ((STATE) == DMA_MemoryInc_Disable))
  0007fa: line 216 define DMA_PeripheralDataSize_Byte ((uint32_t)0x00000000)
  000830: line 217 define DMA_PeripheralDataSize_HalfWord ((uint32_t)0x00000800)
  00086a: line 218 define DMA_PeripheralDataSize_Word ((uint32_t)0x00001000)
  0008a0: line 220 define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PeripheralDataSize_Byte) || ((SIZE) == DMA_PeripheralDataSize_HalfWord) || ((SIZE) == DMA_PeripheralDataSize_Word))
  000949: line 231 define DMA_MemoryDataSize_Byte ((uint32_t)0x00000000)
  00097b: line 232 define DMA_MemoryDataSize_HalfWord ((uint32_t)0x00002000)
  0009b1: line 233 define DMA_MemoryDataSize_Word ((uint32_t)0x00004000)
  0009e3: line 235 define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MemoryDataSize_Byte) || ((SIZE) == DMA_MemoryDataSize_HalfWord) || ((SIZE) == DMA_MemoryDataSize_Word ))
  000a7d: line 246 define DMA_Mode_Normal ((uint32_t)0x00000000)
  000aa7: line 247 define DMA_Mode_Circular ((uint32_t)0x00000100)
  000ad3: line 249 define IS_DMA_MODE(MODE) (((MODE) == DMA_Mode_Normal ) || ((MODE) == DMA_Mode_Circular))
  000b28: line 259 define DMA_Priority_Low ((uint32_t)0x00000000)
  000b53: line 260 define DMA_Priority_Medium ((uint32_t)0x00010000)
  000b81: line 261 define DMA_Priority_High ((uint32_t)0x00020000)
  000bad: line 262 define DMA_Priority_VeryHigh ((uint32_t)0x00030000)
  000bdd: line 264 define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_Priority_Low ) || ((PRIORITY) == DMA_Priority_Medium) || ((PRIORITY) == DMA_Priority_High) || ((PRIORITY) == DMA_Priority_VeryHigh))
  000c93: line 276 define DMA_FIFOMode_Disable ((uint32_t)0x00000000)
  000cc2: line 277 define DMA_FIFOMode_Enable ((uint32_t)0x00000004)
  000cf0: line 279 define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMode_Disable ) || ((STATE) == DMA_FIFOMode_Enable))
  000d5a: line 289 define DMA_FIFOThreshold_1QuarterFull ((uint32_t)0x00000000)
  000d93: line 290 define DMA_FIFOThreshold_HalfFull ((uint32_t)0x00000001)
  000dc8: line 291 define DMA_FIFOThreshold_3QuartersFull ((uint32_t)0x00000002)
  000e02: line 292 define DMA_FIFOThreshold_Full ((uint32_t)0x00000003)
  000e33: line 294 define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFOThreshold_1QuarterFull ) || ((THRESHOLD) == DMA_FIFOThreshold_HalfFull) || ((THRESHOLD) == DMA_FIFOThreshold_3QuartersFull) || ((THRESHOLD) == DMA_FIFOThreshold_Full))
  000f18: line 306 define DMA_MemoryBurst_Single ((uint32_t)0x00000000)
  000f49: line 307 define DMA_MemoryBurst_INC4 ((uint32_t)0x00800000)
  000f78: line 308 define DMA_MemoryBurst_INC8 ((uint32_t)0x01000000)
  000fa7: line 309 define DMA_MemoryBurst_INC16 ((uint32_t)0x01800000)
  000fd7: line 311 define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MemoryBurst_Single) || ((BURST) == DMA_MemoryBurst_INC4) || ((BURST) == DMA_MemoryBurst_INC8) || ((BURST) == DMA_MemoryBurst_INC16))
  00108b: line 323 define DMA_PeripheralBurst_Single ((uint32_t)0x00000000)
  0010c0: line 324 define DMA_PeripheralBurst_INC4 ((uint32_t)0x00200000)
  0010f3: line 325 define DMA_PeripheralBurst_INC8 ((uint32_t)0x00400000)
  001126: line 326 define DMA_PeripheralBurst_INC16 ((uint32_t)0x00600000)
  00115a: line 328 define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PeripheralBurst_Single) || ((BURST) == DMA_PeripheralBurst_INC4) || ((BURST) == DMA_PeripheralBurst_INC8) || ((BURST) == DMA_PeripheralBurst_INC16))
  001222: line 340 define DMA_FIFOStatus_Less1QuarterFull ((uint32_t)0x00000000 << 3)
  001261: line 341 define DMA_FIFOStatus_1QuarterFull ((uint32_t)0x00000001 << 3)
  00129c: line 342 define DMA_FIFOStatus_HalfFull ((uint32_t)0x00000002 << 3)
  0012d3: line 343 define DMA_FIFOStatus_3QuartersFull ((uint32_t)0x00000003 << 3)
  00130f: line 344 define DMA_FIFOStatus_Empty ((uint32_t)0x00000004 << 3)
  001343: line 345 define DMA_FIFOStatus_Full ((uint32_t)0x00000005 << 3)
  001376: line 347 define IS_DMA_FIFO_STATUS(STATUS) (((STATUS) == DMA_FIFOStatus_Less1QuarterFull ) || ((STATUS) == DMA_FIFOStatus_HalfFull) || ((STATUS) == DMA_FIFOStatus_1QuarterFull) || ((STATUS) == DMA_FIFOStatus_3QuartersFull) || ((STATUS) == DMA_FIFOStatus_Full) || ((STATUS) == DMA_FIFOStatus_Empty))
  001494: line 360 define DMA_FLAG_FEIF0 ((uint32_t)0x10800001)
  0014bd: line 361 define DMA_FLAG_DMEIF0 ((uint32_t)0x10800004)
  0014e7: line 362 define DMA_FLAG_TEIF0 ((uint32_t)0x10000008)
  001510: line 363 define DMA_FLAG_HTIF0 ((uint32_t)0x10000010)
  001539: line 364 define DMA_FLAG_TCIF0 ((uint32_t)0x10000020)
  001562: line 365 define DMA_FLAG_FEIF1 ((uint32_t)0x10000040)
  00158b: line 366 define DMA_FLAG_DMEIF1 ((uint32_t)0x10000100)
  0015b5: line 367 define DMA_FLAG_TEIF1 ((uint32_t)0x10000200)
  0015de: line 368 define DMA_FLAG_HTIF1 ((uint32_t)0x10000400)
  001607: line 369 define DMA_FLAG_TCIF1 ((uint32_t)0x10000800)
  001630: line 370 define DMA_FLAG_FEIF2 ((uint32_t)0x10010000)
  001659: line 371 define DMA_FLAG_DMEIF2 ((uint32_t)0x10040000)
  001683: line 372 define DMA_FLAG_TEIF2 ((uint32_t)0x10080000)
  0016ac: line 373 define DMA_FLAG_HTIF2 ((uint32_t)0x10100000)
  0016d5: line 374 define DMA_FLAG_TCIF2 ((uint32_t)0x10200000)
  0016fe: line 375 define DMA_FLAG_FEIF3 ((uint32_t)0x10400000)
  001727: line 376 define DMA_FLAG_DMEIF3 ((uint32_t)0x11000000)
  001751: line 377 define DMA_FLAG_TEIF3 ((uint32_t)0x12000000)
  00177a: line 378 define DMA_FLAG_HTIF3 ((uint32_t)0x14000000)
  0017a3: line 379 define DMA_FLAG_TCIF3 ((uint32_t)0x18000000)
  0017cc: line 380 define DMA_FLAG_FEIF4 ((uint32_t)0x20000001)
  0017f5: line 381 define DMA_FLAG_DMEIF4 ((uint32_t)0x20000004)
  00181f: line 382 define DMA_FLAG_TEIF4 ((uint32_t)0x20000008)
  001848: line 383 define DMA_FLAG_HTIF4 ((uint32_t)0x20000010)
  001871: line 384 define DMA_FLAG_TCIF4 ((uint32_t)0x20000020)
  00189a: line 385 define DMA_FLAG_FEIF5 ((uint32_t)0x20000040)
  0018c3: line 386 define DMA_FLAG_DMEIF5 ((uint32_t)0x20000100)
  0018ed: line 387 define DMA_FLAG_TEIF5 ((uint32_t)0x20000200)
  001916: line 388 define DMA_FLAG_HTIF5 ((uint32_t)0x20000400)
  00193f: line 389 define DMA_FLAG_TCIF5 ((uint32_t)0x20000800)
  001968: line 390 define DMA_FLAG_FEIF6 ((uint32_t)0x20010000)
  001991: line 391 define DMA_FLAG_DMEIF6 ((uint32_t)0x20040000)
  0019bb: line 392 define DMA_FLAG_TEIF6 ((uint32_t)0x20080000)
  0019e4: line 393 define DMA_FLAG_HTIF6 ((uint32_t)0x20100000)
  001a0d: line 394 define DMA_FLAG_TCIF6 ((uint32_t)0x20200000)
  001a36: line 395 define DMA_FLAG_FEIF7 ((uint32_t)0x20400000)
  001a5f: line 396 define DMA_FLAG_DMEIF7 ((uint32_t)0x21000000)
  001a89: line 397 define DMA_FLAG_TEIF7 ((uint32_t)0x22000000)
  001ab2: line 398 define DMA_FLAG_HTIF7 ((uint32_t)0x24000000)
  001adb: line 399 define DMA_FLAG_TCIF7 ((uint32_t)0x28000000)
  001b04: line 401 define IS_DMA_CLEAR_FLAG(FLAG) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && (((FLAG) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))
  001b9e: line 404 define IS_DMA_GET_FLAG(FLAG) (((FLAG) == DMA_FLAG_TCIF0) || ((FLAG) == DMA_FLAG_HTIF0) || ((FLAG) == DMA_FLAG_TEIF0) || ((FLAG) == DMA_FLAG_DMEIF0) || ((FLAG) == DMA_FLAG_FEIF0) || ((FLAG) == DMA_FLAG_TCIF1) || ((FLAG) == DMA_FLAG_HTIF1) || ((FLAG) == DMA_FLAG_TEIF1) || ((FLAG) == DMA_FLAG_DMEIF1) || ((FLAG) == DMA_FLAG_FEIF1) || ((FLAG) == DMA_FLAG_TCIF2) || ((FLAG) == DMA_FLAG_HTIF2) || ((FLAG) == DMA_FLAG_TEIF2) || ((FLAG) == DMA_FLAG_DMEIF2) || ((FLAG) == DMA_FLAG_FEIF2) || ((FLAG) == DMA_FLAG_TCIF3) || ((FLAG) == DMA_FLAG_HTIF3) || ((FLAG) == DMA_FLAG_TEIF3) || ((FLAG) == DMA_FLAG_DMEIF3) || ((FLAG) == DMA_FLAG_FEIF3) || ((FLAG) == DMA_FLAG_TCIF4) || ((FLAG) == DMA_FLAG_HTIF4) || ((FLAG) == DMA_FLAG_TEIF4) || ((FLAG) == DMA_FLAG_DMEIF4) || ((FLAG) == DMA_FLAG_FEIF4) || ((FLAG) == DMA_FLAG_TCIF5) || ((FLAG) == DMA_FLAG_HTIF5) || ((FLAG) == DMA_FLAG_TEIF5) || ((FLAG) == DMA_FLAG_DMEIF5) || ((FLAG) == DMA_FLAG_FEIF5) || ((FLAG) == DMA_FLAG_TCIF6) || ((FLAG) == DMA_FLAG_HTIF6) || ((FLAG) == DMA_FLAG_TEIF6) || ((FLAG) == DMA_FLAG_DMEIF6) || ((FLAG) == DMA_FLAG_FEIF6) || ((FLAG) == DMA_FLAG_TCIF7) || ((FLAG) == DMA_FLAG_HTIF7) || ((FLAG) == DMA_FLAG_TEIF7) || ((FLAG) == DMA_FLAG_DMEIF7) || ((FLAG) == DMA_FLAG_FEIF7))
  00206e: line 432 define DMA_IT_TC ((uint32_t)0x00000010)
  002092: line 433 define DMA_IT_HT ((uint32_t)0x00000008)
  0020b6: line 434 define DMA_IT_TE ((uint32_t)0x00000004)
  0020da: line 435 define DMA_IT_DME ((uint32_t)0x00000002)
  0020ff: line 436 define DMA_IT_FE ((uint32_t)0x00000080)
  002123: line 438 define IS_DMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFF61) == 0x00) && ((IT) != 0x00))
  00216d: line 447 define DMA_IT_FEIF0 ((uint32_t)0x90000001)
  002194: line 448 define DMA_IT_DMEIF0 ((uint32_t)0x10001004)
  0021bc: line 449 define DMA_IT_TEIF0 ((uint32_t)0x10002008)
  0021e3: line 450 define DMA_IT_HTIF0 ((uint32_t)0x10004010)
  00220a: line 451 define DMA_IT_TCIF0 ((uint32_t)0x10008020)
  002231: line 452 define DMA_IT_FEIF1 ((uint32_t)0x90000040)
  002258: line 453 define DMA_IT_DMEIF1 ((uint32_t)0x10001100)
  002280: line 454 define DMA_IT_TEIF1 ((uint32_t)0x10002200)
  0022a7: line 455 define DMA_IT_HTIF1 ((uint32_t)0x10004400)
  0022ce: line 456 define DMA_IT_TCIF1 ((uint32_t)0x10008800)
  0022f5: line 457 define DMA_IT_FEIF2 ((uint32_t)0x90010000)
  00231c: line 458 define DMA_IT_DMEIF2 ((uint32_t)0x10041000)
  002344: line 459 define DMA_IT_TEIF2 ((uint32_t)0x10082000)
  00236b: line 460 define DMA_IT_HTIF2 ((uint32_t)0x10104000)
  002392: line 461 define DMA_IT_TCIF2 ((uint32_t)0x10208000)
  0023b9: line 462 define DMA_IT_FEIF3 ((uint32_t)0x90400000)
  0023e0: line 463 define DMA_IT_DMEIF3 ((uint32_t)0x11001000)
  002408: line 464 define DMA_IT_TEIF3 ((uint32_t)0x12002000)
  00242f: line 465 define DMA_IT_HTIF3 ((uint32_t)0x14004000)
  002456: line 466 define DMA_IT_TCIF3 ((uint32_t)0x18008000)
  00247d: line 467 define DMA_IT_FEIF4 ((uint32_t)0xA0000001)
  0024a4: line 468 define DMA_IT_DMEIF4 ((uint32_t)0x20001004)
  0024cc: line 469 define DMA_IT_TEIF4 ((uint32_t)0x20002008)
  0024f3: line 470 define DMA_IT_HTIF4 ((uint32_t)0x20004010)
  00251a: line 471 define DMA_IT_TCIF4 ((uint32_t)0x20008020)
  002541: line 472 define DMA_IT_FEIF5 ((uint32_t)0xA0000040)
  002568: line 473 define DMA_IT_DMEIF5 ((uint32_t)0x20001100)
  002590: line 474 define DMA_IT_TEIF5 ((uint32_t)0x20002200)
  0025b7: line 475 define DMA_IT_HTIF5 ((uint32_t)0x20004400)
  0025de: line 476 define DMA_IT_TCIF5 ((uint32_t)0x20008800)
  002605: line 477 define DMA_IT_FEIF6 ((uint32_t)0xA0010000)
  00262c: line 478 define DMA_IT_DMEIF6 ((uint32_t)0x20041000)
  002654: line 479 define DMA_IT_TEIF6 ((uint32_t)0x20082000)
  00267b: line 480 define DMA_IT_HTIF6 ((uint32_t)0x20104000)
  0026a2: line 481 define DMA_IT_TCIF6 ((uint32_t)0x20208000)
  0026c9: line 482 define DMA_IT_FEIF7 ((uint32_t)0xA0400000)
  0026f0: line 483 define DMA_IT_DMEIF7 ((uint32_t)0x21001000)
  002718: line 484 define DMA_IT_TEIF7 ((uint32_t)0x22002000)
  00273f: line 485 define DMA_IT_HTIF7 ((uint32_t)0x24004000)
  002766: line 486 define DMA_IT_TCIF7 ((uint32_t)0x28008000)
  00278d: line 488 define IS_DMA_CLEAR_IT(IT) ((((IT) & 0x30000000) != 0x30000000) && (((IT) & 0x30000000) != 0) && ((IT) != 0x00) && (((IT) & 0x40820082) == 0x00))
  00281b: line 492 define IS_DMA_GET_IT(IT) (((IT) == DMA_IT_TCIF0) || ((IT) == DMA_IT_HTIF0) || ((IT) == DMA_IT_TEIF0) || ((IT) == DMA_IT_DMEIF0) || ((IT) == DMA_IT_FEIF0) || ((IT) == DMA_IT_TCIF1) || ((IT) == DMA_IT_HTIF1) || ((IT) == DMA_IT_TEIF1) || ((IT) == DMA_IT_DMEIF1)|| ((IT) == DMA_IT_FEIF1) || ((IT) == DMA_IT_TCIF2) || ((IT) == DMA_IT_HTIF2) || ((IT) == DMA_IT_TEIF2) || ((IT) == DMA_IT_DMEIF2) || ((IT) == DMA_IT_FEIF2) || ((IT) == DMA_IT_TCIF3) || ((IT) == DMA_IT_HTIF3) || ((IT) == DMA_IT_TEIF3) || ((IT) == DMA_IT_DMEIF3)|| ((IT) == DMA_IT_FEIF3) || ((IT) == DMA_IT_TCIF4) || ((IT) == DMA_IT_HTIF4) || ((IT) == DMA_IT_TEIF4) || ((IT) == DMA_IT_DMEIF4) || ((IT) == DMA_IT_FEIF4) || ((IT) == DMA_IT_TCIF5) || ((IT) == DMA_IT_HTIF5) || ((IT) == DMA_IT_TEIF5) || ((IT) == DMA_IT_DMEIF5)|| ((IT) == DMA_IT_FEIF5) || ((IT) == DMA_IT_TCIF6) || ((IT) == DMA_IT_HTIF6) || ((IT) == DMA_IT_TEIF6) || ((IT) == DMA_IT_DMEIF6) || ((IT) == DMA_IT_FEIF6) || ((IT) == DMA_IT_TCIF7) || ((IT) == DMA_IT_HTIF7) || ((IT) == DMA_IT_TEIF7) || ((IT) == DMA_IT_DMEIF7)|| ((IT) == DMA_IT_FEIF7))
  002c43: line 520 define DMA_PINCOS_Psize ((uint32_t)0x00000000)
  002c6e: line 521 define DMA_PINCOS_WordAligned ((uint32_t)0x00008000)
  002c9f: line 523 define IS_DMA_PINCOS_SIZE(SIZE) (((SIZE) == DMA_PINCOS_Psize) || ((SIZE) == DMA_PINCOS_WordAligned))
  002d00: line 533 define DMA_FlowCtrl_Memory ((uint32_t)0x00000000)
  002d2e: line 534 define DMA_FlowCtrl_Peripheral ((uint32_t)0x00000020)
  002d60: line 536 define IS_DMA_FLOW_CTRL(CTRL) (((CTRL) == DMA_FlowCtrl_Memory) || ((CTRL) == DMA_FlowCtrl_Peripheral))
  002dc3: line 546 define DMA_Memory_0 ((uint32_t)0x00000000)
  002dea: line 547 define DMA_Memory_1 ((uint32_t)0x00080000)
  002e11: line 549 define IS_DMA_CURRENT_MEM(MEM) (((MEM) == DMA_Memory_0) || ((MEM) == DMA_Memory_1))
  002e61: end include
  002e62: end of translation unit


** Section #68 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_dma.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 6d 61 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dma.h:1.0 [


** Section #69 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 724 bytes

  000000: Header:
    size 0x2d0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dma.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x2ba
  000140:     DW_AT_byte_size 0x3c
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name DMA_Channel
  00014e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000153:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000156:     30  = 0xd (DW_TAG_member)
  000157:       DW_AT_name DMA_PeripheralBaseAddr
  00016e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000173:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000176:     30  = 0xd (DW_TAG_member)
  000177:       DW_AT_name DMA_Memory0BaseAddr
  00018b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000190:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000193:     30  = 0xd (DW_TAG_member)
  000194:       DW_AT_name DMA_DIR
  00019c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001a4:     30  = 0xd (DW_TAG_member)
  0001a5:       DW_AT_name DMA_BufferSize
  0001b4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001bc:     30  = 0xd (DW_TAG_member)
  0001bd:       DW_AT_name DMA_PeripheralInc
  0001cf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001d7:     30  = 0xd (DW_TAG_member)
  0001d8:       DW_AT_name DMA_MemoryInc
  0001e6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0001ee:     30  = 0xd (DW_TAG_member)
  0001ef:       DW_AT_name DMA_PeripheralDataSize
  000206:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00020b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00020e:     30  = 0xd (DW_TAG_member)
  00020f:       DW_AT_name DMA_MemoryDataSize
  000222:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000227:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00022a:     30  = 0xd (DW_TAG_member)
  00022b:       DW_AT_name DMA_Mode
  000234:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000239:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00023c:     30  = 0xd (DW_TAG_member)
  00023d:       DW_AT_name DMA_Priority
  00024a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00024f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000252:     30  = 0xd (DW_TAG_member)
  000253:       DW_AT_name DMA_FIFOMode
  000260:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000265:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000268:     30  = 0xd (DW_TAG_member)
  000269:       DW_AT_name DMA_FIFOThreshold
  00027b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000280:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000283:     30  = 0xd (DW_TAG_member)
  000284:       DW_AT_name DMA_MemoryBurst
  000294:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000299:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00029c:     30  = 0xd (DW_TAG_member)
  00029d:       DW_AT_name DMA_PeripheralBurst
  0002b1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  0002b9:     0  null
  0002ba:   80  = 0x16 (DW_TAG_typedef)
  0002bb:     DW_AT_name DMA_InitTypeDef
  0002cb:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0002ce:     DW_AT_decl_file 0x1
  0002cf:     DW_AT_decl_line 0x6e
  0002d0:     DW_AT_decl_column 0x2
  0002d1:   0  null
  0002d2: 0  padding
  0002d3: 0  padding


** Section #202 '.rel.debug_info' (SHT_REL)
    Size   : 144 bytes (alignment 4)
    Symbol table #174 '.symtab'
    18 relocations applied to section #69 '.debug_info'


** Section #70 '__ARM_grp.stm32f4xx_exti.h.2_U4Y000_H9iLb4gWjRf_J10000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #71 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1844 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_EXTI_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 60 define IS_EXTI_MODE(MODE) (((MODE) == EXTI_Mode_Interrupt) || ((MODE) == EXTI_Mode_Event))
  000073: line 73 define IS_EXTI_TRIGGER(TRIGGER) (((TRIGGER) == EXTI_Trigger_Rising) || ((TRIGGER) == EXTI_Trigger_Falling) || ((TRIGGER) == EXTI_Trigger_Rising_Falling))
  000108: line 105 define EXTI_Line0 ((uint32_t)0x00001)
  000129: line 106 define EXTI_Line1 ((uint32_t)0x00002)
  00014a: line 107 define EXTI_Line2 ((uint32_t)0x00004)
  00016b: line 108 define EXTI_Line3 ((uint32_t)0x00008)
  00018c: line 109 define EXTI_Line4 ((uint32_t)0x00010)
  0001ad: line 110 define EXTI_Line5 ((uint32_t)0x00020)
  0001ce: line 111 define EXTI_Line6 ((uint32_t)0x00040)
  0001ef: line 112 define EXTI_Line7 ((uint32_t)0x00080)
  000210: line 113 define EXTI_Line8 ((uint32_t)0x00100)
  000231: line 114 define EXTI_Line9 ((uint32_t)0x00200)
  000252: line 115 define EXTI_Line10 ((uint32_t)0x00400)
  000274: line 116 define EXTI_Line11 ((uint32_t)0x00800)
  000296: line 117 define EXTI_Line12 ((uint32_t)0x01000)
  0002b8: line 118 define EXTI_Line13 ((uint32_t)0x02000)
  0002da: line 119 define EXTI_Line14 ((uint32_t)0x04000)
  0002fc: line 120 define EXTI_Line15 ((uint32_t)0x08000)
  00031e: line 121 define EXTI_Line16 ((uint32_t)0x10000)
  000340: line 122 define EXTI_Line17 ((uint32_t)0x20000)
  000362: line 123 define EXTI_Line18 ((uint32_t)0x40000)
  000384: line 124 define EXTI_Line19 ((uint32_t)0x80000)
  0003a6: line 125 define EXTI_Line20 ((uint32_t)0x00100000)
  0003cb: line 126 define EXTI_Line21 ((uint32_t)0x00200000)
  0003f0: line 127 define EXTI_Line22 ((uint32_t)0x00400000)
  000415: line 128 define EXTI_Line23 ((uint32_t)0x00800000)
  00043b: line 131 define IS_EXTI_LINE(LINE) ((((LINE) & (uint32_t)0xFF800000) == 0x00) && ((LINE) != (uint16_t)0x00))
  00049b: line 133 define IS_GET_EXTI_LINE(LINE) (((LINE) == EXTI_Line0) || ((LINE) == EXTI_Line1) || ((LINE) == EXTI_Line2) || ((LINE) == EXTI_Line3) || ((LINE) == EXTI_Line4) || ((LINE) == EXTI_Line5) || ((LINE) == EXTI_Line6) || ((LINE) == EXTI_Line7) || ((LINE) == EXTI_Line8) || ((LINE) == EXTI_Line9) || ((LINE) == EXTI_Line10) || ((LINE) == EXTI_Line11) || ((LINE) == EXTI_Line12) || ((LINE) == EXTI_Line13) || ((LINE) == EXTI_Line14) || ((LINE) == EXTI_Line15) || ((LINE) == EXTI_Line16) || ((LINE) == EXTI_Line17) || ((LINE) == EXTI_Line18) || ((LINE) == EXTI_Line19) || ((LINE) == EXTI_Line20) || ((LINE) == EXTI_Line21) || ((LINE) == EXTI_Line22) || ((LINE) == EXTI_Line23))
  000732: end include
  000733: end of translation unit


** Section #72 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_exti.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 65 78 74 69 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_exti.h:1.0


** Section #73 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 608 bytes

  000000: Header:
    size 0x25c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_exti.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   19  = 0x4 (DW_TAG_enumeration_type)
  00013f:     DW_AT_sibling 0x16d
  000141:     DW_AT_byte_size 0x1
  000142:     20  = 0x28 (DW_TAG_enumerator)
  000143:       DW_AT_name EXTI_Mode_Interrupt
  000157:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000159:     20  = 0x28 (DW_TAG_enumerator)
  00015a:       DW_AT_name EXTI_Mode_Event
  00016a:       DW_AT_const_value indirect DW_FORM_data1 0x4
  00016c:     0  null
  00016d:   80  = 0x16 (DW_TAG_typedef)
  00016e:     DW_AT_name EXTIMode_TypeDef
  00017f:     DW_AT_type indirect DW_FORM_ref2 0x13e
  000182:     DW_AT_decl_file 0x1
  000183:     DW_AT_decl_line 0x3a
  000184:     DW_AT_decl_column 0x2
  000185:   19  = 0x4 (DW_TAG_enumeration_type)
  000186:     DW_AT_sibling 0x1d8
  000188:     DW_AT_byte_size 0x1
  000189:     20  = 0x28 (DW_TAG_enumerator)
  00018a:       DW_AT_name EXTI_Trigger_Rising
  00019e:       DW_AT_const_value indirect DW_FORM_data1 0x8
  0001a0:     20  = 0x28 (DW_TAG_enumerator)
  0001a1:       DW_AT_name EXTI_Trigger_Falling
  0001b6:       DW_AT_const_value indirect DW_FORM_data1 0xc
  0001b8:     20  = 0x28 (DW_TAG_enumerator)
  0001b9:       DW_AT_name EXTI_Trigger_Rising_Falling
  0001d5:       DW_AT_const_value indirect DW_FORM_data1 0x10
  0001d7:     0  null
  0001d8:   80  = 0x16 (DW_TAG_typedef)
  0001d9:     DW_AT_name EXTITrigger_TypeDef
  0001ed:     DW_AT_type indirect DW_FORM_ref2 0x185
  0001f0:     DW_AT_decl_file 0x1
  0001f1:     DW_AT_decl_line 0x47
  0001f2:     DW_AT_decl_column 0x2
  0001f3:   42  = 0x13 (DW_TAG_structure_type)
  0001f4:     DW_AT_sibling 0x246
  0001f6:     DW_AT_byte_size 0x8
  0001f7:     30  = 0xd (DW_TAG_member)
  0001f8:       DW_AT_name EXTI_Line
  000202:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000207:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00020a:     30  = 0xd (DW_TAG_member)
  00020b:       DW_AT_name EXTI_Mode
  000215:       DW_AT_type indirect DW_FORM_ref2 0x16d
  000218:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00021b:     30  = 0xd (DW_TAG_member)
  00021c:       DW_AT_name EXTI_Trigger
  000229:       DW_AT_type indirect DW_FORM_ref2 0x1d8
  00022c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  00022f:     30  = 0xd (DW_TAG_member)
  000230:       DW_AT_name EXTI_LineCmd
  00023d:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000242:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000245:     0  null
  000246:   80  = 0x16 (DW_TAG_typedef)
  000247:     DW_AT_name EXTI_InitTypeDef
  000258:     DW_AT_type indirect DW_FORM_ref2 0x1f3
  00025b:     DW_AT_decl_file 0x1
  00025c:     DW_AT_decl_line 0x5d
  00025d:     DW_AT_decl_column 0x2
  00025e:   0  null
  00025f: 0  padding


** Section #203 '.rel.debug_info' (SHT_REL)
    Size   : 40 bytes (alignment 4)
    Symbol table #174 '.symtab'
    5 relocations applied to section #73 '.debug_info'


** Section #74 '__ARM_grp.stm32f4xx_flash.h.2_AJ4000_yj1J_JLaTze_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #75 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 8500 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_FLASH_H 
  00001a: include at line 38 - file 2
  00001d: end include
  00001e: line 74 define FLASH_Latency_0 ((uint8_t)0x0000)
  000042: line 75 define FLASH_Latency_1 ((uint8_t)0x0001)
  000066: line 76 define FLASH_Latency_2 ((uint8_t)0x0002)
  00008a: line 77 define FLASH_Latency_3 ((uint8_t)0x0003)
  0000ae: line 78 define FLASH_Latency_4 ((uint8_t)0x0004)
  0000d2: line 79 define FLASH_Latency_5 ((uint8_t)0x0005)
  0000f6: line 80 define FLASH_Latency_6 ((uint8_t)0x0006)
  00011a: line 81 define FLASH_Latency_7 ((uint8_t)0x0007)
  00013e: line 82 define FLASH_Latency_8 ((uint8_t)0x0008)
  000162: line 83 define FLASH_Latency_9 ((uint8_t)0x0009)
  000186: line 84 define FLASH_Latency_10 ((uint8_t)0x000A)
  0001ab: line 85 define FLASH_Latency_11 ((uint8_t)0x000B)
  0001d0: line 86 define FLASH_Latency_12 ((uint8_t)0x000C)
  0001f5: line 87 define FLASH_Latency_13 ((uint8_t)0x000D)
  00021a: line 88 define FLASH_Latency_14 ((uint8_t)0x000E)
  00023f: line 89 define FLASH_Latency_15 ((uint8_t)0x000F)
  000264: line 92 define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_Latency_0) || ((LATENCY) == FLASH_Latency_1) || ((LATENCY) == FLASH_Latency_2) || ((LATENCY) == FLASH_Latency_3) || ((LATENCY) == FLASH_Latency_4) || ((LATENCY) == FLASH_Latency_5) || ((LATENCY) == FLASH_Latency_6) || ((LATENCY) == FLASH_Latency_7) || ((LATENCY) == FLASH_Latency_8) || ((LATENCY) == FLASH_Latency_9) || ((LATENCY) == FLASH_Latency_10) || ((LATENCY) == FLASH_Latency_11) || ((LATENCY) == FLASH_Latency_12) || ((LATENCY) == FLASH_Latency_13) || ((LATENCY) == FLASH_Latency_14) || ((LATENCY) == FLASH_Latency_15))
  0004a5: line 115 define VoltageRange_1 ((uint8_t)0x00)
  0004c6: line 116 define VoltageRange_2 ((uint8_t)0x01)
  0004e7: line 117 define VoltageRange_3 ((uint8_t)0x02)
  000508: line 118 define VoltageRange_4 ((uint8_t)0x03)
  000529: line 120 define IS_VOLTAGERANGE(RANGE) (((RANGE) == VoltageRange_1) || ((RANGE) == VoltageRange_2) || ((RANGE) == VoltageRange_3) || ((RANGE) == VoltageRange_4))
  0005bd: line 131 define FLASH_Sector_0 ((uint16_t)0x0000)
  0005e2: line 132 define FLASH_Sector_1 ((uint16_t)0x0008)
  000607: line 133 define FLASH_Sector_2 ((uint16_t)0x0010)
  00062c: line 134 define FLASH_Sector_3 ((uint16_t)0x0018)
  000651: line 135 define FLASH_Sector_4 ((uint16_t)0x0020)
  000676: line 136 define FLASH_Sector_5 ((uint16_t)0x0028)
  00069b: line 137 define FLASH_Sector_6 ((uint16_t)0x0030)
  0006c0: line 138 define FLASH_Sector_7 ((uint16_t)0x0038)
  0006e5: line 139 define FLASH_Sector_8 ((uint16_t)0x0040)
  00070a: line 140 define FLASH_Sector_9 ((uint16_t)0x0048)
  00072f: line 141 define FLASH_Sector_10 ((uint16_t)0x0050)
  000755: line 142 define FLASH_Sector_11 ((uint16_t)0x0058)
  00077b: line 143 define FLASH_Sector_12 ((uint16_t)0x0080)
  0007a1: line 144 define FLASH_Sector_13 ((uint16_t)0x0088)
  0007c7: line 145 define FLASH_Sector_14 ((uint16_t)0x0090)
  0007ed: line 146 define FLASH_Sector_15 ((uint16_t)0x0098)
  000813: line 147 define FLASH_Sector_16 ((uint16_t)0x00A0)
  000839: line 148 define FLASH_Sector_17 ((uint16_t)0x00A8)
  00085f: line 149 define FLASH_Sector_18 ((uint16_t)0x00B0)
  000885: line 150 define FLASH_Sector_19 ((uint16_t)0x00B8)
  0008ab: line 151 define FLASH_Sector_20 ((uint16_t)0x00C0)
  0008d1: line 152 define FLASH_Sector_21 ((uint16_t)0x00C8)
  0008f7: line 153 define FLASH_Sector_22 ((uint16_t)0x00D0)
  00091d: line 154 define FLASH_Sector_23 ((uint16_t)0x00D8)
  000943: line 156 define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_Sector_0) || ((SECTOR) == FLASH_Sector_1) || ((SECTOR) == FLASH_Sector_2) || ((SECTOR) == FLASH_Sector_3) || ((SECTOR) == FLASH_Sector_4) || ((SECTOR) == FLASH_Sector_5) || ((SECTOR) == FLASH_Sector_6) || ((SECTOR) == FLASH_Sector_7) || ((SECTOR) == FLASH_Sector_8) || ((SECTOR) == FLASH_Sector_9) || ((SECTOR) == FLASH_Sector_10) || ((SECTOR) == FLASH_Sector_11) || ((SECTOR) == FLASH_Sector_12) || ((SECTOR) == FLASH_Sector_13) || ((SECTOR) == FLASH_Sector_14) || ((SECTOR) == FLASH_Sector_15) || ((SECTOR) == FLASH_Sector_16) || ((SECTOR) == FLASH_Sector_17) || ((SECTOR) == FLASH_Sector_18) || ((SECTOR) == FLASH_Sector_19) || ((SECTOR) == FLASH_Sector_20) || ((SECTOR) == FLASH_Sector_21) || ((SECTOR) == FLASH_Sector_22) || ((SECTOR) == FLASH_Sector_23))
  000c6b: line 175 define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x080FFFFF)) || (((ADDRESS) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))
  000cff: line 205 define OB_WRP_Sector_0 ((uint32_t)0x00000001)
  000d29: line 206 define OB_WRP_Sector_1 ((uint32_t)0x00000002)
  000d53: line 207 define OB_WRP_Sector_2 ((uint32_t)0x00000004)
  000d7d: line 208 define OB_WRP_Sector_3 ((uint32_t)0x00000008)
  000da7: line 209 define OB_WRP_Sector_4 ((uint32_t)0x00000010)
  000dd1: line 210 define OB_WRP_Sector_5 ((uint32_t)0x00000020)
  000dfb: line 211 define OB_WRP_Sector_6 ((uint32_t)0x00000040)
  000e25: line 212 define OB_WRP_Sector_7 ((uint32_t)0x00000080)
  000e4f: line 213 define OB_WRP_Sector_8 ((uint32_t)0x00000100)
  000e79: line 214 define OB_WRP_Sector_9 ((uint32_t)0x00000200)
  000ea3: line 215 define OB_WRP_Sector_10 ((uint32_t)0x00000400)
  000ece: line 216 define OB_WRP_Sector_11 ((uint32_t)0x00000800)
  000ef9: line 217 define OB_WRP_Sector_12 ((uint32_t)0x00000001)
  000f24: line 218 define OB_WRP_Sector_13 ((uint32_t)0x00000002)
  000f4f: line 219 define OB_WRP_Sector_14 ((uint32_t)0x00000004)
  000f7a: line 220 define OB_WRP_Sector_15 ((uint32_t)0x00000008)
  000fa5: line 221 define OB_WRP_Sector_16 ((uint32_t)0x00000010)
  000fd0: line 222 define OB_WRP_Sector_17 ((uint32_t)0x00000020)
  000ffb: line 223 define OB_WRP_Sector_18 ((uint32_t)0x00000040)
  001026: line 224 define OB_WRP_Sector_19 ((uint32_t)0x00000080)
  001051: line 225 define OB_WRP_Sector_20 ((uint32_t)0x00000100)
  00107c: line 226 define OB_WRP_Sector_21 ((uint32_t)0x00000200)
  0010a7: line 227 define OB_WRP_Sector_22 ((uint32_t)0x00000400)
  0010d2: line 228 define OB_WRP_Sector_23 ((uint32_t)0x00000800)
  0010fd: line 229 define OB_WRP_Sector_All ((uint32_t)0x00000FFF)
  001129: line 231 define IS_OB_WRP(SECTOR) ((((SECTOR) & (uint32_t)0xFFFFF000) == 0x00000000) && ((SECTOR) != 0x00000000))
  00118e: line 239 define OB_PcROP_Disable ((uint8_t)0x00)
  0011b2: line 240 define OB_PcROP_Enable ((uint8_t)0x80)
  0011d5: line 241 define IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PcROP_Disable) || ((PCROP) == OB_PcROP_Enable))
  001232: line 249 define OB_PCROP_Sector_0 ((uint32_t)0x00000001)
  00125e: line 250 define OB_PCROP_Sector_1 ((uint32_t)0x00000002)
  00128a: line 251 define OB_PCROP_Sector_2 ((uint32_t)0x00000004)
  0012b6: line 252 define OB_PCROP_Sector_3 ((uint32_t)0x00000008)
  0012e2: line 253 define OB_PCROP_Sector_4 ((uint32_t)0x00000010)
  00130e: line 254 define OB_PCROP_Sector_5 ((uint32_t)0x00000020)
  00133a: line 255 define OB_PCROP_Sector_6 ((uint32_t)0x00000040)
  001366: line 256 define OB_PCROP_Sector_7 ((uint32_t)0x00000080)
  001392: line 257 define OB_PCROP_Sector_8 ((uint32_t)0x00000100)
  0013be: line 258 define OB_PCROP_Sector_9 ((uint32_t)0x00000200)
  0013ea: line 259 define OB_PCROP_Sector_10 ((uint32_t)0x00000400)
  001417: line 260 define OB_PCROP_Sector_11 ((uint32_t)0x00000800)
  001444: line 261 define OB_PCROP_Sector_12 ((uint32_t)0x00000001)
  001471: line 262 define OB_PCROP_Sector_13 ((uint32_t)0x00000002)
  00149e: line 263 define OB_PCROP_Sector_14 ((uint32_t)0x00000004)
  0014cb: line 264 define OB_PCROP_Sector_15 ((uint32_t)0x00000008)
  0014f8: line 265 define OB_PCROP_Sector_16 ((uint32_t)0x00000010)
  001525: line 266 define OB_PCROP_Sector_17 ((uint32_t)0x00000020)
  001552: line 267 define OB_PCROP_Sector_18 ((uint32_t)0x00000040)
  00157f: line 268 define OB_PCROP_Sector_19 ((uint32_t)0x00000080)
  0015ac: line 269 define OB_PCROP_Sector_20 ((uint32_t)0x00000100)
  0015d9: line 270 define OB_PCROP_Sector_21 ((uint32_t)0x00000200)
  001606: line 271 define OB_PCROP_Sector_22 ((uint32_t)0x00000400)
  001633: line 272 define OB_PCROP_Sector_23 ((uint32_t)0x00000800)
  001660: line 273 define OB_PCROP_Sector_All ((uint32_t)0x00000FFF)
  00168e: line 275 define IS_OB_PCROP(SECTOR) ((((SECTOR) & (uint32_t)0xFFFFF000) == 0x00000000) && ((SECTOR) != 0x00000000))
  0016f5: line 283 define OB_RDP_Level_0 ((uint8_t)0xAA)
  001717: line 284 define OB_RDP_Level_1 ((uint8_t)0x55)
  001739: line 287 define IS_OB_RDP(LEVEL) (((LEVEL) == OB_RDP_Level_0)|| ((LEVEL) == OB_RDP_Level_1))
  001789: line 297 define OB_IWDG_SW ((uint8_t)0x20)
  0017a7: line 298 define OB_IWDG_HW ((uint8_t)0x00)
  0017c5: line 299 define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
  001819: line 307 define OB_STOP_NoRST ((uint8_t)0x40)
  00183a: line 308 define OB_STOP_RST ((uint8_t)0x00)
  001859: line 309 define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NoRST) || ((SOURCE) == OB_STOP_RST))
  0018b1: line 318 define OB_STDBY_NoRST ((uint8_t)0x80)
  0018d3: line 319 define OB_STDBY_RST ((uint8_t)0x00)
  0018f3: line 320 define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NoRST) || ((SOURCE) == OB_STDBY_RST))
  00194e: line 328 define OB_BOR_LEVEL3 ((uint8_t)0x00)
  00196f: line 329 define OB_BOR_LEVEL2 ((uint8_t)0x04)
  001990: line 330 define OB_BOR_LEVEL1 ((uint8_t)0x08)
  0019b1: line 331 define OB_BOR_OFF ((uint8_t)0x0C)
  0019cf: line 332 define IS_OB_BOR(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))
  001a57: line 341 define OB_Dual_BootEnabled ((uint8_t)0x10)
  001a7e: line 342 define OB_Dual_BootDisabled ((uint8_t)0x00)
  001aa6: line 343 define IS_OB_BOOT(BOOT) (((BOOT) == OB_Dual_BootEnabled) || ((BOOT) == OB_Dual_BootDisabled))
  001b00: line 351 define FLASH_IT_EOP ((uint32_t)0x01000000)
  001b27: line 352 define FLASH_IT_ERR ((uint32_t)0x02000000)
  001b4e: line 353 define IS_FLASH_IT(IT) ((((IT) & (uint32_t)0xFCFFFFFF) == 0x00000000) && ((IT) != 0x00000000))
  001ba9: line 361 define FLASH_FLAG_EOP ((uint32_t)0x00000001)
  001bd2: line 362 define FLASH_FLAG_OPERR ((uint32_t)0x00000002)
  001bfd: line 363 define FLASH_FLAG_WRPERR ((uint32_t)0x00000010)
  001c29: line 364 define FLASH_FLAG_PGAERR ((uint32_t)0x00000020)
  001c55: line 365 define FLASH_FLAG_PGPERR ((uint32_t)0x00000040)
  001c81: line 366 define FLASH_FLAG_PGSERR ((uint32_t)0x00000080)
  001cad: line 367 define FLASH_FLAG_RDERR ((uint32_t)0x00000100)
  001cd8: line 368 define FLASH_FLAG_BSY ((uint32_t)0x00010000)
  001d01: line 369 define IS_FLASH_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFE0C) == 0x00000000) && ((FLAG) != 0x00000000))
  001d6a: line 370 define IS_FLASH_GET_FLAG(FLAG) (((FLAG) == FLASH_FLAG_EOP) || ((FLAG) == FLASH_FLAG_OPERR) || ((FLAG) == FLASH_FLAG_WRPERR) || ((FLAG) == FLASH_FLAG_PGAERR) || ((FLAG) == FLASH_FLAG_PGPERR) || ((FLAG) == FLASH_FLAG_PGSERR) || ((FLAG) == FLASH_FLAG_BSY) || ((FLAG) == FLASH_FLAG_RDERR))
  001e84: line 381 define FLASH_PSIZE_BYTE ((uint32_t)0x00000000)
  001eaf: line 382 define FLASH_PSIZE_HALF_WORD ((uint32_t)0x00000100)
  001edf: line 383 define FLASH_PSIZE_WORD ((uint32_t)0x00000200)
  001f0a: line 384 define FLASH_PSIZE_DOUBLE_WORD ((uint32_t)0x00000300)
  001f3c: line 385 define CR_PSIZE_MASK ((uint32_t)0xFFFFFCFF)
  001f64: line 393 define RDP_KEY ((uint16_t)0x00A5)
  001f82: line 394 define FLASH_KEY1 ((uint32_t)0x45670123)
  001fa7: line 395 define FLASH_KEY2 ((uint32_t)0xCDEF89AB)
  001fcc: line 396 define FLASH_OPT_KEY1 ((uint32_t)0x08192A3B)
  001ff5: line 397 define FLASH_OPT_KEY2 ((uint32_t)0x4C5D6E7F)
  00201e: line 405 define ACR_BYTE0_ADDRESS ((uint32_t)0x40023C00)
  00204a: line 409 define OPTCR_BYTE0_ADDRESS ((uint32_t)0x40023C14)
  002078: line 413 define OPTCR_BYTE1_ADDRESS ((uint32_t)0x40023C15)
  0020a6: line 417 define OPTCR_BYTE2_ADDRESS ((uint32_t)0x40023C16)
  0020d4: line 421 define OPTCR_BYTE3_ADDRESS ((uint32_t)0x40023C17)
  002102: line 426 define OPTCR1_BYTE2_ADDRESS ((uint32_t)0x40023C1A)
  002131: end include
  002132: end of translation unit


** Section #76 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 154
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_flash.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 66 6c 61 73 68 2e 68 00 01 00 00
  000094:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a3:  file ""                      : 00
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_flash.h:1.0 [


** Section #77 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 520 bytes

  000000: Header:
    size 0x204 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_flash.h
  00004d:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000094:   DW_AT_language DW_LANG_C89
  000096:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000137:   DW_AT_macro_info 0x0
  00013b:   DW_AT_stmt_list 0x0
  00013f:   19  = 0x4 (DW_TAG_enumeration_type)
  000140:     DW_AT_sibling 0x1f2
  000142:     DW_AT_byte_size 0x1
  000143:     20  = 0x28 (DW_TAG_enumerator)
  000144:       DW_AT_name FLASH_BUSY
  00014f:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000151:     20  = 0x28 (DW_TAG_enumerator)
  000152:       DW_AT_name FLASH_ERROR_RD
  000161:       DW_AT_const_value indirect DW_FORM_data1 0x2
  000163:     20  = 0x28 (DW_TAG_enumerator)
  000164:       DW_AT_name FLASH_ERROR_PGS
  000174:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000176:     20  = 0x28 (DW_TAG_enumerator)
  000177:       DW_AT_name FLASH_ERROR_PGP
  000187:       DW_AT_const_value indirect DW_FORM_data1 0x4
  000189:     20  = 0x28 (DW_TAG_enumerator)
  00018a:       DW_AT_name FLASH_ERROR_PGA
  00019a:       DW_AT_const_value indirect DW_FORM_data1 0x5
  00019c:     20  = 0x28 (DW_TAG_enumerator)
  00019d:       DW_AT_name FLASH_ERROR_WRP
  0001ad:       DW_AT_const_value indirect DW_FORM_data1 0x6
  0001af:     20  = 0x28 (DW_TAG_enumerator)
  0001b0:       DW_AT_name FLASH_ERROR_PROGRAM
  0001c4:       DW_AT_const_value indirect DW_FORM_data1 0x7
  0001c6:     20  = 0x28 (DW_TAG_enumerator)
  0001c7:       DW_AT_name FLASH_ERROR_OPERATION
  0001dd:       DW_AT_const_value indirect DW_FORM_data1 0x8
  0001df:     20  = 0x28 (DW_TAG_enumerator)
  0001e0:       DW_AT_name FLASH_COMPLETE
  0001ef:       DW_AT_const_value indirect DW_FORM_data1 0x9
  0001f1:     0  null
  0001f2:   80  = 0x16 (DW_TAG_typedef)
  0001f3:     DW_AT_name FLASH_Status
  000200:     DW_AT_type indirect DW_FORM_ref2 0x13f
  000203:     DW_AT_decl_file 0x1
  000204:     DW_AT_decl_line 0x3f
  000205:     DW_AT_decl_column 0x2
  000206:   0  null
  000207: 0  padding


** Section #204 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #77 '.debug_info'


** Section #78 '__ARM_grp.stm32f4xx_gpio.h.2_Ms4000_N5ZfUS8K9u6_700000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #79 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6276 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_GPIO_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 50 define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) || ((PERIPH) == GPIOB) || ((PERIPH) == GPIOC) || ((PERIPH) == GPIOD) || ((PERIPH) == GPIOE) || ((PERIPH) == GPIOF) || ((PERIPH) == GPIOG) || ((PERIPH) == GPIOH) || ((PERIPH) == GPIOI) || ((PERIPH) == GPIOJ) || ((PERIPH) == GPIOK))
  000136: line 72 define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN) || ((MODE) == GPIO_Mode_OUT) || ((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
  0001ba: line 83 define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
  00020c: line 98 define GPIO_Speed_2MHz GPIO_Low_Speed
  00022d: line 99 define GPIO_Speed_25MHz GPIO_Medium_Speed
  000252: line 100 define GPIO_Speed_50MHz GPIO_Fast_Speed
  000275: line 101 define GPIO_Speed_100MHz GPIO_High_Speed
  000299: line 103 define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Low_Speed) || ((SPEED) == GPIO_Medium_Speed) || ((SPEED) == GPIO_Fast_Speed)|| ((SPEED) == GPIO_High_Speed))
  00032f: line 115 define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PuPd_NOPULL) || ((PUPD) == GPIO_PuPd_UP) || ((PUPD) == GPIO_PuPd_DOWN))
  00039d: line 126 define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
  0003ed: line 159 define GPIO_Pin_0 ((uint16_t)0x0001)
  00040e: line 160 define GPIO_Pin_1 ((uint16_t)0x0002)
  00042f: line 161 define GPIO_Pin_2 ((uint16_t)0x0004)
  000450: line 162 define GPIO_Pin_3 ((uint16_t)0x0008)
  000471: line 163 define GPIO_Pin_4 ((uint16_t)0x0010)
  000492: line 164 define GPIO_Pin_5 ((uint16_t)0x0020)
  0004b3: line 165 define GPIO_Pin_6 ((uint16_t)0x0040)
  0004d4: line 166 define GPIO_Pin_7 ((uint16_t)0x0080)
  0004f5: line 167 define GPIO_Pin_8 ((uint16_t)0x0100)
  000516: line 168 define GPIO_Pin_9 ((uint16_t)0x0200)
  000537: line 169 define GPIO_Pin_10 ((uint16_t)0x0400)
  000559: line 170 define GPIO_Pin_11 ((uint16_t)0x0800)
  00057b: line 171 define GPIO_Pin_12 ((uint16_t)0x1000)
  00059d: line 172 define GPIO_Pin_13 ((uint16_t)0x2000)
  0005bf: line 173 define GPIO_Pin_14 ((uint16_t)0x4000)
  0005e1: line 174 define GPIO_Pin_15 ((uint16_t)0x8000)
  000603: line 175 define GPIO_Pin_All ((uint16_t)0xFFFF)
  000626: line 177 define GPIO_PIN_MASK ((uint32_t)0x0000FFFF)
  00064e: line 178 define IS_GPIO_PIN(PIN) (((PIN) & GPIO_PIN_MASK ) != (uint32_t)0x00)
  00068f: line 179 define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || ((PIN) == GPIO_Pin_1) || ((PIN) == GPIO_Pin_2) || ((PIN) == GPIO_Pin_3) || ((PIN) == GPIO_Pin_4) || ((PIN) == GPIO_Pin_5) || ((PIN) == GPIO_Pin_6) || ((PIN) == GPIO_Pin_7) || ((PIN) == GPIO_Pin_8) || ((PIN) == GPIO_Pin_9) || ((PIN) == GPIO_Pin_10) || ((PIN) == GPIO_Pin_11) || ((PIN) == GPIO_Pin_12) || ((PIN) == GPIO_Pin_13) || ((PIN) == GPIO_Pin_14) || ((PIN) == GPIO_Pin_15))
  00083c: line 203 define GPIO_PinSource0 ((uint8_t)0x00)
  00085f: line 204 define GPIO_PinSource1 ((uint8_t)0x01)
  000882: line 205 define GPIO_PinSource2 ((uint8_t)0x02)
  0008a5: line 206 define GPIO_PinSource3 ((uint8_t)0x03)
  0008c8: line 207 define GPIO_PinSource4 ((uint8_t)0x04)
  0008eb: line 208 define GPIO_PinSource5 ((uint8_t)0x05)
  00090e: line 209 define GPIO_PinSource6 ((uint8_t)0x06)
  000931: line 210 define GPIO_PinSource7 ((uint8_t)0x07)
  000954: line 211 define GPIO_PinSource8 ((uint8_t)0x08)
  000977: line 212 define GPIO_PinSource9 ((uint8_t)0x09)
  00099a: line 213 define GPIO_PinSource10 ((uint8_t)0x0A)
  0009be: line 214 define GPIO_PinSource11 ((uint8_t)0x0B)
  0009e2: line 215 define GPIO_PinSource12 ((uint8_t)0x0C)
  000a06: line 216 define GPIO_PinSource13 ((uint8_t)0x0D)
  000a2a: line 217 define GPIO_PinSource14 ((uint8_t)0x0E)
  000a4e: line 218 define GPIO_PinSource15 ((uint8_t)0x0F)
  000a72: line 220 define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) || ((PINSOURCE) == GPIO_PinSource1) || ((PINSOURCE) == GPIO_PinSource2) || ((PINSOURCE) == GPIO_PinSource3) || ((PINSOURCE) == GPIO_PinSource4) || ((PINSOURCE) == GPIO_PinSource5) || ((PINSOURCE) == GPIO_PinSource6) || ((PINSOURCE) == GPIO_PinSource7) || ((PINSOURCE) == GPIO_PinSource8) || ((PINSOURCE) == GPIO_PinSource9) || ((PINSOURCE) == GPIO_PinSource10) || ((PINSOURCE) == GPIO_PinSource11) || ((PINSOURCE) == GPIO_PinSource12) || ((PINSOURCE) == GPIO_PinSource13) || ((PINSOURCE) == GPIO_PinSource14) || ((PINSOURCE) == GPIO_PinSource15))
  000cd8: line 246 define GPIO_AF_RTC_50Hz ((uint8_t)0x00)
  000cfc: line 247 define GPIO_AF_MCO ((uint8_t)0x00)
  000d1b: line 248 define GPIO_AF_TAMPER ((uint8_t)0x00)
  000d3d: line 249 define GPIO_AF_SWJ ((uint8_t)0x00)
  000d5c: line 250 define GPIO_AF_TRACE ((uint8_t)0x00)
  000d7d: line 258 define GPIO_AF_TIM1 ((uint8_t)0x01)
  000d9d: line 259 define GPIO_AF_TIM2 ((uint8_t)0x01)
  000dbd: line 266 define GPIO_AF_TIM3 ((uint8_t)0x02)
  000ddd: line 267 define GPIO_AF_TIM4 ((uint8_t)0x02)
  000dfd: line 268 define GPIO_AF_TIM5 ((uint8_t)0x02)
  000e1d: line 273 define GPIO_AF_TIM8 ((uint8_t)0x03)
  000e3d: line 274 define GPIO_AF_TIM9 ((uint8_t)0x03)
  000e5d: line 275 define GPIO_AF_TIM10 ((uint8_t)0x03)
  000e7e: line 276 define GPIO_AF_TIM11 ((uint8_t)0x03)
  000e9f: line 286 define GPIO_AF_I2C1 ((uint8_t)0x04)
  000ebf: line 287 define GPIO_AF_I2C2 ((uint8_t)0x04)
  000edf: line 288 define GPIO_AF_I2C3 ((uint8_t)0x04)
  000eff: line 299 define GPIO_AF_SPI1 ((uint8_t)0x05)
  000f1f: line 300 define GPIO_AF_SPI2 ((uint8_t)0x05)
  000f3f: line 301 define GPIO_AF5_SPI3 ((uint8_t)0x05)
  000f60: line 302 define GPIO_AF_SPI4 ((uint8_t)0x05)
  000f80: line 303 define GPIO_AF_SPI5 ((uint8_t)0x05)
  000fa0: line 304 define GPIO_AF_SPI6 ((uint8_t)0x05)
  000fc0: line 309 define GPIO_AF_SPI3 ((uint8_t)0x06)
  000fe0: line 310 define GPIO_AF6_SPI1 ((uint8_t)0x06)
  001001: line 311 define GPIO_AF6_SPI2 ((uint8_t)0x06)
  001022: line 312 define GPIO_AF6_SPI4 ((uint8_t)0x06)
  001043: line 313 define GPIO_AF6_SPI5 ((uint8_t)0x06)
  001064: line 314 define GPIO_AF_SAI1 ((uint8_t)0x06)
  001084: line 315 define GPIO_AF_I2S2ext ((uint8_t)0x06)
  0010a7: line 326 define GPIO_AF_USART1 ((uint8_t)0x07)
  0010c9: line 327 define GPIO_AF_USART2 ((uint8_t)0x07)
  0010eb: line 328 define GPIO_AF_USART3 ((uint8_t)0x07)
  00110d: line 329 define GPIO_AF7_SPI3 ((uint8_t)0x07)
  00112e: line 338 define GPIO_AF_I2S3ext GPIO_AF7_SPI3
  00114f: line 343 define GPIO_AF_UART4 ((uint8_t)0x08)
  001170: line 344 define GPIO_AF_UART5 ((uint8_t)0x08)
  001191: line 345 define GPIO_AF_USART6 ((uint8_t)0x08)
  0011b3: line 346 define GPIO_AF_UART7 ((uint8_t)0x08)
  0011d4: line 347 define GPIO_AF_UART8 ((uint8_t)0x08)
  0011f5: line 361 define GPIO_AF_CAN1 ((uint8_t)0x09)
  001215: line 362 define GPIO_AF_CAN2 ((uint8_t)0x09)
  001235: line 363 define GPIO_AF_TIM12 ((uint8_t)0x09)
  001256: line 364 define GPIO_AF_TIM13 ((uint8_t)0x09)
  001277: line 365 define GPIO_AF_TIM14 ((uint8_t)0x09)
  001298: line 366 define GPIO_AF9_I2C2 ((uint8_t)0x09)
  0012b9: line 367 define GPIO_AF9_I2C3 ((uint8_t)0x09)
  0012da: line 371 define GPIO_AF9_LTDC ((uint8_t)0x09)
  0012fb: line 382 define GPIO_AF_OTG_FS ((uint8_t)0xA)
  00131c: line 383 define GPIO_AF_OTG_HS ((uint8_t)0xA)
  00133d: line 401 define GPIO_AF_ETH ((uint8_t)0x0B)
  00135c: line 414 define GPIO_AF_FSMC ((uint8_t)0xC)
  00137b: line 421 define GPIO_AF_OTG_HS_FS ((uint8_t)0xC)
  00139f: line 422 define GPIO_AF_SDIO ((uint8_t)0xC)
  0013be: line 427 define GPIO_AF_DCMI ((uint8_t)0x0D)
  0013de: line 434 define GPIO_AF_LTDC ((uint8_t)0x0E)
  0013fe: line 442 define GPIO_AF_EVENTOUT ((uint8_t)0x0F)
  001422: line 445 define IS_GPIO_AF(AF) (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14) || ((AF) == GPIO_AF_MCO) || ((AF) == GPIO_AF_TAMPER) || ((AF) == GPIO_AF_SWJ) || ((AF) == GPIO_AF_TRACE) || ((AF) == GPIO_AF_TIM1) || ((AF) == GPIO_AF_TIM2) || ((AF) == GPIO_AF_TIM3) || ((AF) == GPIO_AF_TIM4) || ((AF) == GPIO_AF_TIM5) || ((AF) == GPIO_AF_TIM8) || ((AF) == GPIO_AF_I2C1) || ((AF) == GPIO_AF_I2C2) || ((AF) == GPIO_AF_I2C3) || ((AF) == GPIO_AF_SPI1) || ((AF) == GPIO_AF_SPI2) || ((AF) == GPIO_AF_TIM13) || ((AF) == GPIO_AF_SPI3) || ((AF) == GPIO_AF_TIM14) || ((AF) == GPIO_AF_USART1) || ((AF) == GPIO_AF_USART2) || ((AF) == GPIO_AF_USART3) || ((AF) == GPIO_AF_UART4) || ((AF) == GPIO_AF_UART5) || ((AF) == GPIO_AF_USART6) || ((AF) == GPIO_AF_CAN1) || ((AF) == GPIO_AF_CAN2) || ((AF) == GPIO_AF_OTG_FS) || ((AF) == GPIO_AF_OTG_HS) || ((AF) == GPIO_AF_ETH) || ((AF) == GPIO_AF_OTG_HS_FS) || ((AF) == GPIO_AF_SDIO) || ((AF) == GPIO_AF_DCMI) || ((AF) == GPIO_AF_EVENTOUT) || ((AF) == GPIO_AF_FSMC))
  0017f9: line 539 define GPIO_Mode_AIN GPIO_Mode_AN
  001817: line 541 define GPIO_AF_OTG1_FS GPIO_AF_OTG_FS
  001839: line 542 define GPIO_AF_OTG2_HS GPIO_AF_OTG_HS
  00185b: line 543 define GPIO_AF_OTG2_FS GPIO_AF_OTG_HS_FS
  001880: end include
  001881: end of translation unit


** Section #80 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_gpio.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 67 70 69 6f 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_gpio.h:1.0


** Section #81 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 832 bytes

  000000: Header:
    size 0x33c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_gpio.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   19  = 0x4 (DW_TAG_enumeration_type)
  00013f:     DW_AT_sibling 0x184
  000141:     DW_AT_byte_size 0x1
  000142:     20  = 0x28 (DW_TAG_enumerator)
  000143:       DW_AT_name GPIO_Mode_IN
  000150:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000152:     20  = 0x28 (DW_TAG_enumerator)
  000153:       DW_AT_name GPIO_Mode_OUT
  000161:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000163:     20  = 0x28 (DW_TAG_enumerator)
  000164:       DW_AT_name GPIO_Mode_AF
  000171:       DW_AT_const_value indirect DW_FORM_data1 0x2
  000173:     20  = 0x28 (DW_TAG_enumerator)
  000174:       DW_AT_name GPIO_Mode_AN
  000181:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000183:     0  null
  000184:   80  = 0x16 (DW_TAG_typedef)
  000185:     DW_AT_name GPIOMode_TypeDef
  000196:     DW_AT_type indirect DW_FORM_ref2 0x13e
  000199:     DW_AT_decl_file 0x1
  00019a:     DW_AT_decl_line 0x47
  00019b:     DW_AT_decl_column 0x2
  00019c:   19  = 0x4 (DW_TAG_enumeration_type)
  00019d:     DW_AT_sibling 0x1c3
  00019f:     DW_AT_byte_size 0x1
  0001a0:     20  = 0x28 (DW_TAG_enumerator)
  0001a1:       DW_AT_name GPIO_OType_PP
  0001af:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0001b1:     20  = 0x28 (DW_TAG_enumerator)
  0001b2:       DW_AT_name GPIO_OType_OD
  0001c0:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0001c2:     0  null
  0001c3:   80  = 0x16 (DW_TAG_typedef)
  0001c4:     DW_AT_name GPIOOType_TypeDef
  0001d6:     DW_AT_type indirect DW_FORM_ref2 0x19c
  0001d9:     DW_AT_decl_file 0x1
  0001da:     DW_AT_decl_line 0x52
  0001db:     DW_AT_decl_column 0x2
  0001dc:   19  = 0x4 (DW_TAG_enumeration_type)
  0001dd:     DW_AT_sibling 0x22e
  0001df:     DW_AT_byte_size 0x1
  0001e0:     20  = 0x28 (DW_TAG_enumerator)
  0001e1:       DW_AT_name GPIO_Low_Speed
  0001f0:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0001f2:     20  = 0x28 (DW_TAG_enumerator)
  0001f3:       DW_AT_name GPIO_Medium_Speed
  000205:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000207:     20  = 0x28 (DW_TAG_enumerator)
  000208:       DW_AT_name GPIO_Fast_Speed
  000218:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00021a:     20  = 0x28 (DW_TAG_enumerator)
  00021b:       DW_AT_name GPIO_High_Speed
  00022b:       DW_AT_const_value indirect DW_FORM_data1 0x3
  00022d:     0  null
  00022e:   80  = 0x16 (DW_TAG_typedef)
  00022f:     DW_AT_name GPIOSpeed_TypeDef
  000241:     DW_AT_type indirect DW_FORM_ref2 0x1dc
  000244:     DW_AT_decl_file 0x1
  000245:     DW_AT_decl_line 0x5f
  000246:     DW_AT_decl_column 0x2
  000247:   19  = 0x4 (DW_TAG_enumeration_type)
  000248:     DW_AT_sibling 0x282
  00024a:     DW_AT_byte_size 0x1
  00024b:     20  = 0x28 (DW_TAG_enumerator)
  00024c:       DW_AT_name GPIO_PuPd_NOPULL
  00025d:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00025f:     20  = 0x28 (DW_TAG_enumerator)
  000260:       DW_AT_name GPIO_PuPd_UP
  00026d:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00026f:     20  = 0x28 (DW_TAG_enumerator)
  000270:       DW_AT_name GPIO_PuPd_DOWN
  00027f:       DW_AT_const_value indirect DW_FORM_data1 0x2
  000281:     0  null
  000282:   80  = 0x16 (DW_TAG_typedef)
  000283:     DW_AT_name GPIOPuPd_TypeDef
  000294:     DW_AT_type indirect DW_FORM_ref2 0x247
  000297:     DW_AT_decl_file 0x1
  000298:     DW_AT_decl_line 0x72
  000299:     DW_AT_decl_column 0x2
  00029a:   19  = 0x4 (DW_TAG_enumeration_type)
  00029b:     DW_AT_sibling 0x2b7
  00029d:     DW_AT_byte_size 0x1
  00029e:     20  = 0x28 (DW_TAG_enumerator)
  00029f:       DW_AT_name Bit_RESET
  0002a9:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0002ab:     20  = 0x28 (DW_TAG_enumerator)
  0002ac:       DW_AT_name Bit_SET
  0002b4:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0002b6:     0  null
  0002b7:   80  = 0x16 (DW_TAG_typedef)
  0002b8:     DW_AT_name BitAction
  0002c2:     DW_AT_type indirect DW_FORM_ref2 0x29a
  0002c5:     DW_AT_decl_file 0x1
  0002c6:     DW_AT_decl_line 0x7d
  0002c7:     DW_AT_decl_column 0x2
  0002c8:   42  = 0x13 (DW_TAG_structure_type)
  0002c9:     DW_AT_sibling 0x325
  0002cb:     DW_AT_byte_size 0x8
  0002cc:     30  = 0xd (DW_TAG_member)
  0002cd:       DW_AT_name GPIO_Pin
  0002d6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002de:     30  = 0xd (DW_TAG_member)
  0002df:       DW_AT_name GPIO_Mode
  0002e9:       DW_AT_type indirect DW_FORM_ref2 0x184
  0002ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002ef:     30  = 0xd (DW_TAG_member)
  0002f0:       DW_AT_name GPIO_Speed
  0002fb:       DW_AT_type indirect DW_FORM_ref2 0x22e
  0002fe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  000301:     30  = 0xd (DW_TAG_member)
  000302:       DW_AT_name GPIO_OType
  00030d:       DW_AT_type indirect DW_FORM_ref2 0x1c3
  000310:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000313:     30  = 0xd (DW_TAG_member)
  000314:       DW_AT_name GPIO_PuPd
  00031e:       DW_AT_type indirect DW_FORM_ref2 0x282
  000321:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 7 }
  000324:     0  null
  000325:   80  = 0x16 (DW_TAG_typedef)
  000326:     DW_AT_name GPIO_InitTypeDef
  000337:     DW_AT_type indirect DW_FORM_ref2 0x2c8
  00033a:     DW_AT_decl_file 0x1
  00033b:     DW_AT_decl_line 0x94
  00033d:     DW_AT_decl_column 0x2
  00033e:   0  null
  00033f: 0  padding


** Section #205 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #174 '.symtab'
    4 relocations applied to section #81 '.debug_info'


** Section #82 '__ARM_grp.stm32f4xx_i2c.h.2_U$4000_5ZNeN153bqa_c00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #83 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7572 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_I2C_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 81 define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) || ((PERIPH) == I2C2) || ((PERIPH) == I2C3))
  000079: line 88 define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000F)
  0000b2: line 98 define I2C_Mode_I2C ((uint16_t)0x0000)
  0000d4: line 99 define I2C_Mode_SMBusDevice ((uint16_t)0x0002)
  0000fe: line 100 define I2C_Mode_SMBusHost ((uint16_t)0x000A)
  000126: line 101 define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || ((MODE) == I2C_Mode_SMBusDevice) || ((MODE) == I2C_Mode_SMBusHost))
  00019b: line 112 define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
  0001c3: line 113 define I2C_DutyCycle_2 ((uint16_t)0xBFFF)
  0001e8: line 114 define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || ((CYCLE) == I2C_DutyCycle_2))
  000245: line 124 define I2C_Ack_Enable ((uint16_t)0x0400)
  000269: line 125 define I2C_Ack_Disable ((uint16_t)0x0000)
  00028e: line 126 define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || ((STATE) == I2C_Ack_Disable))
  0002e6: line 136 define I2C_Direction_Transmitter ((uint8_t)0x00)
  000313: line 137 define I2C_Direction_Receiver ((uint8_t)0x01)
  00033d: line 138 define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || ((DIRECTION) == I2C_Direction_Receiver))
  0003b4: line 148 define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)
  0003e7: line 149 define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)
  00041b: line 150 define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
  0004a0: line 160 define I2C_Register_CR1 ((uint8_t)0x00)
  0004c4: line 161 define I2C_Register_CR2 ((uint8_t)0x04)
  0004e8: line 162 define I2C_Register_OAR1 ((uint8_t)0x08)
  00050d: line 163 define I2C_Register_OAR2 ((uint8_t)0x0C)
  000532: line 164 define I2C_Register_DR ((uint8_t)0x10)
  000555: line 165 define I2C_Register_SR1 ((uint8_t)0x14)
  000579: line 166 define I2C_Register_SR2 ((uint8_t)0x18)
  00059d: line 167 define I2C_Register_CCR ((uint8_t)0x1C)
  0005c1: line 168 define I2C_Register_TRISE ((uint8_t)0x20)
  0005e7: line 169 define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || ((REGISTER) == I2C_Register_CR2) || ((REGISTER) == I2C_Register_OAR1) || ((REGISTER) == I2C_Register_OAR2) || ((REGISTER) == I2C_Register_DR) || ((REGISTER) == I2C_Register_SR1) || ((REGISTER) == I2C_Register_SR2) || ((REGISTER) == I2C_Register_CCR) || ((REGISTER) == I2C_Register_TRISE))
  00074a: line 186 define I2C_NACKPosition_Next ((uint16_t)0x0800)
  000776: line 187 define I2C_NACKPosition_Current ((uint16_t)0xF7FF)
  0007a5: line 188 define IS_I2C_NACK_POSITION(POSITION) (((POSITION) == I2C_NACKPosition_Next) || ((POSITION) == I2C_NACKPosition_Current))
  00081b: line 198 define I2C_SMBusAlert_Low ((uint16_t)0x2000)
  000844: line 199 define I2C_SMBusAlert_High ((uint16_t)0xDFFF)
  00086e: line 200 define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || ((ALERT) == I2C_SMBusAlert_High))
  0008d1: line 210 define I2C_PECPosition_Next ((uint16_t)0x0800)
  0008fc: line 211 define I2C_PECPosition_Current ((uint16_t)0xF7FF)
  00092a: line 212 define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || ((POSITION) == I2C_PECPosition_Current))
  00099d: line 222 define I2C_IT_BUF ((uint16_t)0x0400)
  0009be: line 223 define I2C_IT_EVT ((uint16_t)0x0200)
  0009df: line 224 define I2C_IT_ERR ((uint16_t)0x0100)
  000a00: line 225 define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00))
  000a50: line 234 define I2C_IT_SMBALERT ((uint32_t)0x01008000)
  000a7a: line 235 define I2C_IT_TIMEOUT ((uint32_t)0x01004000)
  000aa3: line 236 define I2C_IT_PECERR ((uint32_t)0x01001000)
  000acb: line 237 define I2C_IT_OVR ((uint32_t)0x01000800)
  000af0: line 238 define I2C_IT_AF ((uint32_t)0x01000400)
  000b14: line 239 define I2C_IT_ARLO ((uint32_t)0x01000200)
  000b3a: line 240 define I2C_IT_BERR ((uint32_t)0x01000100)
  000b60: line 241 define I2C_IT_TXE ((uint32_t)0x06000080)
  000b85: line 242 define I2C_IT_RXNE ((uint32_t)0x06000040)
  000bab: line 243 define I2C_IT_STOPF ((uint32_t)0x02000010)
  000bd2: line 244 define I2C_IT_ADD10 ((uint32_t)0x02000008)
  000bf9: line 245 define I2C_IT_BTF ((uint32_t)0x02000004)
  000c1e: line 246 define I2C_IT_ADDR ((uint32_t)0x02000002)
  000c44: line 247 define I2C_IT_SB ((uint32_t)0x02000001)
  000c68: line 249 define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00))
  000cc1: line 251 define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
  000e37: line 270 define I2C_FLAG_DUALF ((uint32_t)0x00800000)
  000e60: line 271 define I2C_FLAG_SMBHOST ((uint32_t)0x00400000)
  000e8b: line 272 define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000)
  000eb9: line 273 define I2C_FLAG_GENCALL ((uint32_t)0x00100000)
  000ee4: line 274 define I2C_FLAG_TRA ((uint32_t)0x00040000)
  000f0b: line 275 define I2C_FLAG_BUSY ((uint32_t)0x00020000)
  000f33: line 276 define I2C_FLAG_MSL ((uint32_t)0x00010000)
  000f5a: line 282 define I2C_FLAG_SMBALERT ((uint32_t)0x10008000)
  000f86: line 283 define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000)
  000fb1: line 284 define I2C_FLAG_PECERR ((uint32_t)0x10001000)
  000fdb: line 285 define I2C_FLAG_OVR ((uint32_t)0x10000800)
  001002: line 286 define I2C_FLAG_AF ((uint32_t)0x10000400)
  001028: line 287 define I2C_FLAG_ARLO ((uint32_t)0x10000200)
  001050: line 288 define I2C_FLAG_BERR ((uint32_t)0x10000100)
  001078: line 289 define I2C_FLAG_TXE ((uint32_t)0x10000080)
  00109f: line 290 define I2C_FLAG_RXNE ((uint32_t)0x10000040)
  0010c7: line 291 define I2C_FLAG_STOPF ((uint32_t)0x10000010)
  0010f0: line 292 define I2C_FLAG_ADD10 ((uint32_t)0x10000008)
  001119: line 293 define I2C_FLAG_BTF ((uint32_t)0x10000004)
  001140: line 294 define I2C_FLAG_ADDR ((uint32_t)0x10000002)
  001168: line 295 define I2C_FLAG_SB ((uint32_t)0x10000001)
  00118e: line 297 define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_t)0x00))
  0011ef: line 299 define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || ((FLAG) == I2C_FLAG_SB))
  001477: line 333 define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001)
  0014ae: line 361 define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082)
  0014f3: line 362 define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002)
  001535: line 364 define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008)
  00156f: line 397 define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040)
  0015a8: line 401 define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080)
  0015e5: line 403 define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084)
  001621: line 440 define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002)
  001664: line 441 define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082)
  0016aa: line 444 define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000)
  0016f3: line 445 define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080)
  00173f: line 448 define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000)
  001784: line 479 define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040)
  0017bc: line 481 define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010)
  0017f4: line 485 define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084)
  00182f: line 486 define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080)
  00186b: line 488 define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400)
  0018a1: line 496 define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) || ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
  001d13: line 524 define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
  001d4a: line 533 define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
  001d91: end include
  001d92: end of translation unit


** Section #84 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_i2c.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 69 32 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_i2c.h:1.0 [


** Section #85 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 488 bytes

  000000: Header:
    size 0x1e4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_i2c.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x1ce
  000140:     DW_AT_byte_size 0x10
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name I2C_ClockSpeed
  000151:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000156:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000159:     30  = 0xd (DW_TAG_member)
  00015a:       DW_AT_name I2C_Mode
  000163:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000168:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00016b:     30  = 0xd (DW_TAG_member)
  00016c:       DW_AT_name I2C_DutyCycle
  00017a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000182:     30  = 0xd (DW_TAG_member)
  000183:       DW_AT_name I2C_OwnAddress1
  000193:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000198:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00019b:     30  = 0xd (DW_TAG_member)
  00019c:       DW_AT_name I2C_Ack
  0001a4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001ac:     30  = 0xd (DW_TAG_member)
  0001ad:       DW_AT_name I2C_AcknowledgedAddress
  0001c5:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001cd:     0  null
  0001ce:   80  = 0x16 (DW_TAG_typedef)
  0001cf:     DW_AT_name I2C_InitTypeDef
  0001df:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0001e2:     DW_AT_decl_file 0x1
  0001e3:     DW_AT_decl_line 0x49
  0001e4:     DW_AT_decl_column 0x2
  0001e5:   0  null
  0001e6: 0  padding
  0001e7: 0  padding


** Section #206 '.rel.debug_info' (SHT_REL)
    Size   : 72 bytes (alignment 4)
    Symbol table #174 '.symtab'
    9 relocations applied to section #85 '.debug_info'


** Section #86 '__ARM_grp.stm32f4xx_iwdg.h.2_k$0000_y_ug5YXW8Ve_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #87 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 976 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_IWDG_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 58 define IWDG_WriteAccess_Enable ((uint16_t)0x5555)
  00004a: line 59 define IWDG_WriteAccess_Disable ((uint16_t)0x0000)
  000078: line 60 define IS_IWDG_WRITE_ACCESS(ACCESS) (((ACCESS) == IWDG_WriteAccess_Enable) || ((ACCESS) == IWDG_WriteAccess_Disable))
  0000e9: line 69 define IWDG_Prescaler_4 ((uint8_t)0x00)
  00010c: line 70 define IWDG_Prescaler_8 ((uint8_t)0x01)
  00012f: line 71 define IWDG_Prescaler_16 ((uint8_t)0x02)
  000153: line 72 define IWDG_Prescaler_32 ((uint8_t)0x03)
  000177: line 73 define IWDG_Prescaler_64 ((uint8_t)0x04)
  00019b: line 74 define IWDG_Prescaler_128 ((uint8_t)0x05)
  0001c0: line 75 define IWDG_Prescaler_256 ((uint8_t)0x06)
  0001e5: line 76 define IS_IWDG_PRESCALER(PRESCALER) (((PRESCALER) == IWDG_Prescaler_4) || ((PRESCALER) == IWDG_Prescaler_8) || ((PRESCALER) == IWDG_Prescaler_16) || ((PRESCALER) == IWDG_Prescaler_32) || ((PRESCALER) == IWDG_Prescaler_64) || ((PRESCALER) == IWDG_Prescaler_128)|| ((PRESCALER) == IWDG_Prescaler_256))
  00030c: line 90 define IWDG_FLAG_PVU ((uint16_t)0x0001)
  00032f: line 91 define IWDG_FLAG_RVU ((uint16_t)0x0002)
  000352: line 92 define IS_IWDG_FLAG(FLAG) (((FLAG) == IWDG_FLAG_PVU) || ((FLAG) == IWDG_FLAG_RVU))
  0003a0: line 93 define IS_IWDG_RELOAD(RELOAD) ((RELOAD) <= 0xFFF)
  0003cd: end include
  0003ce: end of translation unit


** Section #88 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_iwdg.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 69 77 64 67 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_iwdg.h:1.0


** Section #89 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 320 bytes

  000000: Header:
    size 0x13c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_iwdg.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   0  null
  00013f: 0  padding


** Section #207 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #89 '.debug_info'


** Section #90 '__ARM_grp.stm32f4xx_pwr.h.2_sE1000_nACkGL__M56_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #91 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2292 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_PWR_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 58 define PWR_PVDLevel_0 PWR_CR_PLS_LEV0
  00003d: line 59 define PWR_PVDLevel_1 PWR_CR_PLS_LEV1
  00005e: line 60 define PWR_PVDLevel_2 PWR_CR_PLS_LEV2
  00007f: line 61 define PWR_PVDLevel_3 PWR_CR_PLS_LEV3
  0000a0: line 62 define PWR_PVDLevel_4 PWR_CR_PLS_LEV4
  0000c1: line 63 define PWR_PVDLevel_5 PWR_CR_PLS_LEV5
  0000e2: line 64 define PWR_PVDLevel_6 PWR_CR_PLS_LEV6
  000103: line 65 define PWR_PVDLevel_7 PWR_CR_PLS_LEV7
  000124: line 67 define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLevel_0) || ((LEVEL) == PWR_PVDLevel_1)|| ((LEVEL) == PWR_PVDLevel_2) || ((LEVEL) == PWR_PVDLevel_3)|| ((LEVEL) == PWR_PVDLevel_4) || ((LEVEL) == PWR_PVDLevel_5)|| ((LEVEL) == PWR_PVDLevel_6) || ((LEVEL) == PWR_PVDLevel_7))
  000232: line 79 define PWR_MainRegulator_ON ((uint32_t)0x00000000)
  000260: line 80 define PWR_LowPowerRegulator_ON PWR_CR_LPDS
  000287: line 83 define PWR_Regulator_ON PWR_MainRegulator_ON
  0002af: line 84 define PWR_Regulator_LowPower PWR_LowPowerRegulator_ON
  0002e1: line 86 define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MainRegulator_ON) || ((REGULATOR) == PWR_LowPowerRegulator_ON))
  000354: line 96 define PWR_MainRegulator_UnderDrive_ON PWR_CR_MRUDS
  000383: line 97 define PWR_LowPowerRegulator_UnderDrive_ON ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS))
  0003d2: line 99 define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MainRegulator_UnderDrive_ON) || ((REGULATOR) == PWR_LowPowerRegulator_UnderDrive_ON))
  000466: line 130 define PWR_STOPEntry_WFI ((uint8_t)0x01)
  00048b: line 131 define PWR_STOPEntry_WFE ((uint8_t)0x02)
  0004b0: line 132 define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPEntry_WFI) || ((ENTRY) == PWR_STOPEntry_WFE))
  00050f: line 140 define PWR_Regulator_Voltage_Scale1 ((uint32_t)0x0000C000)
  000546: line 141 define PWR_Regulator_Voltage_Scale2 ((uint32_t)0x00008000)
  00057d: line 142 define PWR_Regulator_Voltage_Scale3 ((uint32_t)0x00004000)
  0005b4: line 143 define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE) (((VOLTAGE) == PWR_Regulator_Voltage_Scale1) || ((VOLTAGE) == PWR_Regulator_Voltage_Scale2) || ((VOLTAGE) == PWR_Regulator_Voltage_Scale3))
  000665: line 153 define PWR_FLAG_WU PWR_CSR_WUF
  000680: line 154 define PWR_FLAG_SB PWR_CSR_SBF
  00069b: line 155 define PWR_FLAG_PVDO PWR_CSR_PVDO
  0006b9: line 156 define PWR_FLAG_BRR PWR_CSR_BRR
  0006d5: line 157 define PWR_FLAG_VOSRDY PWR_CSR_VOSRDY
  0006f7: line 158 define PWR_FLAG_ODRDY PWR_CSR_ODRDY
  000717: line 159 define PWR_FLAG_ODSWRDY PWR_CSR_ODSWRDY
  00073b: line 160 define PWR_FLAG_UDRDY PWR_CSR_UDSWRDY
  00075d: line 163 define PWR_FLAG_REGRDY PWR_FLAG_VOSRDY
  000780: line 165 define IS_PWR_GET_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || ((FLAG) == PWR_FLAG_PVDO) || ((FLAG) == PWR_FLAG_BRR) || ((FLAG) == PWR_FLAG_VOSRDY) || ((FLAG) == PWR_FLAG_ODRDY) || ((FLAG) == PWR_FLAG_ODSWRDY) || ((FLAG) == PWR_FLAG_UDRDY))
  000882: line 171 define IS_PWR_CLEAR_FLAG(FLAG) (((FLAG) == PWR_FLAG_WU) || ((FLAG) == PWR_FLAG_SB) || ((FLAG) == PWR_FLAG_UDRDY))
  0008f0: end include
  0008f1: end of translation unit


** Section #92 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_pwr.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 70 77 72 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_pwr.h:1.0 [


** Section #93 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 320 bytes

  000000: Header:
    size 0x13c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_pwr.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   0  null
  00013e: 0  padding
  00013f: 0  padding


** Section #208 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #93 '.debug_info'


** Section #94 '__ARM_grp.stm32f4xx_rcc.h.2_YC8000_wA7QCpuEeQ2_a00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #95 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 14984 bytes

  000000: include at line 0 - file 1
  000003: line 30 define __STM32F4xx_RCC_H 
  000018: include at line 37 - file 2
  00001b: end include
  00001c: line 65 define RCC_HSE_OFF ((uint8_t)0x00)
  00003a: line 66 define RCC_HSE_ON ((uint8_t)0x01)
  000057: line 67 define RCC_HSE_Bypass ((uint8_t)0x05)
  000078: line 68 define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_Bypass))
  0000d9: line 77 define RCC_LSE_LOWPOWER_MODE ((uint8_t)0x00)
  000101: line 78 define RCC_LSE_HIGHDRIVE_MODE ((uint8_t)0x01)
  00012a: line 79 define IS_RCC_LSE_MODE(MODE) (((MODE) == RCC_LSE_LOWPOWER_MODE) || ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
  00018c: line 88 define RCC_PLLSAIDivR_Div2 ((uint32_t)0x00000000)
  0001b9: line 89 define RCC_PLLSAIDivR_Div4 ((uint32_t)0x00010000)
  0001e6: line 90 define RCC_PLLSAIDivR_Div8 ((uint32_t)0x00020000)
  000213: line 91 define RCC_PLLSAIDivR_Div16 ((uint32_t)0x00030000)
  000241: line 92 define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDivR_Div2) || ((VALUE) == RCC_PLLSAIDivR_Div4) || ((VALUE) == RCC_PLLSAIDivR_Div8) || ((VALUE) == RCC_PLLSAIDivR_Div16))
  0002f3: line 103 define RCC_PLLSource_HSI ((uint32_t)0x00000000)
  00031e: line 104 define RCC_PLLSource_HSE ((uint32_t)0x00400000)
  000349: line 105 define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI) || ((SOURCE) == RCC_PLLSource_HSE))
  0003aa: line 107 define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63)
  0003d5: line 108 define IS_RCC_PLLN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))
  000416: line 109 define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
  000478: line 110 define IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))
  0004b7: line 115 define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))
  0004fb: line 116 define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))
  00053c: line 117 define IS_RCC_PLLI2SM_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 63))
  00057e: line 118 define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))
  0005c0: line 126 define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))
  000604: line 130 define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))
  000647: line 131 define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))
  000689: line 133 define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))
  0006d0: line 134 define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))
  000717: line 162 define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)
  000746: line 163 define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001)
  000775: line 164 define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)
  0007a7: line 165 define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || ((SOURCE) == RCC_SYSCLKSource_HSE) || ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
  00083b: line 176 define RCC_SYSCLK_Div1 ((uint32_t)0x00000000)
  000865: line 177 define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)
  00088f: line 178 define RCC_SYSCLK_Div4 ((uint32_t)0x00000090)
  0008b9: line 179 define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0)
  0008e3: line 180 define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)
  00090e: line 181 define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0)
  000939: line 182 define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0)
  000965: line 183 define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0)
  000991: line 184 define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)
  0009bd: line 185 define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || ((HCLK) == RCC_SYSCLK_Div512))
  000af0: line 197 define RCC_HCLK_Div1 ((uint32_t)0x00000000)
  000b18: line 198 define RCC_HCLK_Div2 ((uint32_t)0x00001000)
  000b40: line 199 define RCC_HCLK_Div4 ((uint32_t)0x00001400)
  000b68: line 200 define RCC_HCLK_Div8 ((uint32_t)0x00001800)
  000b90: line 201 define RCC_HCLK_Div16 ((uint32_t)0x00001C00)
  000bb9: line 202 define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || ((PCLK) == RCC_HCLK_Div16))
  000c5f: line 212 define RCC_IT_LSIRDY ((uint8_t)0x01)
  000c80: line 213 define RCC_IT_LSERDY ((uint8_t)0x02)
  000ca1: line 214 define RCC_IT_HSIRDY ((uint8_t)0x04)
  000cc2: line 215 define RCC_IT_HSERDY ((uint8_t)0x08)
  000ce3: line 216 define RCC_IT_PLLRDY ((uint8_t)0x10)
  000d04: line 217 define RCC_IT_PLLI2SRDY ((uint8_t)0x20)
  000d28: line 218 define RCC_IT_PLLSAIRDY ((uint8_t)0x40)
  000d4c: line 219 define RCC_IT_CSS ((uint8_t)0x80)
  000d6a: line 221 define IS_RCC_IT(IT) ((((IT) & (uint8_t)0x80) == 0x00) && ((IT) != 0x00))
  000db0: line 222 define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || ((IT) == RCC_IT_PLLSAIRDY) || ((IT) == RCC_IT_PLLI2SRDY))
  000e9f: line 226 define IS_RCC_CLEAR_IT(IT) ((IT) != 0x00)
  000ec5: line 235 define RCC_LSE_OFF ((uint8_t)0x00)
  000ee4: line 236 define RCC_LSE_ON ((uint8_t)0x01)
  000f02: line 237 define RCC_LSE_Bypass ((uint8_t)0x04)
  000f24: line 238 define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_Bypass))
  000f86: line 247 define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100)
  000fb5: line 248 define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200)
  000fe4: line 249 define RCC_RTCCLKSource_HSE_Div2 ((uint32_t)0x00020300)
  001018: line 250 define RCC_RTCCLKSource_HSE_Div3 ((uint32_t)0x00030300)
  00104c: line 251 define RCC_RTCCLKSource_HSE_Div4 ((uint32_t)0x00040300)
  001080: line 252 define RCC_RTCCLKSource_HSE_Div5 ((uint32_t)0x00050300)
  0010b4: line 253 define RCC_RTCCLKSource_HSE_Div6 ((uint32_t)0x00060300)
  0010e8: line 254 define RCC_RTCCLKSource_HSE_Div7 ((uint32_t)0x00070300)
  00111c: line 255 define RCC_RTCCLKSource_HSE_Div8 ((uint32_t)0x00080300)
  001150: line 256 define RCC_RTCCLKSource_HSE_Div9 ((uint32_t)0x00090300)
  001184: line 257 define RCC_RTCCLKSource_HSE_Div10 ((uint32_t)0x000A0300)
  0011b9: line 258 define RCC_RTCCLKSource_HSE_Div11 ((uint32_t)0x000B0300)
  0011ee: line 259 define RCC_RTCCLKSource_HSE_Div12 ((uint32_t)0x000C0300)
  001223: line 260 define RCC_RTCCLKSource_HSE_Div13 ((uint32_t)0x000D0300)
  001258: line 261 define RCC_RTCCLKSource_HSE_Div14 ((uint32_t)0x000E0300)
  00128d: line 262 define RCC_RTCCLKSource_HSE_Div15 ((uint32_t)0x000F0300)
  0012c2: line 263 define RCC_RTCCLKSource_HSE_Div16 ((uint32_t)0x00100300)
  0012f7: line 264 define RCC_RTCCLKSource_HSE_Div17 ((uint32_t)0x00110300)
  00132c: line 265 define RCC_RTCCLKSource_HSE_Div18 ((uint32_t)0x00120300)
  001361: line 266 define RCC_RTCCLKSource_HSE_Div19 ((uint32_t)0x00130300)
  001396: line 267 define RCC_RTCCLKSource_HSE_Div20 ((uint32_t)0x00140300)
  0013cb: line 268 define RCC_RTCCLKSource_HSE_Div21 ((uint32_t)0x00150300)
  001400: line 269 define RCC_RTCCLKSource_HSE_Div22 ((uint32_t)0x00160300)
  001435: line 270 define RCC_RTCCLKSource_HSE_Div23 ((uint32_t)0x00170300)
  00146a: line 271 define RCC_RTCCLKSource_HSE_Div24 ((uint32_t)0x00180300)
  00149f: line 272 define RCC_RTCCLKSource_HSE_Div25 ((uint32_t)0x00190300)
  0014d4: line 273 define RCC_RTCCLKSource_HSE_Div26 ((uint32_t)0x001A0300)
  001509: line 274 define RCC_RTCCLKSource_HSE_Div27 ((uint32_t)0x001B0300)
  00153e: line 275 define RCC_RTCCLKSource_HSE_Div28 ((uint32_t)0x001C0300)
  001573: line 276 define RCC_RTCCLKSource_HSE_Div29 ((uint32_t)0x001D0300)
  0015a8: line 277 define RCC_RTCCLKSource_HSE_Div30 ((uint32_t)0x001E0300)
  0015dd: line 278 define RCC_RTCCLKSource_HSE_Div31 ((uint32_t)0x001F0300)
  001612: line 279 define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || ((SOURCE) == RCC_RTCCLKSource_LSI) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div2) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div3) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div4) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div5) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div6) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div7) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div8) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div9) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div10) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div11) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div12) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div13) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div14) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div15) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div16) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div17) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div18) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div19) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div20) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div21) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div22) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div23) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div24) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div25) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div26) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div27) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div28) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div29) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div30) || ((SOURCE) == RCC_RTCCLKSource_HSE_Div31))
  001b9d: line 433 define RCC_I2S2CLKSource_PLLI2S ((uint8_t)0x00)
  001bc9: line 434 define RCC_I2S2CLKSource_Ext ((uint8_t)0x01)
  001bf2: line 436 define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) || ((SOURCE) == RCC_I2S2CLKSource_Ext))
  001c62: line 444 define RCC_SAIACLKSource_PLLSAI ((uint32_t)0x00000000)
  001c95: line 445 define RCC_SAIACLKSource_PLLI2S ((uint32_t)0x00100000)
  001cc8: line 446 define RCC_SAIACLKSource_Ext ((uint32_t)0x00200000)
  001cf8: line 448 define IS_RCC_SAIACLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIACLKSource_PLLI2S) || ((SOURCE) == RCC_SAIACLKSource_PLLSAI) || ((SOURCE) == RCC_SAIACLKSource_Ext))
  001d93: line 458 define RCC_SAIBCLKSource_PLLSAI ((uint32_t)0x00000000)
  001dc6: line 459 define RCC_SAIBCLKSource_PLLI2S ((uint32_t)0x00400000)
  001df9: line 460 define RCC_SAIBCLKSource_Ext ((uint32_t)0x00800000)
  001e29: line 462 define IS_RCC_SAIBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SAIBCLKSource_PLLI2S) || ((SOURCE) == RCC_SAIBCLKSource_PLLSAI) || ((SOURCE) == RCC_SAIBCLKSource_Ext))
  001ec4: line 473 define RCC_TIMPrescDesactivated ((uint8_t)0x00)
  001ef0: line 474 define RCC_TIMPrescActivated ((uint8_t)0x01)
  001f19: line 476 define IS_RCC_TIMCLK_PRESCALER(VALUE) (((VALUE) == RCC_TIMPrescDesactivated) || ((VALUE) == RCC_TIMPrescActivated))
  001f89: line 628 define RCC_AHB1Periph_GPIOA ((uint32_t)0x00000001)
  001fb8: line 629 define RCC_AHB1Periph_GPIOB ((uint32_t)0x00000002)
  001fe7: line 630 define RCC_AHB1Periph_GPIOC ((uint32_t)0x00000004)
  002016: line 631 define RCC_AHB1Periph_GPIOD ((uint32_t)0x00000008)
  002045: line 632 define RCC_AHB1Periph_GPIOE ((uint32_t)0x00000010)
  002074: line 633 define RCC_AHB1Periph_GPIOF ((uint32_t)0x00000020)
  0020a3: line 634 define RCC_AHB1Periph_GPIOG ((uint32_t)0x00000040)
  0020d2: line 635 define RCC_AHB1Periph_GPIOH ((uint32_t)0x00000080)
  002101: line 636 define RCC_AHB1Periph_GPIOI ((uint32_t)0x00000100)
  002130: line 637 define RCC_AHB1Periph_GPIOJ ((uint32_t)0x00000200)
  00215f: line 638 define RCC_AHB1Periph_GPIOK ((uint32_t)0x00000400)
  00218e: line 639 define RCC_AHB1Periph_CRC ((uint32_t)0x00001000)
  0021bb: line 640 define RCC_AHB1Periph_FLITF ((uint32_t)0x00008000)
  0021ea: line 641 define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000)
  002219: line 642 define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000)
  002248: line 643 define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000)
  002279: line 644 define RCC_AHB1Periph_SRAM3 ((uint32_t)0x00080000)
  0022a8: line 645 define RCC_AHB1Periph_CCMDATARAMEN ((uint32_t)0x00100000)
  0022de: line 646 define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000)
  00230c: line 647 define RCC_AHB1Periph_DMA2 ((uint32_t)0x00400000)
  00233a: line 648 define RCC_AHB1Periph_DMA2D ((uint32_t)0x00800000)
  002369: line 649 define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000)
  00239a: line 650 define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000)
  0023ce: line 651 define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000)
  002402: line 652 define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000)
  002437: line 653 define RCC_AHB1Periph_OTG_HS ((uint32_t)0x20000000)
  002467: line 654 define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x40000000)
  00249c: line 658 define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) & 0x010BE800) == 0x00) && ((PERIPH) != 0x00))
  0024fa: line 659 define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0x51FE800) == 0x00) && ((PERIPH) != 0x00))
  002557: line 660 define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x01106800) == 0x00) && ((PERIPH) != 0x00))
  0025b6: line 669 define RCC_AHB2Periph_DCMI ((uint32_t)0x00000001)
  0025e4: line 670 define RCC_AHB2Periph_CRYP ((uint32_t)0x00000010)
  002612: line 671 define RCC_AHB2Periph_HASH ((uint32_t)0x00000020)
  002640: line 673 define RCC_AHB2Periph_RNG ((uint32_t)0x00000040)
  00266d: line 675 define RCC_AHB2Periph_OTG_FS ((uint32_t)0x00000080)
  00269d: line 676 define IS_RCC_AHB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))
  0026f5: line 685 define RCC_AHB3Periph_FSMC ((uint32_t)0x00000001)
  002723: line 686 define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))
  00277b: line 713 define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001)
  0027a9: line 714 define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002)
  0027d7: line 715 define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)
  002805: line 716 define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)
  002833: line 717 define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)
  002861: line 718 define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020)
  00288f: line 719 define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040)
  0028be: line 720 define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)
  0028ed: line 721 define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100)
  00291c: line 725 define RCC_APB1Periph_WWDG ((uint32_t)0x00000800)
  00294a: line 726 define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)
  002978: line 727 define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)
  0029a6: line 731 define RCC_APB1Periph_USART2 ((uint32_t)0x00020000)
  0029d6: line 732 define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)
  002a06: line 733 define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)
  002a35: line 734 define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)
  002a64: line 735 define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)
  002a92: line 736 define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)
  002ac0: line 737 define RCC_APB1Periph_I2C3 ((uint32_t)0x00800000)
  002aee: line 741 define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)
  002b1c: line 742 define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)
  002b4a: line 749 define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
  002b77: line 750 define RCC_APB1Periph_DAC ((uint32_t)0x20000000)
  002ba4: line 751 define RCC_APB1Periph_UART7 ((uint32_t)0x40000000)
  002bd3: line 752 define RCC_APB1Periph_UART8 ((uint32_t)0x80000000)
  002c02: line 753 define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0x00003600) == 0x00) && ((PERIPH) != 0x00))
  002c5a: line 761 define RCC_APB2Periph_TIM1 ((uint32_t)0x00000001)
  002c88: line 762 define RCC_APB2Periph_TIM8 ((uint32_t)0x00000002)
  002cb6: line 763 define RCC_APB2Periph_USART1 ((uint32_t)0x00000010)
  002ce6: line 764 define RCC_APB2Periph_USART6 ((uint32_t)0x00000020)
  002d16: line 765 define RCC_APB2Periph_ADC ((uint32_t)0x00000100)
  002d43: line 766 define RCC_APB2Periph_ADC1 ((uint32_t)0x00000100)
  002d71: line 767 define RCC_APB2Periph_ADC2 ((uint32_t)0x00000200)
  002d9f: line 768 define RCC_APB2Periph_ADC3 ((uint32_t)0x00000400)
  002dcd: line 769 define RCC_APB2Periph_SDIO ((uint32_t)0x00000800)
  002dfb: line 770 define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000)
  002e29: line 771 define RCC_APB2Periph_SPI4 ((uint32_t)0x00002000)
  002e57: line 772 define RCC_APB2Periph_SYSCFG ((uint32_t)0x00004000)
  002e87: line 773 define RCC_APB2Periph_EXTIT ((uint32_t)0x00008000)
  002eb6: line 774 define RCC_APB2Periph_TIM9 ((uint32_t)0x00010000)
  002ee4: line 775 define RCC_APB2Periph_TIM10 ((uint32_t)0x00020000)
  002f13: line 776 define RCC_APB2Periph_TIM11 ((uint32_t)0x00040000)
  002f42: line 777 define RCC_APB2Periph_SPI5 ((uint32_t)0x00100000)
  002f70: line 778 define RCC_APB2Periph_SPI6 ((uint32_t)0x00200000)
  002f9e: line 779 define RCC_APB2Periph_SAI1 ((uint32_t)0x00400000)
  002fcc: line 783 define RCC_APB2Periph_LTDC ((uint32_t)0x04000000)
  002ffa: line 797 define RCC_APB2Periph_DFSDM RCC_APB2Periph_DFSDM1
  003028: line 799 define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xF008000C) == 0x00) && ((PERIPH) != 0x00))
  003080: line 800 define IS_RCC_APB2_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xF208860C) == 0x00) && ((PERIPH) != 0x00))
  0030de: line 809 define RCC_MCO1Source_HSI ((uint32_t)0x00000000)
  00310b: line 810 define RCC_MCO1Source_LSE ((uint32_t)0x00200000)
  003138: line 811 define RCC_MCO1Source_HSE ((uint32_t)0x00400000)
  003165: line 812 define RCC_MCO1Source_PLLCLK ((uint32_t)0x00600000)
  003195: line 813 define RCC_MCO1Div_1 ((uint32_t)0x00000000)
  0031bd: line 814 define RCC_MCO1Div_2 ((uint32_t)0x04000000)
  0031e5: line 815 define RCC_MCO1Div_3 ((uint32_t)0x05000000)
  00320d: line 816 define RCC_MCO1Div_4 ((uint32_t)0x06000000)
  003235: line 817 define RCC_MCO1Div_5 ((uint32_t)0x07000000)
  00325d: line 818 define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1Source_HSI) || ((SOURCE) == RCC_MCO1Source_LSE) || ((SOURCE) == RCC_MCO1Source_HSE) || ((SOURCE) == RCC_MCO1Source_PLLCLK))
  00330c: line 821 define IS_RCC_MCO1DIV(DIV) (((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) || ((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || ((DIV) == RCC_MCO1Div_5))
  0033ae: line 831 define RCC_MCO2Source_SYSCLK ((uint32_t)0x00000000)
  0033de: line 832 define RCC_MCO2Source_PLLI2SCLK ((uint32_t)0x40000000)
  003411: line 833 define RCC_MCO2Source_HSE ((uint32_t)0x80000000)
  00343e: line 834 define RCC_MCO2Source_PLLCLK ((uint32_t)0xC0000000)
  00346e: line 835 define RCC_MCO2Div_1 ((uint32_t)0x00000000)
  003496: line 836 define RCC_MCO2Div_2 ((uint32_t)0x20000000)
  0034be: line 837 define RCC_MCO2Div_3 ((uint32_t)0x28000000)
  0034e6: line 838 define RCC_MCO2Div_4 ((uint32_t)0x30000000)
  00350e: line 839 define RCC_MCO2Div_5 ((uint32_t)0x38000000)
  003536: line 840 define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2Source_SYSCLK) || ((SOURCE) == RCC_MCO2Source_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2Source_HSE) || ((SOURCE) == RCC_MCO2Source_PLLCLK))
  0035ed: line 843 define IS_RCC_MCO2DIV(DIV) (((DIV) == RCC_MCO2Div_1) || ((DIV) == RCC_MCO2Div_2) || ((DIV) == RCC_MCO2Div_3) || ((DIV) == RCC_MCO2Div_4) || ((DIV) == RCC_MCO2Div_5))
  00368f: line 853 define RCC_FLAG_HSIRDY ((uint8_t)0x21)
  0036b2: line 854 define RCC_FLAG_HSERDY ((uint8_t)0x31)
  0036d5: line 855 define RCC_FLAG_PLLRDY ((uint8_t)0x39)
  0036f8: line 856 define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B)
  00371e: line 857 define RCC_FLAG_PLLSAIRDY ((uint8_t)0x3D)
  003744: line 858 define RCC_FLAG_LSERDY ((uint8_t)0x41)
  003767: line 859 define RCC_FLAG_LSIRDY ((uint8_t)0x61)
  00378a: line 860 define RCC_FLAG_BORRST ((uint8_t)0x79)
  0037ad: line 861 define RCC_FLAG_PINRST ((uint8_t)0x7A)
  0037d0: line 862 define RCC_FLAG_PORRST ((uint8_t)0x7B)
  0037f3: line 863 define RCC_FLAG_SFTRST ((uint8_t)0x7C)
  003816: line 864 define RCC_FLAG_IWDGRST ((uint8_t)0x7D)
  00383a: line 865 define RCC_FLAG_WWDGRST ((uint8_t)0x7E)
  00385e: line 866 define RCC_FLAG_LPWRRST ((uint8_t)0x7F)
  003882: line 868 define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_BORRST) || ((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST) || ((FLAG) == RCC_FLAG_LPWRRST)|| ((FLAG) == RCC_FLAG_PLLI2SRDY)|| ((FLAG) == RCC_FLAG_PLLSAIRDY))
  003a4e: line 876 define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
  003a83: end include
  003a84: end of translation unit


** Section #96 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_rcc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 63 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rcc.h:1.0 [


** Section #97 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 452 bytes

  000000: Header:
    size 0x1c0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rcc.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x1a6
  000140:     DW_AT_byte_size 0x10
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name SYSCLK_Frequency
  000153:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000158:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015b:     30  = 0xd (DW_TAG_member)
  00015c:       DW_AT_name HCLK_Frequency
  00016b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000170:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000173:     30  = 0xd (DW_TAG_member)
  000174:       DW_AT_name PCLK1_Frequency
  000184:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000189:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00018c:     30  = 0xd (DW_TAG_member)
  00018d:       DW_AT_name PCLK2_Frequency
  00019d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001a5:     0  null
  0001a6:   80  = 0x16 (DW_TAG_typedef)
  0001a7:     DW_AT_name RCC_ClocksTypeDef
  0001b9:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0001bc:     DW_AT_decl_file 0x1
  0001bd:     DW_AT_decl_line 0x36
  0001be:     DW_AT_decl_column 0x2
  0001bf:   0  null
  0001c0: 0  padding
  0001c1: 0  padding
  0001c2: 0  padding
  0001c3: 0  padding


** Section #209 '.rel.debug_info' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #174 '.symtab'
    7 relocations applied to section #97 '.debug_info'


** Section #98 '__ARM_grp.stm32f4xx_rtc.h.2_Mp8000_9AnXLXvNuee_k00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #99 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 14404 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_RTC_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 133 define RTC_HourFormat_24 ((uint32_t)0x00000000)
  000048: line 134 define RTC_HourFormat_12 ((uint32_t)0x00000040)
  000074: line 135 define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HourFormat_12) || ((FORMAT) == RTC_HourFormat_24))
  0000d7: line 144 define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7F)
  00010a: line 154 define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFF)
  00013e: line 163 define IS_RTC_HOUR12(HOUR) (((HOUR) > 0) && ((HOUR) <= 12))
  000176: line 164 define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23)
  00019c: line 165 define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59)
  0001c9: line 166 define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59)
  0001f6: line 175 define RTC_H12_AM ((uint8_t)0x00)
  000214: line 176 define RTC_H12_PM ((uint8_t)0x40)
  000232: line 177 define IS_RTC_H12(PM) (((PM) == RTC_H12_AM) || ((PM) == RTC_H12_PM))
  000273: line 186 define IS_RTC_YEAR(YEAR) ((YEAR) <= 99)
  000297: line 197 define RTC_Month_January ((uint8_t)0x01)
  0002bc: line 198 define RTC_Month_February ((uint8_t)0x02)
  0002e2: line 199 define RTC_Month_March ((uint8_t)0x03)
  000305: line 200 define RTC_Month_April ((uint8_t)0x04)
  000328: line 201 define RTC_Month_May ((uint8_t)0x05)
  000349: line 202 define RTC_Month_June ((uint8_t)0x06)
  00036b: line 203 define RTC_Month_July ((uint8_t)0x07)
  00038d: line 204 define RTC_Month_August ((uint8_t)0x08)
  0003b1: line 205 define RTC_Month_September ((uint8_t)0x09)
  0003d8: line 206 define RTC_Month_October ((uint8_t)0x10)
  0003fd: line 207 define RTC_Month_November ((uint8_t)0x11)
  000423: line 208 define RTC_Month_December ((uint8_t)0x12)
  000449: line 209 define IS_RTC_MONTH(MONTH) (((MONTH) >= 1) && ((MONTH) <= 12))
  000484: line 210 define IS_RTC_DATE(DATE) (((DATE) >= 1) && ((DATE) <= 31))
  0004bb: line 220 define RTC_Weekday_Monday ((uint8_t)0x01)
  0004e1: line 221 define RTC_Weekday_Tuesday ((uint8_t)0x02)
  000508: line 222 define RTC_Weekday_Wednesday ((uint8_t)0x03)
  000531: line 223 define RTC_Weekday_Thursday ((uint8_t)0x04)
  000559: line 224 define RTC_Weekday_Friday ((uint8_t)0x05)
  00057f: line 225 define RTC_Weekday_Saturday ((uint8_t)0x06)
  0005a7: line 226 define RTC_Weekday_Sunday ((uint8_t)0x07)
  0005cd: line 227 define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || ((WEEKDAY) == RTC_Weekday_Tuesday) || ((WEEKDAY) == RTC_Weekday_Wednesday) || ((WEEKDAY) == RTC_Weekday_Thursday) || ((WEEKDAY) == RTC_Weekday_Friday) || ((WEEKDAY) == RTC_Weekday_Saturday) || ((WEEKDAY) == RTC_Weekday_Sunday))
  0006f2: line 242 define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0) && ((DATE) <= 31))
  00073b: line 243 define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_Weekday_Monday) || ((WEEKDAY) == RTC_Weekday_Tuesday) || ((WEEKDAY) == RTC_Weekday_Wednesday) || ((WEEKDAY) == RTC_Weekday_Thursday) || ((WEEKDAY) == RTC_Weekday_Friday) || ((WEEKDAY) == RTC_Weekday_Saturday) || ((WEEKDAY) == RTC_Weekday_Sunday))
  000873: line 259 define RTC_AlarmDateWeekDaySel_Date ((uint32_t)0x00000000)
  0008aa: line 260 define RTC_AlarmDateWeekDaySel_WeekDay ((uint32_t)0x40000000)
  0008e4: line 262 define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_AlarmDateWeekDaySel_Date) || ((SEL) == RTC_AlarmDateWeekDaySel_WeekDay))
  000962: line 273 define RTC_AlarmMask_None ((uint32_t)0x00000000)
  00098f: line 274 define RTC_AlarmMask_DateWeekDay ((uint32_t)0x80000000)
  0009c3: line 275 define RTC_AlarmMask_Hours ((uint32_t)0x00800000)
  0009f1: line 276 define RTC_AlarmMask_Minutes ((uint32_t)0x00008000)
  000a21: line 277 define RTC_AlarmMask_Seconds ((uint32_t)0x00000080)
  000a51: line 278 define RTC_AlarmMask_All ((uint32_t)0x80808080)
  000a7d: line 279 define IS_ALARM_MASK(MASK) (((MASK) & 0x7F7F7F7F) == (uint32_t)RESET)
  000abf: line 288 define RTC_Alarm_A ((uint32_t)0x00000100)
  000ae5: line 289 define RTC_Alarm_B ((uint32_t)0x00000200)
  000b0b: line 290 define IS_RTC_ALARM(ALARM) (((ALARM) == RTC_Alarm_A) || ((ALARM) == RTC_Alarm_B))
  000b59: line 291 define IS_RTC_CMD_ALARM(ALARM) (((ALARM) & (RTC_Alarm_A | RTC_Alarm_B)) != (uint32_t)RESET)
  000bb1: line 300 define RTC_AlarmSubSecondMask_All ((uint32_t)0x00000000)
  000be6: line 303 define RTC_AlarmSubSecondMask_SS14_1 ((uint32_t)0x01000000)
  000c1e: line 305 define RTC_AlarmSubSecondMask_SS14_2 ((uint32_t)0x02000000)
  000c56: line 307 define RTC_AlarmSubSecondMask_SS14_3 ((uint32_t)0x03000000)
  000c8e: line 309 define RTC_AlarmSubSecondMask_SS14_4 ((uint32_t)0x04000000)
  000cc6: line 311 define RTC_AlarmSubSecondMask_SS14_5 ((uint32_t)0x05000000)
  000cfe: line 313 define RTC_AlarmSubSecondMask_SS14_6 ((uint32_t)0x06000000)
  000d36: line 315 define RTC_AlarmSubSecondMask_SS14_7 ((uint32_t)0x07000000)
  000d6e: line 317 define RTC_AlarmSubSecondMask_SS14_8 ((uint32_t)0x08000000)
  000da6: line 319 define RTC_AlarmSubSecondMask_SS14_9 ((uint32_t)0x09000000)
  000dde: line 321 define RTC_AlarmSubSecondMask_SS14_10 ((uint32_t)0x0A000000)
  000e17: line 323 define RTC_AlarmSubSecondMask_SS14_11 ((uint32_t)0x0B000000)
  000e50: line 325 define RTC_AlarmSubSecondMask_SS14_12 ((uint32_t)0x0C000000)
  000e89: line 327 define RTC_AlarmSubSecondMask_SS14_13 ((uint32_t)0x0D000000)
  000ec2: line 329 define RTC_AlarmSubSecondMask_SS14 ((uint32_t)0x0E000000)
  000ef8: line 331 define RTC_AlarmSubSecondMask_None ((uint32_t)0x0F000000)
  000f2e: line 333 define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_AlarmSubSecondMask_All) || ((MASK) == RTC_AlarmSubSecondMask_SS14_1) || ((MASK) == RTC_AlarmSubSecondMask_SS14_2) || ((MASK) == RTC_AlarmSubSecondMask_SS14_3) || ((MASK) == RTC_AlarmSubSecondMask_SS14_4) || ((MASK) == RTC_AlarmSubSecondMask_SS14_5) || ((MASK) == RTC_AlarmSubSecondMask_SS14_6) || ((MASK) == RTC_AlarmSubSecondMask_SS14_7) || ((MASK) == RTC_AlarmSubSecondMask_SS14_8) || ((MASK) == RTC_AlarmSubSecondMask_SS14_9) || ((MASK) == RTC_AlarmSubSecondMask_SS14_10) || ((MASK) == RTC_AlarmSubSecondMask_SS14_11) || ((MASK) == RTC_AlarmSubSecondMask_SS14_12) || ((MASK) == RTC_AlarmSubSecondMask_SS14_13) || ((MASK) == RTC_AlarmSubSecondMask_SS14) || ((MASK) == RTC_AlarmSubSecondMask_None))
  001220: line 357 define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= 0x00007FFF)
  001260: line 366 define RTC_WakeUpClock_RTCCLK_Div16 ((uint32_t)0x00000000)
  001297: line 367 define RTC_WakeUpClock_RTCCLK_Div8 ((uint32_t)0x00000001)
  0012cd: line 368 define RTC_WakeUpClock_RTCCLK_Div4 ((uint32_t)0x00000002)
  001303: line 369 define RTC_WakeUpClock_RTCCLK_Div2 ((uint32_t)0x00000003)
  001339: line 370 define RTC_WakeUpClock_CK_SPRE_16bits ((uint32_t)0x00000004)
  001372: line 371 define RTC_WakeUpClock_CK_SPRE_17bits ((uint32_t)0x00000006)
  0013ab: line 372 define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WakeUpClock_RTCCLK_Div16) || ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div8) || ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div4) || ((CLOCK) == RTC_WakeUpClock_RTCCLK_Div2) || ((CLOCK) == RTC_WakeUpClock_CK_SPRE_16bits) || ((CLOCK) == RTC_WakeUpClock_CK_SPRE_17bits))
  0014d7: line 378 define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= 0xFFFF)
  00150f: line 386 define RTC_TimeStampEdge_Rising ((uint32_t)0x00000000)
  001542: line 387 define RTC_TimeStampEdge_Falling ((uint32_t)0x00000008)
  001576: line 388 define IS_RTC_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TimeStampEdge_Rising) || ((EDGE) == RTC_TimeStampEdge_Falling))
  0015e5: line 397 define RTC_Output_Disable ((uint32_t)0x00000000)
  001612: line 398 define RTC_Output_AlarmA ((uint32_t)0x00200000)
  00163e: line 399 define RTC_Output_AlarmB ((uint32_t)0x00400000)
  00166a: line 400 define RTC_Output_WakeUp ((uint32_t)0x00600000)
  001696: line 402 define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_Output_Disable) || ((OUTPUT) == RTC_Output_AlarmA) || ((OUTPUT) == RTC_Output_AlarmB) || ((OUTPUT) == RTC_Output_WakeUp))
  00173b: line 414 define RTC_OutputPolarity_High ((uint32_t)0x00000000)
  00176d: line 415 define RTC_OutputPolarity_Low ((uint32_t)0x00100000)
  00179e: line 416 define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OutputPolarity_High) || ((POL) == RTC_OutputPolarity_Low))
  001802: line 426 define RTC_CalibSign_Positive ((uint32_t)0x00000000)
  001833: line 427 define RTC_CalibSign_Negative ((uint32_t)0x00000080)
  001864: line 428 define IS_RTC_CALIB_SIGN(SIGN) (((SIGN) == RTC_CalibSign_Positive) || ((SIGN) == RTC_CalibSign_Negative))
  0018ca: line 430 define IS_RTC_CALIB_VALUE(VALUE) ((VALUE) < 0x20)
  0018f8: line 439 define RTC_CalibOutput_512Hz ((uint32_t)0x00000000)
  001928: line 440 define RTC_CalibOutput_1Hz ((uint32_t)0x00080000)
  001956: line 441 define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CalibOutput_512Hz) || ((OUTPUT) == RTC_CalibOutput_1Hz))
  0019c0: line 450 define RTC_SmoothCalibPeriod_32sec ((uint32_t)0x00000000)
  0019f6: line 452 define RTC_SmoothCalibPeriod_16sec ((uint32_t)0x00002000)
  001a2c: line 454 define RTC_SmoothCalibPeriod_8sec ((uint32_t)0x00004000)
  001a61: line 456 define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SmoothCalibPeriod_32sec) || ((PERIOD) == RTC_SmoothCalibPeriod_16sec) || ((PERIOD) == RTC_SmoothCalibPeriod_8sec))
  001b0c: line 467 define RTC_SmoothCalibPlusPulses_Set ((uint32_t)0x00008000)
  001b44: line 470 define RTC_SmoothCalibPlusPulses_Reset ((uint32_t)0x00000000)
  001b7e: line 472 define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SmoothCalibPlusPulses_Set) || ((PLUS) == RTC_SmoothCalibPlusPulses_Reset))
  001bfb: line 482 define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= 0x000001FF)
  001c37: line 491 define RTC_DayLightSaving_SUB1H ((uint32_t)0x00020000)
  001c6a: line 492 define RTC_DayLightSaving_ADD1H ((uint32_t)0x00010000)
  001c9d: line 493 define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DayLightSaving_SUB1H) || ((SAVE) == RTC_DayLightSaving_ADD1H))
  001d0c: line 496 define RTC_StoreOperation_Reset ((uint32_t)0x00000000)
  001d3f: line 497 define RTC_StoreOperation_Set ((uint32_t)0x00040000)
  001d70: line 498 define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_StoreOperation_Reset) || ((OPERATION) == RTC_StoreOperation_Set))
  001dec: line 507 define RTC_TamperTrigger_RisingEdge ((uint32_t)0x00000000)
  001e23: line 508 define RTC_TamperTrigger_FallingEdge ((uint32_t)0x00000001)
  001e5b: line 509 define RTC_TamperTrigger_LowLevel ((uint32_t)0x00000000)
  001e90: line 510 define RTC_TamperTrigger_HighLevel ((uint32_t)0x00000001)
  001ec6: line 511 define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TamperTrigger_RisingEdge) || ((TRIGGER) == RTC_TamperTrigger_FallingEdge) || ((TRIGGER) == RTC_TamperTrigger_LowLevel) || ((TRIGGER) == RTC_TamperTrigger_HighLevel))
  001fa1: line 523 define RTC_TamperFilter_Disable ((uint32_t)0x00000000)
  001fd4: line 525 define RTC_TamperFilter_2Sample ((uint32_t)0x00000800)
  002007: line 527 define RTC_TamperFilter_4Sample ((uint32_t)0x00001000)
  00203a: line 529 define RTC_TamperFilter_8Sample ((uint32_t)0x00001800)
  00206d: line 531 define IS_RTC_TAMPER_FILTER(FILTER) (((FILTER) == RTC_TamperFilter_Disable) || ((FILTER) == RTC_TamperFilter_2Sample) || ((FILTER) == RTC_TamperFilter_4Sample) || ((FILTER) == RTC_TamperFilter_8Sample))
  002134: line 542 define RTC_TamperSamplingFreq_RTCCLK_Div32768 ((uint32_t)0x00000000)
  002175: line 544 define RTC_TamperSamplingFreq_RTCCLK_Div16384 ((uint32_t)0x000000100)
  0021b7: line 546 define RTC_TamperSamplingFreq_RTCCLK_Div8192 ((uint32_t)0x00000200)
  0021f7: line 548 define RTC_TamperSamplingFreq_RTCCLK_Div4096 ((uint32_t)0x00000300)
  002237: line 550 define RTC_TamperSamplingFreq_RTCCLK_Div2048 ((uint32_t)0x00000400)
  002277: line 552 define RTC_TamperSamplingFreq_RTCCLK_Div1024 ((uint32_t)0x00000500)
  0022b7: line 554 define RTC_TamperSamplingFreq_RTCCLK_Div512 ((uint32_t)0x00000600)
  0022f6: line 556 define RTC_TamperSamplingFreq_RTCCLK_Div256 ((uint32_t)0x00000700)
  002335: line 558 define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div32768) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div16384) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div8192) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div4096) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div2048) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div1024) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div512) || ((FREQ) ==RTC_TamperSamplingFreq_RTCCLK_Div256))
  0024f9: line 574 define RTC_TamperPrechargeDuration_1RTCCLK ((uint32_t)0x00000000)
  002537: line 576 define RTC_TamperPrechargeDuration_2RTCCLK ((uint32_t)0x00002000)
  002575: line 578 define RTC_TamperPrechargeDuration_4RTCCLK ((uint32_t)0x00004000)
  0025b3: line 580 define RTC_TamperPrechargeDuration_8RTCCLK ((uint32_t)0x00006000)
  0025f1: line 583 define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TamperPrechargeDuration_1RTCCLK) || ((DURATION) == RTC_TamperPrechargeDuration_2RTCCLK) || ((DURATION) == RTC_TamperPrechargeDuration_4RTCCLK) || ((DURATION) == RTC_TamperPrechargeDuration_8RTCCLK))
  0026fa: line 594 define RTC_Tamper_1 RTC_TAFCR_TAMP1E
  00271b: line 595 define RTC_Tamper_2 RTC_TAFCR_TAMP2E
  00273c: line 596 define IS_RTC_TAMPER(TAMPER) (((TAMPER) == RTC_Tamper_1) || ((TAMPER) == RTC_Tamper_2))
  002790: line 605 define RTC_TamperPin_Default ((uint32_t)0x00000000)
  0027c0: line 606 define RTC_TamperPin_Pos1 ((uint32_t)0x00010000)
  0027ed: line 607 define IS_RTC_TAMPER_PIN(PIN) (((PIN) == RTC_TamperPin_Default) || ((PIN) == RTC_TamperPin_Pos1))
  00284b: line 610 define RTC_TamperPin_PC13 RTC_TamperPin_Default
  002877: line 611 define RTC_TamperPin_PI8 RTC_TamperPin_Pos1
  00289f: line 619 define RTC_TimeStampPin_PC13 ((uint32_t)0x00000000)
  0028cf: line 620 define RTC_TimeStampPin_PI8 ((uint32_t)0x00020000)
  0028fe: line 621 define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TimeStampPin_PC13) || ((PIN) == RTC_TimeStampPin_PI8))
  002961: line 631 define RTC_OutputType_OpenDrain ((uint32_t)0x00000000)
  002994: line 632 define RTC_OutputType_PushPull ((uint32_t)0x00040000)
  0029c6: line 633 define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OutputType_OpenDrain) || ((TYPE) == RTC_OutputType_PushPull))
  002a30: line 643 define RTC_ShiftAdd1S_Reset ((uint32_t)0x00000000)
  002a5f: line 644 define RTC_ShiftAdd1S_Set ((uint32_t)0x80000000)
  002a8c: line 645 define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_ShiftAdd1S_Reset) || ((SEL) == RTC_ShiftAdd1S_Set))
  002aea: line 654 define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= 0x00007FFF)
  002b19: line 664 define RTC_BKP_DR0 ((uint32_t)0x00000000)
  002b3f: line 665 define RTC_BKP_DR1 ((uint32_t)0x00000001)
  002b65: line 666 define RTC_BKP_DR2 ((uint32_t)0x00000002)
  002b8b: line 667 define RTC_BKP_DR3 ((uint32_t)0x00000003)
  002bb1: line 668 define RTC_BKP_DR4 ((uint32_t)0x00000004)
  002bd7: line 669 define RTC_BKP_DR5 ((uint32_t)0x00000005)
  002bfd: line 670 define RTC_BKP_DR6 ((uint32_t)0x00000006)
  002c23: line 671 define RTC_BKP_DR7 ((uint32_t)0x00000007)
  002c49: line 672 define RTC_BKP_DR8 ((uint32_t)0x00000008)
  002c6f: line 673 define RTC_BKP_DR9 ((uint32_t)0x00000009)
  002c95: line 674 define RTC_BKP_DR10 ((uint32_t)0x0000000A)
  002cbc: line 675 define RTC_BKP_DR11 ((uint32_t)0x0000000B)
  002ce3: line 676 define RTC_BKP_DR12 ((uint32_t)0x0000000C)
  002d0a: line 677 define RTC_BKP_DR13 ((uint32_t)0x0000000D)
  002d31: line 678 define RTC_BKP_DR14 ((uint32_t)0x0000000E)
  002d58: line 679 define RTC_BKP_DR15 ((uint32_t)0x0000000F)
  002d7f: line 680 define RTC_BKP_DR16 ((uint32_t)0x00000010)
  002da6: line 681 define RTC_BKP_DR17 ((uint32_t)0x00000011)
  002dcd: line 682 define RTC_BKP_DR18 ((uint32_t)0x00000012)
  002df4: line 683 define RTC_BKP_DR19 ((uint32_t)0x00000013)
  002e1b: line 684 define IS_RTC_BKP(BKP) (((BKP) == RTC_BKP_DR0) || ((BKP) == RTC_BKP_DR1) || ((BKP) == RTC_BKP_DR2) || ((BKP) == RTC_BKP_DR3) || ((BKP) == RTC_BKP_DR4) || ((BKP) == RTC_BKP_DR5) || ((BKP) == RTC_BKP_DR6) || ((BKP) == RTC_BKP_DR7) || ((BKP) == RTC_BKP_DR8) || ((BKP) == RTC_BKP_DR9) || ((BKP) == RTC_BKP_DR10) || ((BKP) == RTC_BKP_DR11) || ((BKP) == RTC_BKP_DR12) || ((BKP) == RTC_BKP_DR13) || ((BKP) == RTC_BKP_DR14) || ((BKP) == RTC_BKP_DR15) || ((BKP) == RTC_BKP_DR16) || ((BKP) == RTC_BKP_DR17) || ((BKP) == RTC_BKP_DR18) || ((BKP) == RTC_BKP_DR19))
  00303f: line 711 define RTC_Format_BIN ((uint32_t)0x000000000)
  003069: line 712 define RTC_Format_BCD ((uint32_t)0x000000001)
  003093: line 713 define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_Format_BIN) || ((FORMAT) == RTC_Format_BCD))
  0030eb: line 722 define RTC_FLAG_RECALPF ((uint32_t)0x00010000)
  003116: line 723 define RTC_FLAG_TAMP1F ((uint32_t)0x00002000)
  003140: line 724 define RTC_FLAG_TAMP2F ((uint32_t)0x00004000)
  00316a: line 725 define RTC_FLAG_TSOVF ((uint32_t)0x00001000)
  003193: line 726 define RTC_FLAG_TSF ((uint32_t)0x00000800)
  0031ba: line 727 define RTC_FLAG_WUTF ((uint32_t)0x00000400)
  0031e2: line 728 define RTC_FLAG_ALRBF ((uint32_t)0x00000200)
  00320b: line 729 define RTC_FLAG_ALRAF ((uint32_t)0x00000100)
  003234: line 730 define RTC_FLAG_INITF ((uint32_t)0x00000040)
  00325d: line 731 define RTC_FLAG_RSF ((uint32_t)0x00000020)
  003284: line 732 define RTC_FLAG_INITS ((uint32_t)0x00000010)
  0032ad: line 733 define RTC_FLAG_SHPF ((uint32_t)0x00000008)
  0032d5: line 734 define RTC_FLAG_WUTWF ((uint32_t)0x00000004)
  0032fe: line 735 define RTC_FLAG_ALRBWF ((uint32_t)0x00000002)
  003328: line 736 define RTC_FLAG_ALRAWF ((uint32_t)0x00000001)
  003352: line 737 define IS_RTC_GET_FLAG(FLAG) (((FLAG) == RTC_FLAG_TSOVF) || ((FLAG) == RTC_FLAG_TSF) || ((FLAG) == RTC_FLAG_WUTF) || ((FLAG) == RTC_FLAG_ALRBF) || ((FLAG) == RTC_FLAG_ALRAF) || ((FLAG) == RTC_FLAG_INITF) || ((FLAG) == RTC_FLAG_RSF) || ((FLAG) == RTC_FLAG_WUTWF) || ((FLAG) == RTC_FLAG_ALRBWF) || ((FLAG) == RTC_FLAG_ALRAWF) || ((FLAG) == RTC_FLAG_TAMP1F) || ((FLAG) == RTC_FLAG_RECALPF) || ((FLAG) == RTC_FLAG_TAMP2F) ||((FLAG) == RTC_FLAG_SHPF))
  00350d: line 744 define IS_RTC_CLEAR_FLAG(FLAG) (((FLAG) != (uint32_t)RESET) && (((FLAG) & 0xFFFF00DF) == (uint32_t)RESET))
  003574: line 752 define RTC_IT_TS ((uint32_t)0x00008000)
  003598: line 753 define RTC_IT_WUT ((uint32_t)0x00004000)
  0035bd: line 754 define RTC_IT_ALRB ((uint32_t)0x00002000)
  0035e3: line 755 define RTC_IT_ALRA ((uint32_t)0x00001000)
  003609: line 756 define RTC_IT_TAMP ((uint32_t)0x00000004)
  00362f: line 757 define RTC_IT_TAMP1 ((uint32_t)0x00020000)
  003656: line 758 define RTC_IT_TAMP2 ((uint32_t)0x00040000)
  00367d: line 760 define IS_RTC_CONFIG_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFFF0FFB) == (uint32_t)RESET))
  0036dd: line 761 define IS_RTC_GET_IT(IT) (((IT) == RTC_IT_TS) || ((IT) == RTC_IT_WUT) || ((IT) == RTC_IT_ALRB) || ((IT) == RTC_IT_ALRA) || ((IT) == RTC_IT_TAMP1) || ((IT) == RTC_IT_TAMP2))
  003786: line 764 define IS_RTC_CLEAR_IT(IT) (((IT) != (uint32_t)RESET) && (((IT) & 0xFFF90FFF) == (uint32_t)RESET))
  0037e5: line 773 define RTC_DigitalCalibConfig RTC_CoarseCalibConfig
  003815: line 774 define RTC_DigitalCalibCmd RTC_CoarseCalibCmd
  00383f: end include
  003840: end of translation unit


** Section #100 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_rtc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 74 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rtc.h:1.0 [


** Section #101 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 768 bytes

  000000: Header:
    size 0x2fc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rtc.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x18d
  000140:     DW_AT_byte_size 0xc
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name RTC_HourFormat
  000151:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000156:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000159:     30  = 0xd (DW_TAG_member)
  00015a:       DW_AT_name RTC_AsynchPrediv
  00016b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000170:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000173:     30  = 0xd (DW_TAG_member)
  000174:       DW_AT_name RTC_SynchPrediv
  000184:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000189:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00018c:     0  null
  00018d:   80  = 0x16 (DW_TAG_typedef)
  00018e:     DW_AT_name RTC_InitTypeDef
  00019e:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0001a1:     DW_AT_decl_file 0x1
  0001a2:     DW_AT_decl_line 0x3f
  0001a3:     DW_AT_decl_column 0x2
  0001a4:   42  = 0x13 (DW_TAG_structure_type)
  0001a5:     DW_AT_sibling 0x1f7
  0001a7:     DW_AT_byte_size 0x4
  0001a8:     30  = 0xd (DW_TAG_member)
  0001a9:       DW_AT_name RTC_Hours
  0001b3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001bb:     30  = 0xd (DW_TAG_member)
  0001bc:       DW_AT_name RTC_Minutes
  0001c8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  0001d0:     30  = 0xd (DW_TAG_member)
  0001d1:       DW_AT_name RTC_Seconds
  0001dd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0001e5:     30  = 0xd (DW_TAG_member)
  0001e6:       DW_AT_name RTC_H12
  0001ee:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  0001f6:     0  null
  0001f7:   80  = 0x16 (DW_TAG_typedef)
  0001f8:     DW_AT_name RTC_TimeTypeDef
  000208:     DW_AT_type indirect DW_FORM_ref2 0x1a4
  00020b:     DW_AT_decl_file 0x1
  00020c:     DW_AT_decl_line 0x53
  00020d:     DW_AT_decl_column 0x2
  00020e:   42  = 0x13 (DW_TAG_structure_type)
  00020f:     DW_AT_sibling 0x25f
  000211:     DW_AT_byte_size 0x4
  000212:     30  = 0xd (DW_TAG_member)
  000213:       DW_AT_name RTC_WeekDay
  00021f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000224:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000227:     30  = 0xd (DW_TAG_member)
  000228:       DW_AT_name RTC_Month
  000232:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000237:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  00023a:     30  = 0xd (DW_TAG_member)
  00023b:       DW_AT_name RTC_Date
  000244:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000249:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00024c:     30  = 0xd (DW_TAG_member)
  00024d:       DW_AT_name RTC_Year
  000256:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00025b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  00025e:     0  null
  00025f:   80  = 0x16 (DW_TAG_typedef)
  000260:     DW_AT_name RTC_DateTypeDef
  000270:     DW_AT_type indirect DW_FORM_ref2 0x20e
  000273:     DW_AT_decl_file 0x1
  000274:     DW_AT_decl_line 0x65
  000275:     DW_AT_decl_column 0x2
  000276:   42  = 0x13 (DW_TAG_structure_type)
  000277:     DW_AT_sibling 0x2e6
  000279:     DW_AT_byte_size 0x10
  00027a:     30  = 0xd (DW_TAG_member)
  00027b:       DW_AT_name RTC_AlarmTime
  000289:       DW_AT_type indirect DW_FORM_ref2 0x1f7
  00028c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00028f:     30  = 0xd (DW_TAG_member)
  000290:       DW_AT_name RTC_AlarmMask
  00029e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002a3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002a6:     30  = 0xd (DW_TAG_member)
  0002a7:       DW_AT_name RTC_AlarmDateWeekDaySel
  0002bf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002c7:     30  = 0xd (DW_TAG_member)
  0002c8:       DW_AT_name RTC_AlarmDateWeekDay
  0002dd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002e5:     0  null
  0002e6:   80  = 0x16 (DW_TAG_typedef)
  0002e7:     DW_AT_name RTC_AlarmTypeDef
  0002f8:     DW_AT_type indirect DW_FORM_ref2 0x276
  0002fb:     DW_AT_decl_file 0x1
  0002fc:     DW_AT_decl_line 0x79
  0002fd:     DW_AT_decl_column 0x2
  0002fe:   0  null
  0002ff: 0  padding


** Section #210 '.rel.debug_info' (SHT_REL)
    Size   : 136 bytes (alignment 4)
    Symbol table #174 '.symtab'
    17 relocations applied to section #101 '.debug_info'


** Section #102 '__ARM_grp.stm32f4xx_sdio.h.2_gw5000_bK_YPXcYqi6_n00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #103 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 8436 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_SDIO_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 126 define SDIO_ClockEdge_Rising ((uint32_t)0x00000000)
  00004c: line 127 define SDIO_ClockEdge_Falling ((uint32_t)0x00002000)
  00007c: line 128 define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || ((EDGE) == SDIO_ClockEdge_Falling))
  0000e2: line 138 define SDIO_ClockBypass_Disable ((uint32_t)0x00000000)
  000115: line 139 define SDIO_ClockBypass_Enable ((uint32_t)0x00000400)
  000147: line 140 define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || ((BYPASS) == SDIO_ClockBypass_Enable))
  0001b9: line 150 define SDIO_ClockPowerSave_Disable ((uint32_t)0x00000000)
  0001ef: line 151 define SDIO_ClockPowerSave_Enable ((uint32_t)0x00000200)
  000224: line 152 define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || ((SAVE) == SDIO_ClockPowerSave_Enable))
  00029a: line 162 define SDIO_BusWide_1b ((uint32_t)0x00000000)
  0002c4: line 163 define SDIO_BusWide_4b ((uint32_t)0x00000800)
  0002ee: line 164 define SDIO_BusWide_8b ((uint32_t)0x00001000)
  000318: line 165 define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || ((WIDE) == SDIO_BusWide_8b))
  00038e: line 176 define SDIO_HardwareFlowControl_Disable ((uint32_t)0x00000000)
  0003c9: line 177 define SDIO_HardwareFlowControl_Enable ((uint32_t)0x00004000)
  000403: line 178 define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || ((CONTROL) == SDIO_HardwareFlowControl_Enable))
  000491: line 188 define SDIO_PowerState_OFF ((uint32_t)0x00000000)
  0004bf: line 189 define SDIO_PowerState_ON ((uint32_t)0x00000003)
  0004ec: line 190 define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON))
  000550: line 200 define SDIO_IT_CCRCFAIL ((uint32_t)0x00000001)
  00057b: line 201 define SDIO_IT_DCRCFAIL ((uint32_t)0x00000002)
  0005a6: line 202 define SDIO_IT_CTIMEOUT ((uint32_t)0x00000004)
  0005d1: line 203 define SDIO_IT_DTIMEOUT ((uint32_t)0x00000008)
  0005fc: line 204 define SDIO_IT_TXUNDERR ((uint32_t)0x00000010)
  000627: line 205 define SDIO_IT_RXOVERR ((uint32_t)0x00000020)
  000651: line 206 define SDIO_IT_CMDREND ((uint32_t)0x00000040)
  00067b: line 207 define SDIO_IT_CMDSENT ((uint32_t)0x00000080)
  0006a5: line 208 define SDIO_IT_DATAEND ((uint32_t)0x00000100)
  0006cf: line 209 define SDIO_IT_STBITERR ((uint32_t)0x00000200)
  0006fa: line 210 define SDIO_IT_DBCKEND ((uint32_t)0x00000400)
  000724: line 211 define SDIO_IT_CMDACT ((uint32_t)0x00000800)
  00074d: line 212 define SDIO_IT_TXACT ((uint32_t)0x00001000)
  000775: line 213 define SDIO_IT_RXACT ((uint32_t)0x00002000)
  00079d: line 214 define SDIO_IT_TXFIFOHE ((uint32_t)0x00004000)
  0007c8: line 215 define SDIO_IT_RXFIFOHF ((uint32_t)0x00008000)
  0007f3: line 216 define SDIO_IT_TXFIFOF ((uint32_t)0x00010000)
  00081d: line 217 define SDIO_IT_RXFIFOF ((uint32_t)0x00020000)
  000847: line 218 define SDIO_IT_TXFIFOE ((uint32_t)0x00040000)
  000871: line 219 define SDIO_IT_RXFIFOE ((uint32_t)0x00080000)
  00089b: line 220 define SDIO_IT_TXDAVL ((uint32_t)0x00100000)
  0008c4: line 221 define SDIO_IT_RXDAVL ((uint32_t)0x00200000)
  0008ed: line 222 define SDIO_IT_SDIOIT ((uint32_t)0x00400000)
  000916: line 223 define SDIO_IT_CEATAEND ((uint32_t)0x00800000)
  000941: line 224 define IS_SDIO_IT(IT) ((((IT) & (uint32_t)0xFF000000) == 0x00) && ((IT) != (uint32_t)0x00))
  000999: line 233 define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40)
  0009c6: line 242 define SDIO_Response_No ((uint32_t)0x00000000)
  0009f1: line 243 define SDIO_Response_Short ((uint32_t)0x00000040)
  000a1f: line 244 define SDIO_Response_Long ((uint32_t)0x000000C0)
  000a4c: line 245 define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || ((RESPONSE) == SDIO_Response_Short) || ((RESPONSE) == SDIO_Response_Long))
  000ada: line 256 define SDIO_Wait_No ((uint32_t)0x00000000)
  000b01: line 257 define SDIO_Wait_IT ((uint32_t)0x00000100)
  000b28: line 258 define SDIO_Wait_Pend ((uint32_t)0x00000200)
  000b51: line 259 define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || ((WAIT) == SDIO_Wait_Pend))
  000bbc: line 269 define SDIO_CPSM_Disable ((uint32_t)0x00000000)
  000be8: line 270 define SDIO_CPSM_Enable ((uint32_t)0x00000400)
  000c13: line 271 define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable))
  000c69: line 280 define SDIO_RESP1 ((uint32_t)0x00000000)
  000c8e: line 281 define SDIO_RESP2 ((uint32_t)0x00000004)
  000cb3: line 282 define SDIO_RESP3 ((uint32_t)0x00000008)
  000cd8: line 283 define SDIO_RESP4 ((uint32_t)0x0000000C)
  000cfd: line 284 define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4))
  000d7a: line 294 define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF)
  000db2: line 303 define SDIO_DataBlockSize_1b ((uint32_t)0x00000000)
  000de2: line 304 define SDIO_DataBlockSize_2b ((uint32_t)0x00000010)
  000e12: line 305 define SDIO_DataBlockSize_4b ((uint32_t)0x00000020)
  000e42: line 306 define SDIO_DataBlockSize_8b ((uint32_t)0x00000030)
  000e72: line 307 define SDIO_DataBlockSize_16b ((uint32_t)0x00000040)
  000ea3: line 308 define SDIO_DataBlockSize_32b ((uint32_t)0x00000050)
  000ed4: line 309 define SDIO_DataBlockSize_64b ((uint32_t)0x00000060)
  000f05: line 310 define SDIO_DataBlockSize_128b ((uint32_t)0x00000070)
  000f37: line 311 define SDIO_DataBlockSize_256b ((uint32_t)0x00000080)
  000f69: line 312 define SDIO_DataBlockSize_512b ((uint32_t)0x00000090)
  000f9b: line 313 define SDIO_DataBlockSize_1024b ((uint32_t)0x000000A0)
  000fce: line 314 define SDIO_DataBlockSize_2048b ((uint32_t)0x000000B0)
  001001: line 315 define SDIO_DataBlockSize_4096b ((uint32_t)0x000000C0)
  001034: line 316 define SDIO_DataBlockSize_8192b ((uint32_t)0x000000D0)
  001067: line 317 define SDIO_DataBlockSize_16384b ((uint32_t)0x000000E0)
  00109b: line 318 define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || ((SIZE) == SDIO_DataBlockSize_2b) || ((SIZE) == SDIO_DataBlockSize_4b) || ((SIZE) == SDIO_DataBlockSize_8b) || ((SIZE) == SDIO_DataBlockSize_16b) || ((SIZE) == SDIO_DataBlockSize_32b) || ((SIZE) == SDIO_DataBlockSize_64b) || ((SIZE) == SDIO_DataBlockSize_128b) || ((SIZE) == SDIO_DataBlockSize_256b) || ((SIZE) == SDIO_DataBlockSize_512b) || ((SIZE) == SDIO_DataBlockSize_1024b) || ((SIZE) == SDIO_DataBlockSize_2048b) || ((SIZE) == SDIO_DataBlockSize_4096b) || ((SIZE) == SDIO_DataBlockSize_8192b) || ((SIZE) == SDIO_DataBlockSize_16384b))
  0012fa: line 341 define SDIO_TransferDir_ToCard ((uint32_t)0x00000000)
  00132c: line 342 define SDIO_TransferDir_ToSDIO ((uint32_t)0x00000002)
  00135e: line 343 define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || ((DIR) == SDIO_TransferDir_ToSDIO))
  0013c6: line 353 define SDIO_TransferMode_Block ((uint32_t)0x00000000)
  0013f8: line 354 define SDIO_TransferMode_Stream ((uint32_t)0x00000004)
  00142b: line 355 define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || ((MODE) == SDIO_TransferMode_Block))
  001498: line 365 define SDIO_DPSM_Disable ((uint32_t)0x00000000)
  0014c4: line 366 define SDIO_DPSM_Enable ((uint32_t)0x00000001)
  0014ef: line 367 define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable))
  001545: line 376 define SDIO_FLAG_CCRCFAIL ((uint32_t)0x00000001)
  001572: line 377 define SDIO_FLAG_DCRCFAIL ((uint32_t)0x00000002)
  00159f: line 378 define SDIO_FLAG_CTIMEOUT ((uint32_t)0x00000004)
  0015cc: line 379 define SDIO_FLAG_DTIMEOUT ((uint32_t)0x00000008)
  0015f9: line 380 define SDIO_FLAG_TXUNDERR ((uint32_t)0x00000010)
  001626: line 381 define SDIO_FLAG_RXOVERR ((uint32_t)0x00000020)
  001652: line 382 define SDIO_FLAG_CMDREND ((uint32_t)0x00000040)
  00167e: line 383 define SDIO_FLAG_CMDSENT ((uint32_t)0x00000080)
  0016aa: line 384 define SDIO_FLAG_DATAEND ((uint32_t)0x00000100)
  0016d6: line 385 define SDIO_FLAG_STBITERR ((uint32_t)0x00000200)
  001703: line 386 define SDIO_FLAG_DBCKEND ((uint32_t)0x00000400)
  00172f: line 387 define SDIO_FLAG_CMDACT ((uint32_t)0x00000800)
  00175a: line 388 define SDIO_FLAG_TXACT ((uint32_t)0x00001000)
  001784: line 389 define SDIO_FLAG_RXACT ((uint32_t)0x00002000)
  0017ae: line 390 define SDIO_FLAG_TXFIFOHE ((uint32_t)0x00004000)
  0017db: line 391 define SDIO_FLAG_RXFIFOHF ((uint32_t)0x00008000)
  001808: line 392 define SDIO_FLAG_TXFIFOF ((uint32_t)0x00010000)
  001834: line 393 define SDIO_FLAG_RXFIFOF ((uint32_t)0x00020000)
  001860: line 394 define SDIO_FLAG_TXFIFOE ((uint32_t)0x00040000)
  00188c: line 395 define SDIO_FLAG_RXFIFOE ((uint32_t)0x00080000)
  0018b8: line 396 define SDIO_FLAG_TXDAVL ((uint32_t)0x00100000)
  0018e3: line 397 define SDIO_FLAG_RXDAVL ((uint32_t)0x00200000)
  00190e: line 398 define SDIO_FLAG_SDIOIT ((uint32_t)0x00400000)
  001939: line 399 define SDIO_FLAG_CEATAEND ((uint32_t)0x00800000)
  001966: line 400 define IS_SDIO_FLAG(FLAG) (((FLAG) == SDIO_FLAG_CCRCFAIL) || ((FLAG) == SDIO_FLAG_DCRCFAIL) || ((FLAG) == SDIO_FLAG_CTIMEOUT) || ((FLAG) == SDIO_FLAG_DTIMEOUT) || ((FLAG) == SDIO_FLAG_TXUNDERR) || ((FLAG) == SDIO_FLAG_RXOVERR) || ((FLAG) == SDIO_FLAG_CMDREND) || ((FLAG) == SDIO_FLAG_CMDSENT) || ((FLAG) == SDIO_FLAG_DATAEND) || ((FLAG) == SDIO_FLAG_STBITERR) || ((FLAG) == SDIO_FLAG_DBCKEND) || ((FLAG) == SDIO_FLAG_CMDACT) || ((FLAG) == SDIO_FLAG_TXACT) || ((FLAG) == SDIO_FLAG_RXACT) || ((FLAG) == SDIO_FLAG_TXFIFOHE) || ((FLAG) == SDIO_FLAG_RXFIFOHF) || ((FLAG) == SDIO_FLAG_TXFIFOF) || ((FLAG) == SDIO_FLAG_RXFIFOF) || ((FLAG) == SDIO_FLAG_TXFIFOE) || ((FLAG) == SDIO_FLAG_RXFIFOE) || ((FLAG) == SDIO_FLAG_TXDAVL) || ((FLAG) == SDIO_FLAG_RXDAVL) || ((FLAG) == SDIO_FLAG_SDIOIT) || ((FLAG) == SDIO_FLAG_CEATAEND))
  001c94: line 425 define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFF3FF800) == 0x00) && ((FLAG) != (uint32_t)0x00))
  001cfa: line 427 define IS_SDIO_GET_IT(IT) (((IT) == SDIO_IT_CCRCFAIL) || ((IT) == SDIO_IT_DCRCFAIL) || ((IT) == SDIO_IT_CTIMEOUT) || ((IT) == SDIO_IT_DTIMEOUT) || ((IT) == SDIO_IT_TXUNDERR) || ((IT) == SDIO_IT_RXOVERR) || ((IT) == SDIO_IT_CMDREND) || ((IT) == SDIO_IT_CMDSENT) || ((IT) == SDIO_IT_DATAEND) || ((IT) == SDIO_IT_STBITERR) || ((IT) == SDIO_IT_DBCKEND) || ((IT) == SDIO_IT_CMDACT) || ((IT) == SDIO_IT_TXACT) || ((IT) == SDIO_IT_RXACT) || ((IT) == SDIO_IT_TXFIFOHE) || ((IT) == SDIO_IT_RXFIFOHF) || ((IT) == SDIO_IT_TXFIFOF) || ((IT) == SDIO_IT_RXFIFOF) || ((IT) == SDIO_IT_TXFIFOE) || ((IT) == SDIO_IT_RXFIFOE) || ((IT) == SDIO_IT_TXDAVL) || ((IT) == SDIO_IT_RXDAVL) || ((IT) == SDIO_IT_SDIOIT) || ((IT) == SDIO_IT_CEATAEND))
  001fc8: line 452 define IS_SDIO_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFF3FF800) == 0x00) && ((IT) != (uint32_t)0x00))
  002026: line 462 define SDIO_ReadWaitMode_DATA2 ((uint32_t)0x00000000)
  002058: line 463 define SDIO_ReadWaitMode_CLK ((uint32_t)0x00000001)
  002088: line 464 define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || ((MODE) == SDIO_ReadWaitMode_DATA2))
  0020f2: end include
  0020f3: end of translation unit


** Section #104 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_sdio.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 64 69 6f 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_sdio.h:1.0


** Section #105 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 832 bytes

  000000: Header:
    size 0x33c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_sdio.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   42  = 0x13 (DW_TAG_structure_type)
  00013f:     DW_AT_sibling 0x1e1
  000141:     DW_AT_byte_size 0x18
  000142:     30  = 0xd (DW_TAG_member)
  000143:       DW_AT_name SDIO_ClockEdge
  000152:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000157:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015a:     30  = 0xd (DW_TAG_member)
  00015b:       DW_AT_name SDIO_ClockBypass
  00016c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000171:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000174:     30  = 0xd (DW_TAG_member)
  000175:       DW_AT_name SDIO_ClockPowerSave
  000189:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000191:     30  = 0xd (DW_TAG_member)
  000192:       DW_AT_name SDIO_BusWide
  00019f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001a7:     30  = 0xd (DW_TAG_member)
  0001a8:       DW_AT_name SDIO_HardwareFlowControl
  0001c1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001c9:     30  = 0xd (DW_TAG_member)
  0001ca:       DW_AT_name SDIO_ClockDiv
  0001d8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001dd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001e0:     0  null
  0001e1:   80  = 0x16 (DW_TAG_typedef)
  0001e2:     DW_AT_name SDIO_InitTypeDef
  0001f3:     DW_AT_type indirect DW_FORM_ref2 0x13e
  0001f6:     DW_AT_decl_file 0x1
  0001f7:     DW_AT_decl_line 0x48
  0001f8:     DW_AT_decl_column 0x3
  0001f9:   42  = 0x13 (DW_TAG_structure_type)
  0001fa:     DW_AT_sibling 0x269
  0001fc:     DW_AT_byte_size 0x14
  0001fd:     30  = 0xd (DW_TAG_member)
  0001fe:       DW_AT_name SDIO_Argument
  00020c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000211:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000214:     30  = 0xd (DW_TAG_member)
  000215:       DW_AT_name SDIO_CmdIndex
  000223:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000228:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00022b:     30  = 0xd (DW_TAG_member)
  00022c:       DW_AT_name SDIO_Response
  00023a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000242:     30  = 0xd (DW_TAG_member)
  000243:       DW_AT_name SDIO_Wait
  00024d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000252:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000255:     30  = 0xd (DW_TAG_member)
  000256:       DW_AT_name SDIO_CPSM
  000260:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000265:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000268:     0  null
  000269:   80  = 0x16 (DW_TAG_typedef)
  00026a:     DW_AT_name SDIO_CmdInitTypeDef
  00027e:     DW_AT_type indirect DW_FORM_ref2 0x1f9
  000281:     DW_AT_decl_file 0x1
  000282:     DW_AT_decl_line 0x5c
  000283:     DW_AT_decl_column 0x3
  000284:   42  = 0x13 (DW_TAG_structure_type)
  000285:     DW_AT_sibling 0x320
  000287:     DW_AT_byte_size 0x18
  000288:     30  = 0xd (DW_TAG_member)
  000289:       DW_AT_name SDIO_DataTimeOut
  00029a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00029f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002a2:     30  = 0xd (DW_TAG_member)
  0002a3:       DW_AT_name SDIO_DataLength
  0002b3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002bb:     30  = 0xd (DW_TAG_member)
  0002bc:       DW_AT_name SDIO_DataBlockSize
  0002cf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002d7:     30  = 0xd (DW_TAG_member)
  0002d8:       DW_AT_name SDIO_TransferDir
  0002e9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002f1:     30  = 0xd (DW_TAG_member)
  0002f2:       DW_AT_name SDIO_TransferMode
  000304:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000309:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00030c:     30  = 0xd (DW_TAG_member)
  00030d:       DW_AT_name SDIO_DPSM
  000317:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00031c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00031f:     0  null
  000320:   80  = 0x16 (DW_TAG_typedef)
  000321:     DW_AT_name SDIO_DataInitTypeDef
  000336:     DW_AT_type indirect DW_FORM_ref2 0x284
  000339:     DW_AT_decl_file 0x1
  00033a:     DW_AT_decl_line 0x71
  00033b:     DW_AT_decl_column 0x3
  00033c:   0  null
  00033d: 0  padding
  00033e: 0  padding
  00033f: 0  padding


** Section #211 '.rel.debug_info' (SHT_REL)
    Size   : 160 bytes (alignment 4)
    Symbol table #174 '.symtab'
    20 relocations applied to section #105 '.debug_info'


** Section #106 '__ARM_grp.stm32f4xx_spi.h.2_k15000_akQKVUOj0I2_l00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #107 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7512 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_SPI_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 119 define IS_SPI_ALL_PERIPH(PERIPH) (((PERIPH) == SPI1) || ((PERIPH) == SPI2) || ((PERIPH) == SPI3) || ((PERIPH) == SPI4) || ((PERIPH) == SPI5) || ((PERIPH) == SPI6))
  0000bb: line 126 define IS_SPI_ALL_PERIPH_EXT(PERIPH) (((PERIPH) == SPI1) || ((PERIPH) == SPI2) || ((PERIPH) == SPI3) || ((PERIPH) == SPI4) || ((PERIPH) == SPI5) || ((PERIPH) == SPI6) || ((PERIPH) == I2S2ext) || ((PERIPH) == I2S3ext))
  000190: line 135 define IS_SPI_23_PERIPH(PERIPH) (((PERIPH) == SPI2) || ((PERIPH) == SPI3))
  0001d7: line 138 define IS_SPI_23_PERIPH_EXT(PERIPH) (((PERIPH) == SPI2) || ((PERIPH) == SPI3) || ((PERIPH) == I2S2ext) || ((PERIPH) == I2S3ext))
  000254: line 143 define IS_I2S_EXT_PERIPH(PERIPH) (((PERIPH) == I2S2ext) || ((PERIPH) == I2S3ext))
  0002a2: line 151 define SPI_Direction_2Lines_FullDuplex ((uint16_t)0x0000)
  0002d8: line 152 define SPI_Direction_2Lines_RxOnly ((uint16_t)0x0400)
  00030a: line 153 define SPI_Direction_1Line_Rx ((uint16_t)0x8000)
  000337: line 154 define SPI_Direction_1Line_Tx ((uint16_t)0xC000)
  000364: line 155 define IS_SPI_DIRECTION_MODE(MODE) (((MODE) == SPI_Direction_2Lines_FullDuplex) || ((MODE) == SPI_Direction_2Lines_RxOnly) || ((MODE) == SPI_Direction_1Line_Rx) || ((MODE) == SPI_Direction_1Line_Tx))
  000428: line 167 define SPI_Mode_Master ((uint16_t)0x0104)
  00044e: line 168 define SPI_Mode_Slave ((uint16_t)0x0000)
  000473: line 169 define IS_SPI_MODE(MODE) (((MODE) == SPI_Mode_Master) || ((MODE) == SPI_Mode_Slave))
  0004c4: line 179 define SPI_DataSize_16b ((uint16_t)0x0800)
  0004eb: line 180 define SPI_DataSize_8b ((uint16_t)0x0000)
  000511: line 181 define IS_SPI_DATASIZE(DATASIZE) (((DATASIZE) == SPI_DataSize_16b) || ((DATASIZE) == SPI_DataSize_8b))
  000574: line 191 define SPI_CPOL_Low ((uint16_t)0x0000)
  000597: line 192 define SPI_CPOL_High ((uint16_t)0x0002)
  0005bb: line 193 define IS_SPI_CPOL(CPOL) (((CPOL) == SPI_CPOL_Low) || ((CPOL) == SPI_CPOL_High))
  000608: line 203 define SPI_CPHA_1Edge ((uint16_t)0x0000)
  00062d: line 204 define SPI_CPHA_2Edge ((uint16_t)0x0001)
  000652: line 205 define IS_SPI_CPHA(CPHA) (((CPHA) == SPI_CPHA_1Edge) || ((CPHA) == SPI_CPHA_2Edge))
  0006a2: line 215 define SPI_NSS_Soft ((uint16_t)0x0200)
  0006c5: line 216 define SPI_NSS_Hard ((uint16_t)0x0000)
  0006e8: line 217 define IS_SPI_NSS(NSS) (((NSS) == SPI_NSS_Soft) || ((NSS) == SPI_NSS_Hard))
  000730: line 227 define SPI_BaudRatePrescaler_2 ((uint16_t)0x0000)
  00075e: line 228 define SPI_BaudRatePrescaler_4 ((uint16_t)0x0008)
  00078c: line 229 define SPI_BaudRatePrescaler_8 ((uint16_t)0x0010)
  0007ba: line 230 define SPI_BaudRatePrescaler_16 ((uint16_t)0x0018)
  0007e9: line 231 define SPI_BaudRatePrescaler_32 ((uint16_t)0x0020)
  000818: line 232 define SPI_BaudRatePrescaler_64 ((uint16_t)0x0028)
  000847: line 233 define SPI_BaudRatePrescaler_128 ((uint16_t)0x0030)
  000877: line 234 define SPI_BaudRatePrescaler_256 ((uint16_t)0x0038)
  0008a7: line 235 define IS_SPI_BAUDRATE_PRESCALER(PRESCALER) (((PRESCALER) == SPI_BaudRatePrescaler_2) || ((PRESCALER) == SPI_BaudRatePrescaler_4) || ((PRESCALER) == SPI_BaudRatePrescaler_8) || ((PRESCALER) == SPI_BaudRatePrescaler_16) || ((PRESCALER) == SPI_BaudRatePrescaler_32) || ((PRESCALER) == SPI_BaudRatePrescaler_64) || ((PRESCALER) == SPI_BaudRatePrescaler_128) || ((PRESCALER) == SPI_BaudRatePrescaler_256))
  000a35: line 251 define SPI_FirstBit_MSB ((uint16_t)0x0000)
  000a5c: line 252 define SPI_FirstBit_LSB ((uint16_t)0x0080)
  000a83: line 253 define IS_SPI_FIRST_BIT(BIT) (((BIT) == SPI_FirstBit_MSB) || ((BIT) == SPI_FirstBit_LSB))
  000ad9: line 263 define I2S_Mode_SlaveTx ((uint16_t)0x0000)
  000b00: line 264 define I2S_Mode_SlaveRx ((uint16_t)0x0100)
  000b27: line 265 define I2S_Mode_MasterTx ((uint16_t)0x0200)
  000b4f: line 266 define I2S_Mode_MasterRx ((uint16_t)0x0300)
  000b77: line 267 define IS_I2S_MODE(MODE) (((MODE) == I2S_Mode_SlaveTx) || ((MODE) == I2S_Mode_SlaveRx) || ((MODE) == I2S_Mode_MasterTx)|| ((MODE) == I2S_Mode_MasterRx))
  000c0c: line 280 define I2S_Standard_Phillips ((uint16_t)0x0000)
  000c38: line 281 define I2S_Standard_MSB ((uint16_t)0x0010)
  000c5f: line 282 define I2S_Standard_LSB ((uint16_t)0x0020)
  000c86: line 283 define I2S_Standard_PCMShort ((uint16_t)0x0030)
  000cb2: line 284 define I2S_Standard_PCMLong ((uint16_t)0x00B0)
  000cdd: line 285 define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_Standard_Phillips) || ((STANDARD) == I2S_Standard_MSB) || ((STANDARD) == I2S_Standard_LSB) || ((STANDARD) == I2S_Standard_PCMShort) || ((STANDARD) == I2S_Standard_PCMLong))
  000dbb: line 298 define I2S_DataFormat_16b ((uint16_t)0x0000)
  000de4: line 299 define I2S_DataFormat_16bextended ((uint16_t)0x0001)
  000e15: line 300 define I2S_DataFormat_24b ((uint16_t)0x0003)
  000e3e: line 301 define I2S_DataFormat_32b ((uint16_t)0x0005)
  000e67: line 302 define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DataFormat_16b) || ((FORMAT) == I2S_DataFormat_16bextended) || ((FORMAT) == I2S_DataFormat_24b) || ((FORMAT) == I2S_DataFormat_32b))
  000f1c: line 314 define I2S_MCLKOutput_Enable ((uint16_t)0x0200)
  000f48: line 315 define I2S_MCLKOutput_Disable ((uint16_t)0x0000)
  000f75: line 316 define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOutput_Enable) || ((OUTPUT) == I2S_MCLKOutput_Disable))
  000fe1: line 326 define I2S_AudioFreq_192k ((uint32_t)192000)
  00100a: line 327 define I2S_AudioFreq_96k ((uint32_t)96000)
  001031: line 328 define I2S_AudioFreq_48k ((uint32_t)48000)
  001058: line 329 define I2S_AudioFreq_44k ((uint32_t)44100)
  00107f: line 330 define I2S_AudioFreq_32k ((uint32_t)32000)
  0010a6: line 331 define I2S_AudioFreq_22k ((uint32_t)22050)
  0010cd: line 332 define I2S_AudioFreq_16k ((uint32_t)16000)
  0010f4: line 333 define I2S_AudioFreq_11k ((uint32_t)11025)
  00111b: line 334 define I2S_AudioFreq_8k ((uint32_t)8000)
  001140: line 335 define I2S_AudioFreq_Default ((uint32_t)2)
  001167: line 337 define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AudioFreq_8k) && ((FREQ) <= I2S_AudioFreq_192k)) || ((FREQ) == I2S_AudioFreq_Default))
  0011ea: line 348 define I2S_CPOL_Low ((uint16_t)0x0000)
  00120d: line 349 define I2S_CPOL_High ((uint16_t)0x0008)
  001231: line 350 define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_Low) || ((CPOL) == I2S_CPOL_High))
  00127e: line 360 define SPI_I2S_DMAReq_Tx ((uint16_t)0x0002)
  0012a6: line 361 define SPI_I2S_DMAReq_Rx ((uint16_t)0x0001)
  0012ce: line 362 define IS_SPI_I2S_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFFFC) == 0x00) && ((DMAREQ) != 0x00))
  00132b: line 371 define SPI_NSSInternalSoft_Set ((uint16_t)0x0100)
  001359: line 372 define SPI_NSSInternalSoft_Reset ((uint16_t)0xFEFF)
  001389: line 373 define IS_SPI_NSS_INTERNAL(INTERNAL) (((INTERNAL) == SPI_NSSInternalSoft_Set) || ((INTERNAL) == SPI_NSSInternalSoft_Reset))
  001401: line 383 define SPI_CRC_Tx ((uint8_t)0x00)
  00141f: line 384 define SPI_CRC_Rx ((uint8_t)0x01)
  00143d: line 385 define IS_SPI_CRC(CRC) (((CRC) == SPI_CRC_Tx) || ((CRC) == SPI_CRC_Rx))
  001481: line 394 define SPI_Direction_Rx ((uint16_t)0xBFFF)
  0014a8: line 395 define SPI_Direction_Tx ((uint16_t)0x4000)
  0014cf: line 396 define IS_SPI_DIRECTION(DIRECTION) (((DIRECTION) == SPI_Direction_Rx) || ((DIRECTION) == SPI_Direction_Tx))
  001537: line 406 define SPI_I2S_IT_TXE ((uint8_t)0x71)
  001559: line 407 define SPI_I2S_IT_RXNE ((uint8_t)0x60)
  00157c: line 408 define SPI_I2S_IT_ERR ((uint8_t)0x50)
  00159e: line 409 define I2S_IT_UDR ((uint8_t)0x53)
  0015bc: line 410 define SPI_I2S_IT_TIFRFE ((uint8_t)0x58)
  0015e1: line 412 define IS_SPI_I2S_CONFIG_IT(IT) (((IT) == SPI_I2S_IT_TXE) || ((IT) == SPI_I2S_IT_RXNE) || ((IT) == SPI_I2S_IT_ERR))
  001651: line 416 define SPI_I2S_IT_OVR ((uint8_t)0x56)
  001673: line 417 define SPI_IT_MODF ((uint8_t)0x55)
  001692: line 418 define SPI_IT_CRCERR ((uint8_t)0x54)
  0016b3: line 420 define IS_SPI_I2S_CLEAR_IT(IT) (((IT) == SPI_IT_CRCERR))
  0016e8: line 422 define IS_SPI_I2S_GET_IT(IT) (((IT) == SPI_I2S_IT_RXNE)|| ((IT) == SPI_I2S_IT_TXE) || ((IT) == SPI_IT_CRCERR) || ((IT) == SPI_IT_MODF) || ((IT) == SPI_I2S_IT_OVR) || ((IT) == I2S_IT_UDR) || ((IT) == SPI_I2S_IT_TIFRFE))
  0017bf: line 434 define SPI_I2S_FLAG_RXNE ((uint16_t)0x0001)
  0017e7: line 435 define SPI_I2S_FLAG_TXE ((uint16_t)0x0002)
  00180e: line 436 define I2S_FLAG_CHSIDE ((uint16_t)0x0004)
  001834: line 437 define I2S_FLAG_UDR ((uint16_t)0x0008)
  001857: line 438 define SPI_FLAG_CRCERR ((uint16_t)0x0010)
  00187d: line 439 define SPI_FLAG_MODF ((uint16_t)0x0020)
  0018a1: line 440 define SPI_I2S_FLAG_OVR ((uint16_t)0x0040)
  0018c8: line 441 define SPI_I2S_FLAG_BSY ((uint16_t)0x0080)
  0018ef: line 442 define SPI_I2S_FLAG_TIFRFE ((uint16_t)0x0100)
  001919: line 444 define IS_SPI_I2S_CLEAR_FLAG(FLAG) (((FLAG) == SPI_FLAG_CRCERR))
  001956: line 445 define IS_SPI_I2S_GET_FLAG(FLAG) (((FLAG) == SPI_I2S_FLAG_BSY) || ((FLAG) == SPI_I2S_FLAG_OVR) || ((FLAG) == SPI_FLAG_MODF) || ((FLAG) == SPI_FLAG_CRCERR) || ((FLAG) == I2S_FLAG_UDR) || ((FLAG) == I2S_FLAG_CHSIDE) || ((FLAG) == SPI_I2S_FLAG_TXE) || ((FLAG) == SPI_I2S_FLAG_RXNE)|| ((FLAG) == SPI_I2S_FLAG_TIFRFE))
  001a8c: line 458 define IS_SPI_CRC_POLYNOMIAL(POLYNOMIAL) ((POLYNOMIAL) >= 0x1)
  001ac7: line 467 define SPI_DMAReq_Tx SPI_I2S_DMAReq_Tx
  001aea: line 468 define SPI_DMAReq_Rx SPI_I2S_DMAReq_Rx
  001b0d: line 469 define SPI_IT_TXE SPI_I2S_IT_TXE
  001b2a: line 470 define SPI_IT_RXNE SPI_I2S_IT_RXNE
  001b49: line 471 define SPI_IT_ERR SPI_I2S_IT_ERR
  001b66: line 472 define SPI_IT_OVR SPI_I2S_IT_OVR
  001b83: line 473 define SPI_FLAG_RXNE SPI_I2S_FLAG_RXNE
  001ba6: line 474 define SPI_FLAG_TXE SPI_I2S_FLAG_TXE
  001bc7: line 475 define SPI_FLAG_OVR SPI_I2S_FLAG_OVR
  001be8: line 476 define SPI_FLAG_BSY SPI_I2S_FLAG_BSY
  001c09: line 477 define SPI_DeInit SPI_I2S_DeInit
  001c26: line 478 define SPI_ITConfig SPI_I2S_ITConfig
  001c47: line 479 define SPI_DMACmd SPI_I2S_DMACmd
  001c64: line 480 define SPI_SendData SPI_I2S_SendData
  001c85: line 481 define SPI_ReceiveData SPI_I2S_ReceiveData
  001cac: line 482 define SPI_GetFlagStatus SPI_I2S_GetFlagStatus
  001cd7: line 483 define SPI_ClearFlag SPI_I2S_ClearFlag
  001cfa: line 484 define SPI_GetITStatus SPI_I2S_GetITStatus
  001d21: line 485 define SPI_ClearITPendingBit SPI_I2S_ClearITPendingBit
  001d54: end include
  001d55: end of translation unit


** Section #108 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_spi.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 70 69 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_spi.h:1.0 [


** Section #109 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 700 bytes

  000000: Header:
    size 0x2b8 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_spi.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x206
  000140:     DW_AT_byte_size 0x12
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name SPI_Direction
  000150:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000155:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000158:     30  = 0xd (DW_TAG_member)
  000159:       DW_AT_name SPI_Mode
  000162:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000167:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00016a:     30  = 0xd (DW_TAG_member)
  00016b:       DW_AT_name SPI_DataSize
  000178:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000180:     30  = 0xd (DW_TAG_member)
  000181:       DW_AT_name SPI_CPOL
  00018a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000192:     30  = 0xd (DW_TAG_member)
  000193:       DW_AT_name SPI_CPHA
  00019c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001a4:     30  = 0xd (DW_TAG_member)
  0001a5:       DW_AT_name SPI_NSS
  0001ad:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001b5:     30  = 0xd (DW_TAG_member)
  0001b6:       DW_AT_name SPI_BaudRatePrescaler
  0001cc:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001d4:     30  = 0xd (DW_TAG_member)
  0001d5:       DW_AT_name SPI_FirstBit
  0001e2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  0001ea:     30  = 0xd (DW_TAG_member)
  0001eb:       DW_AT_name SPI_CRCPolynomial
  0001fd:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000202:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000205:     0  null
  000206:   80  = 0x16 (DW_TAG_typedef)
  000207:     DW_AT_name SPI_InitTypeDef
  000217:     DW_AT_type indirect DW_FORM_ref2 0x13d
  00021a:     DW_AT_decl_file 0x1
  00021b:     DW_AT_decl_line 0x55
  00021c:     DW_AT_decl_column 0x2
  00021d:   42  = 0x13 (DW_TAG_structure_type)
  00021e:     DW_AT_sibling 0x2a3
  000220:     DW_AT_byte_size 0x10
  000221:     30  = 0xd (DW_TAG_member)
  000222:       DW_AT_name I2S_Mode
  00022b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000230:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000233:     30  = 0xd (DW_TAG_member)
  000234:       DW_AT_name I2S_Standard
  000241:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000246:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000249:     30  = 0xd (DW_TAG_member)
  00024a:       DW_AT_name I2S_DataFormat
  000259:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00025e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000261:     30  = 0xd (DW_TAG_member)
  000262:       DW_AT_name I2S_MCLKOutput
  000271:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000276:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000279:     30  = 0xd (DW_TAG_member)
  00027a:       DW_AT_name I2S_AudioFreq
  000288:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00028d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000290:     30  = 0xd (DW_TAG_member)
  000291:       DW_AT_name I2S_CPOL
  00029a:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00029f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002a2:     0  null
  0002a3:   80  = 0x16 (DW_TAG_typedef)
  0002a4:     DW_AT_name I2S_InitTypeDef
  0002b4:     DW_AT_type indirect DW_FORM_ref2 0x21d
  0002b7:     DW_AT_decl_file 0x1
  0002b8:     DW_AT_decl_line 0x6f
  0002b9:     DW_AT_decl_column 0x2
  0002ba:   0  null
  0002bb: 0  padding


** Section #212 '.rel.debug_info' (SHT_REL)
    Size   : 144 bytes (alignment 4)
    Symbol table #174 '.symtab'
    18 relocations applied to section #109 '.debug_info'


** Section #110 '__ARM_grp.stm32f4xx_syscfg.h.2_EV1000_6JyYbdtcZzb_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #111 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2840 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_SYSCFG_H 
  00001b: include at line 38 - file 2
  00001e: end include
  00001f: line 164 define EXTI_PortSourceGPIOA ((uint8_t)0x00)
  000047: line 165 define EXTI_PortSourceGPIOB ((uint8_t)0x01)
  00006f: line 166 define EXTI_PortSourceGPIOC ((uint8_t)0x02)
  000097: line 167 define EXTI_PortSourceGPIOD ((uint8_t)0x03)
  0000bf: line 168 define EXTI_PortSourceGPIOE ((uint8_t)0x04)
  0000e7: line 169 define EXTI_PortSourceGPIOF ((uint8_t)0x05)
  00010f: line 170 define EXTI_PortSourceGPIOG ((uint8_t)0x06)
  000137: line 171 define EXTI_PortSourceGPIOH ((uint8_t)0x07)
  00015f: line 172 define EXTI_PortSourceGPIOI ((uint8_t)0x08)
  000187: line 173 define EXTI_PortSourceGPIOJ ((uint8_t)0x09)
  0001af: line 174 define EXTI_PortSourceGPIOK ((uint8_t)0x0A)
  0001d7: line 176 define IS_EXTI_PORT_SOURCE(PORTSOURCE) (((PORTSOURCE) == EXTI_PortSourceGPIOA) || ((PORTSOURCE) == EXTI_PortSourceGPIOB) || ((PORTSOURCE) == EXTI_PortSourceGPIOC) || ((PORTSOURCE) == EXTI_PortSourceGPIOD) || ((PORTSOURCE) == EXTI_PortSourceGPIOE) || ((PORTSOURCE) == EXTI_PortSourceGPIOF) || ((PORTSOURCE) == EXTI_PortSourceGPIOG) || ((PORTSOURCE) == EXTI_PortSourceGPIOH) || ((PORTSOURCE) == EXTI_PortSourceGPIOI) || ((PORTSOURCE) == EXTI_PortSourceGPIOJ) || ((PORTSOURCE) == EXTI_PortSourceGPIOK))
  0003c7: line 196 define EXTI_PinSource0 ((uint8_t)0x00)
  0003ea: line 197 define EXTI_PinSource1 ((uint8_t)0x01)
  00040d: line 198 define EXTI_PinSource2 ((uint8_t)0x02)
  000430: line 199 define EXTI_PinSource3 ((uint8_t)0x03)
  000453: line 200 define EXTI_PinSource4 ((uint8_t)0x04)
  000476: line 201 define EXTI_PinSource5 ((uint8_t)0x05)
  000499: line 202 define EXTI_PinSource6 ((uint8_t)0x06)
  0004bc: line 203 define EXTI_PinSource7 ((uint8_t)0x07)
  0004df: line 204 define EXTI_PinSource8 ((uint8_t)0x08)
  000502: line 205 define EXTI_PinSource9 ((uint8_t)0x09)
  000525: line 206 define EXTI_PinSource10 ((uint8_t)0x0A)
  000549: line 207 define EXTI_PinSource11 ((uint8_t)0x0B)
  00056d: line 208 define EXTI_PinSource12 ((uint8_t)0x0C)
  000591: line 209 define EXTI_PinSource13 ((uint8_t)0x0D)
  0005b5: line 210 define EXTI_PinSource14 ((uint8_t)0x0E)
  0005d9: line 211 define EXTI_PinSource15 ((uint8_t)0x0F)
  0005fd: line 212 define IS_EXTI_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == EXTI_PinSource0) || ((PINSOURCE) == EXTI_PinSource1) || ((PINSOURCE) == EXTI_PinSource2) || ((PINSOURCE) == EXTI_PinSource3) || ((PINSOURCE) == EXTI_PinSource4) || ((PINSOURCE) == EXTI_PinSource5) || ((PINSOURCE) == EXTI_PinSource6) || ((PINSOURCE) == EXTI_PinSource7) || ((PINSOURCE) == EXTI_PinSource8) || ((PINSOURCE) == EXTI_PinSource9) || ((PINSOURCE) == EXTI_PinSource10) || ((PINSOURCE) == EXTI_PinSource11) || ((PINSOURCE) == EXTI_PinSource12) || ((PINSOURCE) == EXTI_PinSource13) || ((PINSOURCE) == EXTI_PinSource14) || ((PINSOURCE) == EXTI_PinSource15))
  000863: line 236 define SYSCFG_MemoryRemap_Flash ((uint8_t)0x00)
  00088f: line 237 define SYSCFG_MemoryRemap_SystemFlash ((uint8_t)0x01)
  0008c1: line 238 define SYSCFG_MemoryRemap_SRAM ((uint8_t)0x03)
  0008ec: line 239 define SYSCFG_MemoryRemap_SDRAM ((uint8_t)0x04)
  000918: line 242 define SYSCFG_MemoryRemap_FSMC ((uint8_t)0x02)
  000943: line 254 define IS_SYSCFG_MEMORY_REMAP_CONFING(REMAP) (((REMAP) == SYSCFG_MemoryRemap_Flash) || ((REMAP) == SYSCFG_MemoryRemap_SystemFlash) || ((REMAP) == SYSCFG_MemoryRemap_SRAM) || ((REMAP) == SYSCFG_MemoryRemap_FSMC))
  000a13: line 297 define SYSCFG_ETH_MediaInterface_MII ((uint32_t)0x00000000)
  000a4b: line 298 define SYSCFG_ETH_MediaInterface_RMII ((uint32_t)0x00000001)
  000a84: line 300 define IS_SYSCFG_ETH_MEDIA_INTERFACE(INTERFACE) (((INTERFACE) == SYSCFG_ETH_MediaInterface_MII) || ((INTERFACE) == SYSCFG_ETH_MediaInterface_RMII))
  000b14: end include
  000b15: end of translation unit


** Section #112 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 155
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_syscfg.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 79 73 63 66 67 2e 68 00 01 00 00
  000095:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a4:  file ""                      : 00
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_syscfg.h:1.0


** Section #113 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 324 bytes

  000000: Header:
    size 0x140 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_syscfg.h
  00004e:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000095:   DW_AT_language DW_LANG_C89
  000097:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000138:   DW_AT_macro_info 0x0
  00013c:   DW_AT_stmt_list 0x0
  000140:   0  null
  000141: 0  padding
  000142: 0  padding
  000143: 0  padding


** Section #213 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #113 '.debug_info'


** Section #114 '__ARM_grp.stm32f4xx_tim.h.2_MAa000_KJPpGhCXxCa_v00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #115 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 18712 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_TIM_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 175 define IS_TIM_ALL_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10) || ((PERIPH) == TIM11) || ((PERIPH) == TIM12) || (((PERIPH) == TIM13) || ((PERIPH) == TIM14)))
  000173: line 190 define IS_TIM_LIST1_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM10) || ((PERIPH) == TIM11) || ((PERIPH) == TIM12) || ((PERIPH) == TIM13) || ((PERIPH) == TIM14))
  00029e: line 204 define IS_TIM_LIST2_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8) || ((PERIPH) == TIM9) || ((PERIPH) == TIM12))
  00036d: line 213 define IS_TIM_LIST3_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM8))
  00040f: line 220 define IS_TIM_LIST4_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM8))
  000459: line 223 define IS_TIM_LIST5_PERIPH(PERIPH) (((PERIPH) == TIM1) || ((PERIPH) == TIM2) || ((PERIPH) == TIM3) || ((PERIPH) == TIM4) || ((PERIPH) == TIM5) || ((PERIPH) == TIM6) || ((PERIPH) == TIM7) || ((PERIPH) == TIM8))
  000527: line 232 define IS_TIM_LIST6_PERIPH(TIMx) (((TIMx) == TIM2) || ((TIMx) == TIM5) || ((TIMx) == TIM11))
  000580: line 240 define TIM_OCMode_Timing ((uint16_t)0x0000)
  0005a8: line 241 define TIM_OCMode_Active ((uint16_t)0x0010)
  0005d0: line 242 define TIM_OCMode_Inactive ((uint16_t)0x0020)
  0005fa: line 243 define TIM_OCMode_Toggle ((uint16_t)0x0030)
  000622: line 244 define TIM_OCMode_PWM1 ((uint16_t)0x0060)
  000648: line 245 define TIM_OCMode_PWM2 ((uint16_t)0x0070)
  00066e: line 246 define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2))
  000748: line 252 define IS_TIM_OCM(MODE) (((MODE) == TIM_OCMode_Timing) || ((MODE) == TIM_OCMode_Active) || ((MODE) == TIM_OCMode_Inactive) || ((MODE) == TIM_OCMode_Toggle)|| ((MODE) == TIM_OCMode_PWM1) || ((MODE) == TIM_OCMode_PWM2) || ((MODE) == TIM_ForcedAction_Active) || ((MODE) == TIM_ForcedAction_InActive))
  00086e: line 268 define TIM_OPMode_Single ((uint16_t)0x0008)
  000896: line 269 define TIM_OPMode_Repetitive ((uint16_t)0x0000)
  0008c2: line 270 define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMode_Single) || ((MODE) == TIM_OPMode_Repetitive))
  000920: line 280 define TIM_Channel_1 ((uint16_t)0x0000)
  000944: line 281 define TIM_Channel_2 ((uint16_t)0x0004)
  000968: line 282 define TIM_Channel_3 ((uint16_t)0x0008)
  00098c: line 283 define TIM_Channel_4 ((uint16_t)0x000C)
  0009b0: line 285 define IS_TIM_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3) || ((CHANNEL) == TIM_Channel_4))
  000a4a: line 290 define IS_TIM_PWMI_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2))
  000aa9: line 292 define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL) (((CHANNEL) == TIM_Channel_1) || ((CHANNEL) == TIM_Channel_2) || ((CHANNEL) == TIM_Channel_3))
  000b31: line 303 define TIM_CKD_DIV1 ((uint16_t)0x0000)
  000b54: line 304 define TIM_CKD_DIV2 ((uint16_t)0x0100)
  000b77: line 305 define TIM_CKD_DIV4 ((uint16_t)0x0200)
  000b9a: line 306 define IS_TIM_CKD_DIV(DIV) (((DIV) == TIM_CKD_DIV1) || ((DIV) == TIM_CKD_DIV2) || ((DIV) == TIM_CKD_DIV4))
  000c01: line 317 define TIM_CounterMode_Up ((uint16_t)0x0000)
  000c2a: line 318 define TIM_CounterMode_Down ((uint16_t)0x0010)
  000c55: line 319 define TIM_CounterMode_CenterAligned1 ((uint16_t)0x0020)
  000c8a: line 320 define TIM_CounterMode_CenterAligned2 ((uint16_t)0x0040)
  000cbf: line 321 define TIM_CounterMode_CenterAligned3 ((uint16_t)0x0060)
  000cf4: line 322 define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_CounterMode_Up) || ((MODE) == TIM_CounterMode_Down) || ((MODE) == TIM_CounterMode_CenterAligned1) || ((MODE) == TIM_CounterMode_CenterAligned2) || ((MODE) == TIM_CounterMode_CenterAligned3))
  000de0: line 335 define TIM_OCPolarity_High ((uint16_t)0x0000)
  000e0a: line 336 define TIM_OCPolarity_Low ((uint16_t)0x0002)
  000e33: line 337 define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPolarity_High) || ((POLARITY) == TIM_OCPolarity_Low))
  000e9f: line 347 define TIM_OCNPolarity_High ((uint16_t)0x0000)
  000eca: line 348 define TIM_OCNPolarity_Low ((uint16_t)0x0008)
  000ef4: line 349 define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPolarity_High) || ((POLARITY) == TIM_OCNPolarity_Low))
  000f63: line 359 define TIM_OutputState_Disable ((uint16_t)0x0000)
  000f91: line 360 define TIM_OutputState_Enable ((uint16_t)0x0001)
  000fbe: line 361 define IS_TIM_OUTPUT_STATE(STATE) (((STATE) == TIM_OutputState_Disable) || ((STATE) == TIM_OutputState_Enable))
  00102a: line 371 define TIM_OutputNState_Disable ((uint16_t)0x0000)
  001059: line 372 define TIM_OutputNState_Enable ((uint16_t)0x0004)
  001087: line 373 define IS_TIM_OUTPUTN_STATE(STATE) (((STATE) == TIM_OutputNState_Disable) || ((STATE) == TIM_OutputNState_Enable))
  0010f6: line 383 define TIM_CCx_Enable ((uint16_t)0x0001)
  00111b: line 384 define TIM_CCx_Disable ((uint16_t)0x0000)
  001141: line 385 define IS_TIM_CCX(CCX) (((CCX) == TIM_CCx_Enable) || ((CCX) == TIM_CCx_Disable))
  00118e: line 395 define TIM_CCxN_Enable ((uint16_t)0x0004)
  0011b4: line 396 define TIM_CCxN_Disable ((uint16_t)0x0000)
  0011db: line 397 define IS_TIM_CCXN(CCXN) (((CCXN) == TIM_CCxN_Enable) || ((CCXN) == TIM_CCxN_Disable))
  00122e: line 407 define TIM_Break_Enable ((uint16_t)0x1000)
  001255: line 408 define TIM_Break_Disable ((uint16_t)0x0000)
  00127d: line 409 define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_Break_Enable) || ((STATE) == TIM_Break_Disable))
  0012dc: line 419 define TIM_BreakPolarity_Low ((uint16_t)0x0000)
  001308: line 420 define TIM_BreakPolarity_High ((uint16_t)0x2000)
  001335: line 421 define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BreakPolarity_Low) || ((POLARITY) == TIM_BreakPolarity_High))
  0013aa: line 431 define TIM_AutomaticOutput_Enable ((uint16_t)0x4000)
  0013db: line 432 define TIM_AutomaticOutput_Disable ((uint16_t)0x0000)
  00140d: line 433 define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AutomaticOutput_Enable) || ((STATE) == TIM_AutomaticOutput_Disable))
  00148b: line 443 define TIM_LOCKLevel_OFF ((uint16_t)0x0000)
  0014b3: line 444 define TIM_LOCKLevel_1 ((uint16_t)0x0100)
  0014d9: line 445 define TIM_LOCKLevel_2 ((uint16_t)0x0200)
  0014ff: line 446 define TIM_LOCKLevel_3 ((uint16_t)0x0300)
  001525: line 447 define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLevel_OFF) || ((LEVEL) == TIM_LOCKLevel_1) || ((LEVEL) == TIM_LOCKLevel_2) || ((LEVEL) == TIM_LOCKLevel_3))
  0015c2: line 459 define TIM_OSSIState_Enable ((uint16_t)0x0400)
  0015ed: line 460 define TIM_OSSIState_Disable ((uint16_t)0x0000)
  001619: line 461 define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSIState_Enable) || ((STATE) == TIM_OSSIState_Disable))
  00167f: line 471 define TIM_OSSRState_Enable ((uint16_t)0x0800)
  0016aa: line 472 define TIM_OSSRState_Disable ((uint16_t)0x0000)
  0016d6: line 473 define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSRState_Enable) || ((STATE) == TIM_OSSRState_Disable))
  00173c: line 483 define TIM_OCIdleState_Set ((uint16_t)0x0100)
  001766: line 484 define TIM_OCIdleState_Reset ((uint16_t)0x0000)
  001792: line 485 define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIdleState_Set) || ((STATE) == TIM_OCIdleState_Reset))
  0017f9: line 495 define TIM_OCNIdleState_Set ((uint16_t)0x0200)
  001824: line 496 define TIM_OCNIdleState_Reset ((uint16_t)0x0000)
  001851: line 497 define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIdleState_Set) || ((STATE) == TIM_OCNIdleState_Reset))
  0018bb: line 507 define TIM_ICPolarity_Rising ((uint16_t)0x0000)
  0018e7: line 508 define TIM_ICPolarity_Falling ((uint16_t)0x0002)
  001914: line 509 define TIM_ICPolarity_BothEdge ((uint16_t)0x000A)
  001942: line 510 define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPolarity_Rising) || ((POLARITY) == TIM_ICPolarity_Falling)|| ((POLARITY) == TIM_ICPolarity_BothEdge))
  0019de: line 521 define TIM_ICSelection_DirectTI ((uint16_t)0x0001)
  001a0d: line 523 define TIM_ICSelection_IndirectTI ((uint16_t)0x0002)
  001a3e: line 525 define TIM_ICSelection_TRC ((uint16_t)0x0003)
  001a68: line 526 define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSelection_DirectTI) || ((SELECTION) == TIM_ICSelection_IndirectTI) || ((SELECTION) == TIM_ICSelection_TRC))
  001b0d: line 537 define TIM_ICPSC_DIV1 ((uint16_t)0x0000)
  001b32: line 538 define TIM_ICPSC_DIV2 ((uint16_t)0x0004)
  001b57: line 539 define TIM_ICPSC_DIV4 ((uint16_t)0x0008)
  001b7c: line 540 define TIM_ICPSC_DIV8 ((uint16_t)0x000C)
  001ba1: line 541 define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8))
  001c4e: line 553 define TIM_IT_Update ((uint16_t)0x0001)
  001c72: line 554 define TIM_IT_CC1 ((uint16_t)0x0002)
  001c93: line 555 define TIM_IT_CC2 ((uint16_t)0x0004)
  001cb4: line 556 define TIM_IT_CC3 ((uint16_t)0x0008)
  001cd5: line 557 define TIM_IT_CC4 ((uint16_t)0x0010)
  001cf6: line 558 define TIM_IT_COM ((uint16_t)0x0020)
  001d17: line 559 define TIM_IT_Trigger ((uint16_t)0x0040)
  001d3c: line 560 define TIM_IT_Break ((uint16_t)0x0080)
  001d5f: line 561 define IS_TIM_IT(IT) ((((IT) & (uint16_t)0xFF00) == 0x0000) && ((IT) != 0x0000))
  001dac: line 563 define IS_TIM_GET_IT(IT) (((IT) == TIM_IT_Update) || ((IT) == TIM_IT_CC1) || ((IT) == TIM_IT_CC2) || ((IT) == TIM_IT_CC3) || ((IT) == TIM_IT_CC4) || ((IT) == TIM_IT_COM) || ((IT) == TIM_IT_Trigger) || ((IT) == TIM_IT_Break))
  001e89: line 579 define TIM_DMABase_CR1 ((uint16_t)0x0000)
  001eaf: line 580 define TIM_DMABase_CR2 ((uint16_t)0x0001)
  001ed5: line 581 define TIM_DMABase_SMCR ((uint16_t)0x0002)
  001efc: line 582 define TIM_DMABase_DIER ((uint16_t)0x0003)
  001f23: line 583 define TIM_DMABase_SR ((uint16_t)0x0004)
  001f48: line 584 define TIM_DMABase_EGR ((uint16_t)0x0005)
  001f6e: line 585 define TIM_DMABase_CCMR1 ((uint16_t)0x0006)
  001f96: line 586 define TIM_DMABase_CCMR2 ((uint16_t)0x0007)
  001fbe: line 587 define TIM_DMABase_CCER ((uint16_t)0x0008)
  001fe5: line 588 define TIM_DMABase_CNT ((uint16_t)0x0009)
  00200b: line 589 define TIM_DMABase_PSC ((uint16_t)0x000A)
  002031: line 590 define TIM_DMABase_ARR ((uint16_t)0x000B)
  002057: line 591 define TIM_DMABase_RCR ((uint16_t)0x000C)
  00207d: line 592 define TIM_DMABase_CCR1 ((uint16_t)0x000D)
  0020a4: line 593 define TIM_DMABase_CCR2 ((uint16_t)0x000E)
  0020cb: line 594 define TIM_DMABase_CCR3 ((uint16_t)0x000F)
  0020f2: line 595 define TIM_DMABase_CCR4 ((uint16_t)0x0010)
  002119: line 596 define TIM_DMABase_BDTR ((uint16_t)0x0011)
  002140: line 597 define TIM_DMABase_DCR ((uint16_t)0x0012)
  002166: line 598 define TIM_DMABase_OR ((uint16_t)0x0013)
  00218b: line 599 define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABase_CR1) || ((BASE) == TIM_DMABase_CR2) || ((BASE) == TIM_DMABase_SMCR) || ((BASE) == TIM_DMABase_DIER) || ((BASE) == TIM_DMABase_SR) || ((BASE) == TIM_DMABase_EGR) || ((BASE) == TIM_DMABase_CCMR1) || ((BASE) == TIM_DMABase_CCMR2) || ((BASE) == TIM_DMABase_CCER) || ((BASE) == TIM_DMABase_CNT) || ((BASE) == TIM_DMABase_PSC) || ((BASE) == TIM_DMABase_ARR) || ((BASE) == TIM_DMABase_RCR) || ((BASE) == TIM_DMABase_CCR1) || ((BASE) == TIM_DMABase_CCR2) || ((BASE) == TIM_DMABase_CCR3) || ((BASE) == TIM_DMABase_CCR4) || ((BASE) == TIM_DMABase_BDTR) || ((BASE) == TIM_DMABase_DCR) || ((BASE) == TIM_DMABase_OR))
  002419: line 627 define TIM_DMABurstLength_1Transfer ((uint16_t)0x0000)
  00244c: line 628 define TIM_DMABurstLength_2Transfers ((uint16_t)0x0100)
  002480: line 629 define TIM_DMABurstLength_3Transfers ((uint16_t)0x0200)
  0024b4: line 630 define TIM_DMABurstLength_4Transfers ((uint16_t)0x0300)
  0024e8: line 631 define TIM_DMABurstLength_5Transfers ((uint16_t)0x0400)
  00251c: line 632 define TIM_DMABurstLength_6Transfers ((uint16_t)0x0500)
  002550: line 633 define TIM_DMABurstLength_7Transfers ((uint16_t)0x0600)
  002584: line 634 define TIM_DMABurstLength_8Transfers ((uint16_t)0x0700)
  0025b8: line 635 define TIM_DMABurstLength_9Transfers ((uint16_t)0x0800)
  0025ec: line 636 define TIM_DMABurstLength_10Transfers ((uint16_t)0x0900)
  002621: line 637 define TIM_DMABurstLength_11Transfers ((uint16_t)0x0A00)
  002656: line 638 define TIM_DMABurstLength_12Transfers ((uint16_t)0x0B00)
  00268b: line 639 define TIM_DMABurstLength_13Transfers ((uint16_t)0x0C00)
  0026c0: line 640 define TIM_DMABurstLength_14Transfers ((uint16_t)0x0D00)
  0026f5: line 641 define TIM_DMABurstLength_15Transfers ((uint16_t)0x0E00)
  00272a: line 642 define TIM_DMABurstLength_16Transfers ((uint16_t)0x0F00)
  00275f: line 643 define TIM_DMABurstLength_17Transfers ((uint16_t)0x1000)
  002794: line 644 define TIM_DMABurstLength_18Transfers ((uint16_t)0x1100)
  0027c9: line 645 define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABurstLength_1Transfer) || ((LENGTH) == TIM_DMABurstLength_2Transfers) || ((LENGTH) == TIM_DMABurstLength_3Transfers) || ((LENGTH) == TIM_DMABurstLength_4Transfers) || ((LENGTH) == TIM_DMABurstLength_5Transfers) || ((LENGTH) == TIM_DMABurstLength_6Transfers) || ((LENGTH) == TIM_DMABurstLength_7Transfers) || ((LENGTH) == TIM_DMABurstLength_8Transfers) || ((LENGTH) == TIM_DMABurstLength_9Transfers) || ((LENGTH) == TIM_DMABurstLength_10Transfers) || ((LENGTH) == TIM_DMABurstLength_11Transfers) || ((LENGTH) == TIM_DMABurstLength_12Transfers) || ((LENGTH) == TIM_DMABurstLength_13Transfers) || ((LENGTH) == TIM_DMABurstLength_14Transfers) || ((LENGTH) == TIM_DMABurstLength_15Transfers) || ((LENGTH) == TIM_DMABurstLength_16Transfers) || ((LENGTH) == TIM_DMABurstLength_17Transfers) || ((LENGTH) == TIM_DMABurstLength_18Transfers))
  002b3b: line 671 define TIM_DMA_Update ((uint16_t)0x0100)
  002b60: line 672 define TIM_DMA_CC1 ((uint16_t)0x0200)
  002b82: line 673 define TIM_DMA_CC2 ((uint16_t)0x0400)
  002ba4: line 674 define TIM_DMA_CC3 ((uint16_t)0x0800)
  002bc6: line 675 define TIM_DMA_CC4 ((uint16_t)0x1000)
  002be8: line 676 define TIM_DMA_COM ((uint16_t)0x2000)
  002c0a: line 677 define TIM_DMA_Trigger ((uint16_t)0x4000)
  002c30: line 678 define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0x80FF) == 0x0000) && ((SOURCE) != 0x0000))
  002c91: line 688 define TIM_ExtTRGPSC_OFF ((uint16_t)0x0000)
  002cb9: line 689 define TIM_ExtTRGPSC_DIV2 ((uint16_t)0x1000)
  002ce2: line 690 define TIM_ExtTRGPSC_DIV4 ((uint16_t)0x2000)
  002d0b: line 691 define TIM_ExtTRGPSC_DIV8 ((uint16_t)0x3000)
  002d34: line 692 define IS_TIM_EXT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ExtTRGPSC_OFF) || ((PRESCALER) == TIM_ExtTRGPSC_DIV2) || ((PRESCALER) == TIM_ExtTRGPSC_DIV4) || ((PRESCALER) == TIM_ExtTRGPSC_DIV8))
  002df1: line 704 define TIM_TS_ITR0 ((uint16_t)0x0000)
  002e13: line 705 define TIM_TS_ITR1 ((uint16_t)0x0010)
  002e35: line 706 define TIM_TS_ITR2 ((uint16_t)0x0020)
  002e57: line 707 define TIM_TS_ITR3 ((uint16_t)0x0030)
  002e79: line 708 define TIM_TS_TI1F_ED ((uint16_t)0x0040)
  002e9e: line 709 define TIM_TS_TI1FP1 ((uint16_t)0x0050)
  002ec2: line 710 define TIM_TS_TI2FP2 ((uint16_t)0x0060)
  002ee6: line 711 define TIM_TS_ETRF ((uint16_t)0x0070)
  002f08: line 712 define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_TI1F_ED) || ((SELECTION) == TIM_TS_TI1FP1) || ((SELECTION) == TIM_TS_TI2FP2) || ((SELECTION) == TIM_TS_ETRF))
  003035: line 720 define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3))
  0030e4: line 732 define TIM_TIxExternalCLK1Source_TI1 ((uint16_t)0x0050)
  003118: line 733 define TIM_TIxExternalCLK1Source_TI2 ((uint16_t)0x0060)
  00314c: line 734 define TIM_TIxExternalCLK1Source_TI1ED ((uint16_t)0x0040)
  003182: line 743 define TIM_ExtTRGPolarity_Inverted ((uint16_t)0x8000)
  0031b4: line 744 define TIM_ExtTRGPolarity_NonInverted ((uint16_t)0x0000)
  0031e9: line 745 define IS_TIM_EXT_POLARITY(POLARITY) (((POLARITY) == TIM_ExtTRGPolarity_Inverted) || ((POLARITY) == TIM_ExtTRGPolarity_NonInverted))
  00326a: line 755 define TIM_PSCReloadMode_Update ((uint16_t)0x0000)
  003299: line 756 define TIM_PSCReloadMode_Immediate ((uint16_t)0x0001)
  0032cb: line 757 define IS_TIM_PRESCALER_RELOAD(RELOAD) (((RELOAD) == TIM_PSCReloadMode_Update) || ((RELOAD) == TIM_PSCReloadMode_Immediate))
  003344: line 767 define TIM_ForcedAction_Active ((uint16_t)0x0050)
  003372: line 768 define TIM_ForcedAction_InActive ((uint16_t)0x0040)
  0033a2: line 769 define IS_TIM_FORCED_ACTION(ACTION) (((ACTION) == TIM_ForcedAction_Active) || ((ACTION) == TIM_ForcedAction_InActive))
  003415: line 779 define TIM_EncoderMode_TI1 ((uint16_t)0x0001)
  00343f: line 780 define TIM_EncoderMode_TI2 ((uint16_t)0x0002)
  003469: line 781 define TIM_EncoderMode_TI12 ((uint16_t)0x0003)
  003494: line 782 define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_EncoderMode_TI1) || ((MODE) == TIM_EncoderMode_TI2) || ((MODE) == TIM_EncoderMode_TI12))
  00351a: line 794 define TIM_EventSource_Update ((uint16_t)0x0001)
  003547: line 795 define TIM_EventSource_CC1 ((uint16_t)0x0002)
  003571: line 796 define TIM_EventSource_CC2 ((uint16_t)0x0004)
  00359b: line 797 define TIM_EventSource_CC3 ((uint16_t)0x0008)
  0035c5: line 798 define TIM_EventSource_CC4 ((uint16_t)0x0010)
  0035ef: line 799 define TIM_EventSource_COM ((uint16_t)0x0020)
  003619: line 800 define TIM_EventSource_Trigger ((uint16_t)0x0040)
  003647: line 801 define TIM_EventSource_Break ((uint16_t)0x0080)
  003673: line 802 define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & (uint16_t)0xFF00) == 0x0000) && ((SOURCE) != 0x0000))
  0036d6: line 812 define TIM_UpdateSource_Global ((uint16_t)0x0000)
  003704: line 815 define TIM_UpdateSource_Regular ((uint16_t)0x0001)
  003733: line 816 define IS_TIM_UPDATE_SOURCE(SOURCE) (((SOURCE) == TIM_UpdateSource_Global) || ((SOURCE) == TIM_UpdateSource_Regular))
  0037a5: line 826 define TIM_OCPreload_Enable ((uint16_t)0x0008)
  0037d0: line 827 define TIM_OCPreload_Disable ((uint16_t)0x0000)
  0037fc: line 828 define IS_TIM_OCPRELOAD_STATE(STATE) (((STATE) == TIM_OCPreload_Enable) || ((STATE) == TIM_OCPreload_Disable))
  003867: line 838 define TIM_OCFast_Enable ((uint16_t)0x0004)
  00388f: line 839 define TIM_OCFast_Disable ((uint16_t)0x0000)
  0038b8: line 840 define IS_TIM_OCFAST_STATE(STATE) (((STATE) == TIM_OCFast_Enable) || ((STATE) == TIM_OCFast_Disable))
  00391a: line 851 define TIM_OCClear_Enable ((uint16_t)0x0080)
  003943: line 852 define TIM_OCClear_Disable ((uint16_t)0x0000)
  00396d: line 853 define IS_TIM_OCCLEAR_STATE(STATE) (((STATE) == TIM_OCClear_Enable) || ((STATE) == TIM_OCClear_Disable))
  0039d2: line 863 define TIM_TRGOSource_Reset ((uint16_t)0x0000)
  0039fd: line 864 define TIM_TRGOSource_Enable ((uint16_t)0x0010)
  003a29: line 865 define TIM_TRGOSource_Update ((uint16_t)0x0020)
  003a55: line 866 define TIM_TRGOSource_OC1 ((uint16_t)0x0030)
  003a7e: line 867 define TIM_TRGOSource_OC1Ref ((uint16_t)0x0040)
  003aaa: line 868 define TIM_TRGOSource_OC2Ref ((uint16_t)0x0050)
  003ad6: line 869 define TIM_TRGOSource_OC3Ref ((uint16_t)0x0060)
  003b02: line 870 define TIM_TRGOSource_OC4Ref ((uint16_t)0x0070)
  003b2e: line 871 define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGOSource_Reset) || ((SOURCE) == TIM_TRGOSource_Enable) || ((SOURCE) == TIM_TRGOSource_Update) || ((SOURCE) == TIM_TRGOSource_OC1) || ((SOURCE) == TIM_TRGOSource_OC1Ref) || ((SOURCE) == TIM_TRGOSource_OC2Ref) || ((SOURCE) == TIM_TRGOSource_OC3Ref) || ((SOURCE) == TIM_TRGOSource_OC4Ref))
  003c7f: line 887 define TIM_SlaveMode_Reset ((uint16_t)0x0004)
  003ca9: line 888 define TIM_SlaveMode_Gated ((uint16_t)0x0005)
  003cd3: line 889 define TIM_SlaveMode_Trigger ((uint16_t)0x0006)
  003cff: line 890 define TIM_SlaveMode_External1 ((uint16_t)0x0007)
  003d2d: line 891 define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SlaveMode_Reset) || ((MODE) == TIM_SlaveMode_Gated) || ((MODE) == TIM_SlaveMode_Trigger) || ((MODE) == TIM_SlaveMode_External1))
  003dd9: line 903 define TIM_MasterSlaveMode_Enable ((uint16_t)0x0080)
  003e0a: line 904 define TIM_MasterSlaveMode_Disable ((uint16_t)0x0000)
  003e3c: line 905 define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MasterSlaveMode_Enable) || ((STATE) == TIM_MasterSlaveMode_Disable))
  003ead: line 914 define TIM2_TIM8_TRGO ((uint16_t)0x0000)
  003ed2: line 915 define TIM2_ETH_PTP ((uint16_t)0x0400)
  003ef5: line 916 define TIM2_USBFS_SOF ((uint16_t)0x0800)
  003f1a: line 917 define TIM2_USBHS_SOF ((uint16_t)0x0C00)
  003f3f: line 919 define TIM5_GPIO ((uint16_t)0x0000)
  003f5f: line 920 define TIM5_LSI ((uint16_t)0x0040)
  003f7e: line 921 define TIM5_LSE ((uint16_t)0x0080)
  003f9d: line 922 define TIM5_RTC ((uint16_t)0x00C0)
  003fbc: line 924 define TIM11_GPIO ((uint16_t)0x0000)
  003fdd: line 925 define TIM11_HSE ((uint16_t)0x0002)
  003ffd: line 927 define IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM2_TIM8_TRGO)|| ((TIM_REMAP) == TIM2_ETH_PTP)|| ((TIM_REMAP) == TIM2_USBFS_SOF)|| ((TIM_REMAP) == TIM2_USBHS_SOF)|| ((TIM_REMAP) == TIM5_GPIO)|| ((TIM_REMAP) == TIM5_LSI)|| ((TIM_REMAP) == TIM5_LSE)|| ((TIM_REMAP) == TIM5_RTC)|| ((TIM_REMAP) == TIM11_GPIO)|| ((TIM_REMAP) == TIM11_HSE))
  00414a: line 945 define TIM_FLAG_Update ((uint16_t)0x0001)
  004170: line 946 define TIM_FLAG_CC1 ((uint16_t)0x0002)
  004193: line 947 define TIM_FLAG_CC2 ((uint16_t)0x0004)
  0041b6: line 948 define TIM_FLAG_CC3 ((uint16_t)0x0008)
  0041d9: line 949 define TIM_FLAG_CC4 ((uint16_t)0x0010)
  0041fc: line 950 define TIM_FLAG_COM ((uint16_t)0x0020)
  00421f: line 951 define TIM_FLAG_Trigger ((uint16_t)0x0040)
  004246: line 952 define TIM_FLAG_Break ((uint16_t)0x0080)
  00426b: line 953 define TIM_FLAG_CC1OF ((uint16_t)0x0200)
  004290: line 954 define TIM_FLAG_CC2OF ((uint16_t)0x0400)
  0042b5: line 955 define TIM_FLAG_CC3OF ((uint16_t)0x0800)
  0042da: line 956 define TIM_FLAG_CC4OF ((uint16_t)0x1000)
  0042ff: line 957 define IS_TIM_GET_FLAG(FLAG) (((FLAG) == TIM_FLAG_Update) || ((FLAG) == TIM_FLAG_CC1) || ((FLAG) == TIM_FLAG_CC2) || ((FLAG) == TIM_FLAG_CC3) || ((FLAG) == TIM_FLAG_CC4) || ((FLAG) == TIM_FLAG_COM) || ((FLAG) == TIM_FLAG_Trigger) || ((FLAG) == TIM_FLAG_Break) || ((FLAG) == TIM_FLAG_CC1OF) || ((FLAG) == TIM_FLAG_CC2OF) || ((FLAG) == TIM_FLAG_CC3OF) || ((FLAG) == TIM_FLAG_CC4OF))
  004478: line 978 define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0xF)
  0044aa: line 987 define IS_TIM_EXT_FILTER(EXTFILTER) ((EXTFILTER) <= 0xF)
  0044df: line 996 define TIM_DMABurstLength_1Byte TIM_DMABurstLength_1Transfer
  004518: line 997 define TIM_DMABurstLength_2Bytes TIM_DMABurstLength_2Transfers
  004553: line 998 define TIM_DMABurstLength_3Bytes TIM_DMABurstLength_3Transfers
  00458e: line 999 define TIM_DMABurstLength_4Bytes TIM_DMABurstLength_4Transfers
  0045c9: line 1000 define TIM_DMABurstLength_5Bytes TIM_DMABurstLength_5Transfers
  004604: line 1001 define TIM_DMABurstLength_6Bytes TIM_DMABurstLength_6Transfers
  00463f: line 1002 define TIM_DMABurstLength_7Bytes TIM_DMABurstLength_7Transfers
  00467a: line 1003 define TIM_DMABurstLength_8Bytes TIM_DMABurstLength_8Transfers
  0046b5: line 1004 define TIM_DMABurstLength_9Bytes TIM_DMABurstLength_9Transfers
  0046f0: line 1005 define TIM_DMABurstLength_10Bytes TIM_DMABurstLength_10Transfers
  00472d: line 1006 define TIM_DMABurstLength_11Bytes TIM_DMABurstLength_11Transfers
  00476a: line 1007 define TIM_DMABurstLength_12Bytes TIM_DMABurstLength_12Transfers
  0047a7: line 1008 define TIM_DMABurstLength_13Bytes TIM_DMABurstLength_13Transfers
  0047e4: line 1009 define TIM_DMABurstLength_14Bytes TIM_DMABurstLength_14Transfers
  004821: line 1010 define TIM_DMABurstLength_15Bytes TIM_DMABurstLength_15Transfers
  00485e: line 1011 define TIM_DMABurstLength_16Bytes TIM_DMABurstLength_16Transfers
  00489b: line 1012 define TIM_DMABurstLength_17Bytes TIM_DMABurstLength_17Transfers
  0048d8: line 1013 define TIM_DMABurstLength_18Bytes TIM_DMABurstLength_18Transfers
  004915: end include
  004916: end of translation unit


** Section #116 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_tim.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 74 69 6d 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_tim.h:1.0 [


** Section #117 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1048 bytes

  000000: Header:
    size 0x414 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_tim.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x1c0
  000140:     DW_AT_byte_size 0xc
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name TIM_Prescaler
  000150:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000155:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000158:     30  = 0xd (DW_TAG_member)
  000159:       DW_AT_name TIM_CounterMode
  000169:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000171:     30  = 0xd (DW_TAG_member)
  000172:       DW_AT_name TIM_Period
  00017d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000182:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000185:     30  = 0xd (DW_TAG_member)
  000186:       DW_AT_name TIM_ClockDivision
  000198:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001a0:     30  = 0xd (DW_TAG_member)
  0001a1:       DW_AT_name TIM_RepetitionCounter
  0001b7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001bc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001bf:     0  null
  0001c0:   80  = 0x16 (DW_TAG_typedef)
  0001c1:     DW_AT_name TIM_TimeBaseInitTypeDef
  0001d9:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0001dc:     DW_AT_decl_file 0x1
  0001dd:     DW_AT_decl_line 0x4e
  0001de:     DW_AT_decl_column 0x3
  0001df:   42  = 0x13 (DW_TAG_structure_type)
  0001e0:     DW_AT_sibling 0x2a2
  0001e2:     DW_AT_byte_size 0x14
  0001e3:     30  = 0xd (DW_TAG_member)
  0001e4:       DW_AT_name TIM_OCMode
  0001ef:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001f7:     30  = 0xd (DW_TAG_member)
  0001f8:       DW_AT_name TIM_OutputState
  000208:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00020d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000210:     30  = 0xd (DW_TAG_member)
  000211:       DW_AT_name TIM_OutputNState
  000222:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000227:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00022a:     30  = 0xd (DW_TAG_member)
  00022b:       DW_AT_name TIM_Pulse
  000235:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00023d:     30  = 0xd (DW_TAG_member)
  00023e:       DW_AT_name TIM_OCPolarity
  00024d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000252:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000255:     30  = 0xd (DW_TAG_member)
  000256:       DW_AT_name TIM_OCNPolarity
  000266:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00026b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00026e:     30  = 0xd (DW_TAG_member)
  00026f:       DW_AT_name TIM_OCIdleState
  00027f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000284:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000287:     30  = 0xd (DW_TAG_member)
  000288:       DW_AT_name TIM_OCNIdleState
  000299:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00029e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  0002a1:     0  null
  0002a2:   80  = 0x16 (DW_TAG_typedef)
  0002a3:     DW_AT_name TIM_OCInitTypeDef
  0002b5:     DW_AT_type indirect DW_FORM_ref2 0x1df
  0002b8:     DW_AT_decl_file 0x1
  0002b9:     DW_AT_decl_line 0x71
  0002ba:     DW_AT_decl_column 0x3
  0002bb:   42  = 0x13 (DW_TAG_structure_type)
  0002bc:     DW_AT_sibling 0x335
  0002be:     DW_AT_byte_size 0xa
  0002bf:     30  = 0xd (DW_TAG_member)
  0002c0:       DW_AT_name TIM_Channel
  0002cc:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002d4:     30  = 0xd (DW_TAG_member)
  0002d5:       DW_AT_name TIM_ICPolarity
  0002e4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0002ec:     30  = 0xd (DW_TAG_member)
  0002ed:       DW_AT_name TIM_ICSelection
  0002fd:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000302:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000305:     30  = 0xd (DW_TAG_member)
  000306:       DW_AT_name TIM_ICPrescaler
  000316:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00031b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00031e:     30  = 0xd (DW_TAG_member)
  00031f:       DW_AT_name TIM_ICFilter
  00032c:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000331:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000334:     0  null
  000335:   80  = 0x16 (DW_TAG_typedef)
  000336:     DW_AT_name TIM_ICInitTypeDef
  000348:     DW_AT_type indirect DW_FORM_ref2 0x2bb
  00034b:     DW_AT_decl_file 0x1
  00034c:     DW_AT_decl_line 0x88
  00034e:     DW_AT_decl_column 0x3
  00034f:   42  = 0x13 (DW_TAG_structure_type)
  000350:     DW_AT_sibling 0x3fa
  000352:     DW_AT_byte_size 0xe
  000353:     30  = 0xd (DW_TAG_member)
  000354:       DW_AT_name TIM_OSSRState
  000362:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000367:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00036a:     30  = 0xd (DW_TAG_member)
  00036b:       DW_AT_name TIM_OSSIState
  000379:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00037e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000381:     30  = 0xd (DW_TAG_member)
  000382:       DW_AT_name TIM_LOCKLevel
  000390:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000395:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000398:     30  = 0xd (DW_TAG_member)
  000399:       DW_AT_name TIM_DeadTime
  0003a6:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0003ae:     30  = 0xd (DW_TAG_member)
  0003af:       DW_AT_name TIM_Break
  0003b9:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0003c1:     30  = 0xd (DW_TAG_member)
  0003c2:       DW_AT_name TIM_BreakPolarity
  0003d4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0003dc:     30  = 0xd (DW_TAG_member)
  0003dd:       DW_AT_name TIM_AutomaticOutput
  0003f1:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003f6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0003f9:     0  null
  0003fa:   80  = 0x16 (DW_TAG_typedef)
  0003fb:     DW_AT_name TIM_BDTRInitTypeDef
  00040f:     DW_AT_type indirect DW_FORM_ref2 0x34f
  000412:     DW_AT_decl_file 0x1
  000413:     DW_AT_decl_line 0xa7
  000415:     DW_AT_decl_column 0x3
  000416:   0  null
  000417: 0  padding


** Section #214 '.rel.debug_info' (SHT_REL)
    Size   : 224 bytes (alignment 4)
    Symbol table #174 '.symtab'
    28 relocations applied to section #117 '.debug_info'


** Section #118 '__ARM_grp.stm32f4xx_usart.h.2_0$3000_OTl0CAgos5a_g00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #119 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 5428 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_USART_H 
  00001a: include at line 38 - file 2
  00001d: end include
  00001e: line 110 define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == UART4) || ((PERIPH) == UART5) || ((PERIPH) == USART6) || ((PERIPH) == UART7) || ((PERIPH) == UART8) || ((PERIPH) == UART9) || ((PERIPH) == UART10))
  000126: line 121 define IS_USART_1236_PERIPH(PERIPH) (((PERIPH) == USART1) || ((PERIPH) == USART2) || ((PERIPH) == USART3) || ((PERIPH) == USART6))
  0001a4: line 130 define USART_WordLength_8b ((uint16_t)0x0000)
  0001ce: line 131 define USART_WordLength_9b ((uint16_t)0x1000)
  0001f8: line 133 define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WordLength_8b) || ((LENGTH) == USART_WordLength_9b))
  000261: line 143 define USART_StopBits_1 ((uint16_t)0x0000)
  000288: line 144 define USART_StopBits_0_5 ((uint16_t)0x1000)
  0002b1: line 145 define USART_StopBits_2 ((uint16_t)0x2000)
  0002d8: line 146 define USART_StopBits_1_5 ((uint16_t)0x3000)
  000301: line 147 define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || ((STOPBITS) == USART_StopBits_0_5) || ((STOPBITS) == USART_StopBits_2) || ((STOPBITS) == USART_StopBits_1_5))
  0003b3: line 159 define USART_Parity_No ((uint16_t)0x0000)
  0003d9: line 160 define USART_Parity_Even ((uint16_t)0x0400)
  000401: line 161 define USART_Parity_Odd ((uint16_t)0x0600)
  000428: line 162 define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || ((PARITY) == USART_Parity_Even) || ((PARITY) == USART_Parity_Odd))
  0004a8: line 173 define USART_Mode_Rx ((uint16_t)0x0004)
  0004cc: line 174 define USART_Mode_Tx ((uint16_t)0x0008)
  0004f0: line 175 define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00))
  00054d: line 183 define USART_HardwareFlowControl_None ((uint16_t)0x0000)
  000582: line 184 define USART_HardwareFlowControl_RTS ((uint16_t)0x0100)
  0005b6: line 185 define USART_HardwareFlowControl_CTS ((uint16_t)0x0200)
  0005ea: line 186 define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300)
  000622: line 187 define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == USART_HardwareFlowControl_None) || ((CONTROL) == USART_HardwareFlowControl_RTS) || ((CONTROL) == USART_HardwareFlowControl_CTS) || ((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
  000711: line 199 define USART_Clock_Disable ((uint16_t)0x0000)
  00073b: line 200 define USART_Clock_Enable ((uint16_t)0x0800)
  000764: line 201 define IS_USART_CLOCK(CLOCK) (((CLOCK) == USART_Clock_Disable) || ((CLOCK) == USART_Clock_Enable))
  0007c3: line 211 define USART_CPOL_Low ((uint16_t)0x0000)
  0007e8: line 212 define USART_CPOL_High ((uint16_t)0x0400)
  00080e: line 213 define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
  000861: line 223 define USART_CPHA_1Edge ((uint16_t)0x0000)
  000888: line 224 define USART_CPHA_2Edge ((uint16_t)0x0200)
  0008af: line 225 define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))
  000905: line 235 define USART_LastBit_Disable ((uint16_t)0x0000)
  000931: line 236 define USART_LastBit_Enable ((uint16_t)0x0100)
  00095c: line 237 define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || ((LASTBIT) == USART_LastBit_Enable))
  0009c7: line 247 define USART_IT_PE ((uint16_t)0x0028)
  0009e9: line 248 define USART_IT_TXE ((uint16_t)0x0727)
  000a0c: line 249 define USART_IT_TC ((uint16_t)0x0626)
  000a2e: line 250 define USART_IT_RXNE ((uint16_t)0x0525)
  000a52: line 251 define USART_IT_ORE_RX ((uint16_t)0x0325)
  000a78: line 252 define USART_IT_IDLE ((uint16_t)0x0424)
  000a9c: line 253 define USART_IT_LBD ((uint16_t)0x0846)
  000abf: line 254 define USART_IT_CTS ((uint16_t)0x096A)
  000ae2: line 255 define USART_IT_ERR ((uint16_t)0x0060)
  000b05: line 256 define USART_IT_ORE_ER ((uint16_t)0x0360)
  000b2b: line 257 define USART_IT_NE ((uint16_t)0x0260)
  000b4d: line 258 define USART_IT_FE ((uint16_t)0x0160)
  000b6f: line 263 define USART_IT_ORE USART_IT_ORE_ER
  000b8f: line 268 define IS_USART_CONFIG_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR))
  000c78: line 272 define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || ((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || ((IT) == USART_IT_ORE_RX) || ((IT) == USART_IT_ORE_ER) || ((IT) == USART_IT_NE) || ((IT) == USART_IT_FE))
  000dca: line 278 define IS_USART_CLEAR_IT(IT) (((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
  000e4a: line 288 define USART_DMAReq_Tx ((uint16_t)0x0080)
  000e70: line 289 define USART_DMAReq_Rx ((uint16_t)0x0040)
  000e96: line 290 define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00))
  000efb: line 300 define USART_WakeUp_IdleLine ((uint16_t)0x0000)
  000f27: line 301 define USART_WakeUp_AddressMark ((uint16_t)0x0800)
  000f56: line 302 define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || ((WAKEUP) == USART_WakeUp_AddressMark))
  000fc1: line 312 define USART_LINBreakDetectLength_10b ((uint16_t)0x0000)
  000ff6: line 313 define USART_LINBreakDetectLength_11b ((uint16_t)0x0020)
  00102b: line 314 define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == USART_LINBreakDetectLength_10b) || ((LENGTH) == USART_LINBreakDetectLength_11b))
  0010b6: line 325 define USART_IrDAMode_LowPower ((uint16_t)0x0004)
  0010e4: line 326 define USART_IrDAMode_Normal ((uint16_t)0x0000)
  001110: line 327 define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || ((MODE) == USART_IrDAMode_Normal))
  001177: line 337 define USART_FLAG_CTS ((uint16_t)0x0200)
  00119c: line 338 define USART_FLAG_LBD ((uint16_t)0x0100)
  0011c1: line 339 define USART_FLAG_TXE ((uint16_t)0x0080)
  0011e6: line 340 define USART_FLAG_TC ((uint16_t)0x0040)
  00120a: line 341 define USART_FLAG_RXNE ((uint16_t)0x0020)
  001230: line 342 define USART_FLAG_IDLE ((uint16_t)0x0010)
  001256: line 343 define USART_FLAG_ORE ((uint16_t)0x0008)
  00127b: line 344 define USART_FLAG_NE ((uint16_t)0x0004)
  00129f: line 345 define USART_FLAG_FE ((uint16_t)0x0002)
  0012c3: line 346 define USART_FLAG_PE ((uint16_t)0x0001)
  0012e7: line 347 define IS_USART_FLAG(FLAG) (((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || ((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || ((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
  001427: line 353 define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16_t)0x00))
  00148a: line 355 define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 7500001))
  0014d6: line 356 define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
  001506: line 357 define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)
  00152f: end include
  001530: end of translation unit


** Section #120 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 154
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_usart.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 75 73 61 72 74 2e 68 00 01 00 00
  000094:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a3:  file ""                      : 00
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_usart.h:1.0 [


** Section #121 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 624 bytes

  000000: Header:
    size 0x26c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_usart.h
  00004d:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000094:   DW_AT_language DW_LANG_C89
  000096:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000137:   DW_AT_macro_info 0x0
  00013b:   DW_AT_stmt_list 0x0
  00013f:   42  = 0x13 (DW_TAG_structure_type)
  000140:     DW_AT_sibling 0x1db
  000142:     DW_AT_byte_size 0x10
  000143:     30  = 0xd (DW_TAG_member)
  000144:       DW_AT_name USART_BaudRate
  000153:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000158:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015b:     30  = 0xd (DW_TAG_member)
  00015c:       DW_AT_name USART_WordLength
  00016d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000172:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000175:     30  = 0xd (DW_TAG_member)
  000176:       DW_AT_name USART_StopBits
  000185:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00018d:     30  = 0xd (DW_TAG_member)
  00018e:       DW_AT_name USART_Parity
  00019b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001a3:     30  = 0xd (DW_TAG_member)
  0001a4:       DW_AT_name USART_Mode
  0001af:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001b7:     30  = 0xd (DW_TAG_member)
  0001b8:       DW_AT_name USART_HardwareFlowControl
  0001d2:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001da:     0  null
  0001db:   80  = 0x16 (DW_TAG_typedef)
  0001dc:     DW_AT_name USART_InitTypeDef
  0001ee:     DW_AT_type indirect DW_FORM_ref2 0x13f
  0001f1:     DW_AT_decl_file 0x1
  0001f2:     DW_AT_decl_line 0x51
  0001f3:     DW_AT_decl_column 0x3
  0001f4:   42  = 0x13 (DW_TAG_structure_type)
  0001f5:     DW_AT_sibling 0x24d
  0001f7:     DW_AT_byte_size 0x8
  0001f8:     30  = 0xd (DW_TAG_member)
  0001f9:       DW_AT_name USART_Clock
  000205:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00020a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00020d:     30  = 0xd (DW_TAG_member)
  00020e:       DW_AT_name USART_CPOL
  000219:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00021e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000221:     30  = 0xd (DW_TAG_member)
  000222:       DW_AT_name USART_CPHA
  00022d:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000232:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000235:     30  = 0xd (DW_TAG_member)
  000236:       DW_AT_name USART_LastBit
  000244:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000249:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00024c:     0  null
  00024d:   80  = 0x16 (DW_TAG_typedef)
  00024e:     DW_AT_name USART_ClockInitTypeDef
  000265:     DW_AT_type indirect DW_FORM_ref2 0x1f4
  000268:     DW_AT_decl_file 0x1
  000269:     DW_AT_decl_line 0x66
  00026a:     DW_AT_decl_column 0x3
  00026b:   0  null
  00026c: 0  padding
  00026d: 0  padding
  00026e: 0  padding
  00026f: 0  padding


** Section #215 '.rel.debug_info' (SHT_REL)
    Size   : 104 bytes (alignment 4)
    Symbol table #174 '.symtab'
    13 relocations applied to section #121 '.debug_info'


** Section #122 '__ARM_grp.stm32f4xx_wwdg.h.2_sM0000_gWBema3Hx8b_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #123 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 500 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_WWDG_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 59 define WWDG_Prescaler_1 ((uint32_t)0x00000000)
  000047: line 60 define WWDG_Prescaler_2 ((uint32_t)0x00000080)
  000071: line 61 define WWDG_Prescaler_4 ((uint32_t)0x00000100)
  00009b: line 62 define WWDG_Prescaler_8 ((uint32_t)0x00000180)
  0000c5: line 63 define IS_WWDG_PRESCALER(PRESCALER) (((PRESCALER) == WWDG_Prescaler_1) || ((PRESCALER) == WWDG_Prescaler_2) || ((PRESCALER) == WWDG_Prescaler_4) || ((PRESCALER) == WWDG_Prescaler_8))
  000177: line 67 define IS_WWDG_WINDOW_VALUE(VALUE) ((VALUE) <= 0x7F)
  0001a7: line 68 define IS_WWDG_COUNTER(COUNTER) (((COUNTER) >= 0x40) && ((COUNTER) <= 0x7F))
  0001ef: end include
  0001f0: end of translation unit


** Section #124 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_wwdg.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 77 77 64 67 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_wwdg.h:1.0


** Section #125 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 320 bytes

  000000: Header:
    size 0x13c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_wwdg.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   0  null
  00013f: 0  padding


** Section #216 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #125 '.debug_info'


** Section #126 '__ARM_grp.misc.h.2_gLX000_ojIDwqi8Jq0_L10000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #127 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1232 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __MISC_H 
  00000f: include at line 38 - file 2
  000012: end include
  000013: line 86 define NVIC_VectTab_RAM ((uint32_t)0x20000000)
  00003d: line 87 define NVIC_VectTab_FLASH ((uint32_t)0x08000000)
  000069: line 88 define IS_NVIC_VECTTAB(VECTTAB) (((VECTTAB) == NVIC_VectTab_RAM) || ((VECTTAB) == NVIC_VectTab_FLASH))
  0000cb: line 98 define NVIC_LP_SEVONPEND ((uint8_t)0x10)
  0000ef: line 99 define NVIC_LP_SLEEPDEEP ((uint8_t)0x04)
  000113: line 100 define NVIC_LP_SLEEPONEXIT ((uint8_t)0x02)
  000139: line 101 define IS_NVIC_LP(LP) (((LP) == NVIC_LP_SEVONPEND) || ((LP) == NVIC_LP_SLEEPDEEP) || ((LP) == NVIC_LP_SLEEPONEXIT))
  0001a8: line 112 define NVIC_PriorityGroup_0 ((uint32_t)0x700)
  0001d1: line 114 define NVIC_PriorityGroup_1 ((uint32_t)0x600)
  0001fa: line 116 define NVIC_PriorityGroup_2 ((uint32_t)0x500)
  000223: line 118 define NVIC_PriorityGroup_3 ((uint32_t)0x400)
  00024c: line 120 define NVIC_PriorityGroup_4 ((uint32_t)0x300)
  000275: line 123 define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PriorityGroup_0) || ((GROUP) == NVIC_PriorityGroup_1) || ((GROUP) == NVIC_PriorityGroup_2) || ((GROUP) == NVIC_PriorityGroup_3) || ((GROUP) == NVIC_PriorityGroup_4))
  00034d: line 129 define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
  00038a: line 131 define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10)
  0003c0: line 133 define IS_NVIC_OFFSET(OFFSET) ((OFFSET) < 0x000FFFFF)
  0003f2: line 143 define SysTick_CLKSource_HCLK_Div8 ((uint32_t)0xFFFFFFFB)
  000428: line 144 define SysTick_CLKSource_HCLK ((uint32_t)0x00000004)
  000459: line 145 define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SysTick_CLKSource_HCLK) || ((SOURCE) == SysTick_CLKSource_HCLK_Div8))
  0004ce: end include
  0004cf: end of translation unit


** Section #128 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 156 bytes

  000000: Header:
    length 152 (not including this field)
    version 3
    prologue length 143
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "misc.h": dir 1 time 0x0 length 0: 6d 69 73 63 2e 68 00 01 00 00
  000089:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  000098:  file ""                      : 00
  000099:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\misc.h:1.0


** Section #129 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 472 bytes

  000000: Header:
    size 0x1d4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\misc.h
  000042:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000089:   DW_AT_language DW_LANG_C89
  00008b:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00012c:   DW_AT_macro_info 0x0
  000130:   DW_AT_stmt_list 0x0
  000134:   42  = 0x13 (DW_TAG_structure_type)
  000135:     DW_AT_sibling 0x1bd
  000137:     DW_AT_byte_size 0x4
  000138:     30  = 0xd (DW_TAG_member)
  000139:       DW_AT_name NVIC_IRQChannel
  000149:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00014e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000151:     30  = 0xd (DW_TAG_member)
  000152:       DW_AT_name NVIC_IRQChannelPreemptionPriority
  000174:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000179:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  00017c:     30  = 0xd (DW_TAG_member)
  00017d:       DW_AT_name NVIC_IRQChannelSubPriority
  000198:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0001a0:     30  = 0xd (DW_TAG_member)
  0001a1:       DW_AT_name NVIC_IRQChannelCmd
  0001b4:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001b9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  0001bc:     0  null
  0001bd:   80  = 0x16 (DW_TAG_typedef)
  0001be:     DW_AT_name NVIC_InitTypeDef
  0001cf:     DW_AT_type indirect DW_FORM_ref2 0x134
  0001d2:     DW_AT_decl_file 0x1
  0001d3:     DW_AT_decl_line 0x4a
  0001d4:     DW_AT_decl_column 0x3
  0001d5:   0  null
  0001d6: 0  padding
  0001d7: 0  padding


** Section #217 '.rel.debug_info' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #174 '.symtab'
    7 relocations applied to section #129 '.debug_info'


** Section #130 '__ARM_grp.stm32f4xx_cryp.h.2_0W2000_F6bKXpLrL70_B00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #131 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2968 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_CRYP_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 127 define CRYP_AlgoDir_Encrypt ((uint16_t)0x0000)
  000047: line 128 define CRYP_AlgoDir_Decrypt ((uint16_t)0x0004)
  000072: line 129 define IS_CRYP_ALGODIR(ALGODIR) (((ALGODIR) == CRYP_AlgoDir_Encrypt) || ((ALGODIR) == CRYP_AlgoDir_Decrypt))
  0000db: line 141 define CRYP_AlgoMode_TDES_ECB ((uint32_t)0x00000000)
  00010c: line 142 define CRYP_AlgoMode_TDES_CBC ((uint32_t)0x00000008)
  00013d: line 145 define CRYP_AlgoMode_DES_ECB ((uint32_t)0x00000010)
  00016d: line 146 define CRYP_AlgoMode_DES_CBC ((uint32_t)0x00000018)
  00019d: line 149 define CRYP_AlgoMode_AES_ECB ((uint32_t)0x00000020)
  0001cd: line 150 define CRYP_AlgoMode_AES_CBC ((uint32_t)0x00000028)
  0001fd: line 151 define CRYP_AlgoMode_AES_CTR ((uint32_t)0x00000030)
  00022d: line 152 define CRYP_AlgoMode_AES_Key ((uint32_t)0x00000038)
  00025d: line 153 define CRYP_AlgoMode_AES_GCM ((uint32_t)0x00080000)
  00028d: line 154 define CRYP_AlgoMode_AES_CCM ((uint32_t)0x00080008)
  0002bd: line 156 define IS_CRYP_ALGOMODE(ALGOMODE) (((ALGOMODE) == CRYP_AlgoMode_TDES_ECB) || ((ALGOMODE) == CRYP_AlgoMode_TDES_CBC)|| ((ALGOMODE) == CRYP_AlgoMode_DES_ECB) || ((ALGOMODE) == CRYP_AlgoMode_DES_CBC) || ((ALGOMODE) == CRYP_AlgoMode_AES_ECB) || ((ALGOMODE) == CRYP_AlgoMode_AES_CBC) || ((ALGOMODE) == CRYP_AlgoMode_AES_CTR) || ((ALGOMODE) == CRYP_AlgoMode_AES_Key) || ((ALGOMODE) == CRYP_AlgoMode_AES_GCM) || ((ALGOMODE) == CRYP_AlgoMode_AES_CCM))
  000475: line 175 define CRYP_Phase_Init ((uint32_t)0x00000000)
  00049f: line 176 define CRYP_Phase_Header CRYP_CR_GCM_CCMPH_0
  0004c8: line 177 define CRYP_Phase_Payload CRYP_CR_GCM_CCMPH_1
  0004f2: line 178 define CRYP_Phase_Final CRYP_CR_GCM_CCMPH
  000518: line 180 define IS_CRYP_PHASE(PHASE) (((PHASE) == CRYP_Phase_Init) || ((PHASE) == CRYP_Phase_Header) || ((PHASE) == CRYP_Phase_Payload) || ((PHASE) == CRYP_Phase_Final))
  0005b5: line 192 define CRYP_DataType_32b ((uint16_t)0x0000)
  0005dd: line 193 define CRYP_DataType_16b ((uint16_t)0x0040)
  000605: line 194 define CRYP_DataType_8b ((uint16_t)0x0080)
  00062c: line 195 define CRYP_DataType_1b ((uint16_t)0x00C0)
  000653: line 196 define IS_CRYP_DATATYPE(DATATYPE) (((DATATYPE) == CRYP_DataType_32b) || ((DATATYPE) == CRYP_DataType_16b)|| ((DATATYPE) == CRYP_DataType_8b)|| ((DATATYPE) == CRYP_DataType_1b))
  000700: line 207 define CRYP_KeySize_128b ((uint16_t)0x0000)
  000728: line 208 define CRYP_KeySize_192b ((uint16_t)0x0100)
  000750: line 209 define CRYP_KeySize_256b ((uint16_t)0x0200)
  000778: line 210 define IS_CRYP_KEYSIZE(KEYSIZE) (((KEYSIZE) == CRYP_KeySize_128b)|| ((KEYSIZE) == CRYP_KeySize_192b)|| ((KEYSIZE) == CRYP_KeySize_256b))
  0007fd: line 220 define CRYP_FLAG_BUSY ((uint8_t)0x10)
  00081f: line 224 define CRYP_FLAG_IFEM ((uint8_t)0x01)
  000841: line 225 define CRYP_FLAG_IFNF ((uint8_t)0x02)
  000863: line 226 define CRYP_FLAG_INRIS ((uint8_t)0x22)
  000886: line 227 define CRYP_FLAG_OFNE ((uint8_t)0x04)
  0008a8: line 229 define CRYP_FLAG_OFFU ((uint8_t)0x08)
  0008ca: line 230 define CRYP_FLAG_OUTRIS ((uint8_t)0x21)
  0008ee: line 233 define IS_CRYP_GET_FLAG(FLAG) (((FLAG) == CRYP_FLAG_IFEM) || ((FLAG) == CRYP_FLAG_IFNF) || ((FLAG) == CRYP_FLAG_OFNE) || ((FLAG) == CRYP_FLAG_OFFU) || ((FLAG) == CRYP_FLAG_BUSY) || ((FLAG) == CRYP_FLAG_OUTRIS)|| ((FLAG) == CRYP_FLAG_INRIS))
  0009db: line 247 define CRYP_IT_INI ((uint8_t)0x01)
  0009fa: line 248 define CRYP_IT_OUTI ((uint8_t)0x02)
  000a1a: line 249 define IS_CRYP_CONFIG_IT(IT) ((((IT) & (uint8_t)0xFC) == 0x00) && ((IT) != 0x00))
  000a68: line 250 define IS_CRYP_GET_IT(IT) (((IT) == CRYP_IT_INI) || ((IT) == CRYP_IT_OUTI))
  000ab0: line 259 define MODE_ENCRYPT ((uint8_t)0x01)
  000ad0: line 260 define MODE_DECRYPT ((uint8_t)0x00)
  000af0: line 269 define CRYP_DMAReq_DataIN ((uint8_t)0x01)
  000b16: line 270 define CRYP_DMAReq_DataOUT ((uint8_t)0x02)
  000b3d: line 271 define IS_CRYP_DMAREQ(DMAREQ) ((((DMAREQ) & (uint8_t)0xFC) == 0x00) && ((DMAREQ) != 0x00))
  000b94: end include
  000b95: end of translation unit


** Section #132 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_cryp.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 72 79 70 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_cryp.h:1.0


** Section #133 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1128 bytes

  000000: Header:
    size 0x464 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_cryp.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   42  = 0x13 (DW_TAG_structure_type)
  00013f:     DW_AT_sibling 0x19d
  000141:     DW_AT_byte_size 0x10
  000142:     30  = 0xd (DW_TAG_member)
  000143:       DW_AT_name CRYP_AlgoDir
  000150:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000155:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000158:     30  = 0xd (DW_TAG_member)
  000159:       DW_AT_name CRYP_AlgoMode
  000167:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00016f:     30  = 0xd (DW_TAG_member)
  000170:       DW_AT_name CRYP_DataType
  00017e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000183:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000186:     30  = 0xd (DW_TAG_member)
  000187:       DW_AT_name CRYP_KeySize
  000194:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000199:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00019c:     0  null
  00019d:   80  = 0x16 (DW_TAG_typedef)
  00019e:     DW_AT_name CRYP_InitTypeDef
  0001af:     DW_AT_type indirect DW_FORM_ref2 0x13e
  0001b2:     DW_AT_decl_file 0x1
  0001b3:     DW_AT_decl_line 0x41
  0001b4:     DW_AT_decl_column 0x2
  0001b5:   42  = 0x13 (DW_TAG_structure_type)
  0001b6:     DW_AT_sibling 0x276
  0001b8:     DW_AT_byte_size 0x20
  0001b9:     30  = 0xd (DW_TAG_member)
  0001ba:       DW_AT_name CRYP_Key0Left
  0001c8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001d0:     30  = 0xd (DW_TAG_member)
  0001d1:       DW_AT_name CRYP_Key0Right
  0001e0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0001e8:     30  = 0xd (DW_TAG_member)
  0001e9:       DW_AT_name CRYP_Key1Left
  0001f7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001ff:     30  = 0xd (DW_TAG_member)
  000200:       DW_AT_name CRYP_Key1Right
  00020f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000214:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000217:     30  = 0xd (DW_TAG_member)
  000218:       DW_AT_name CRYP_Key2Left
  000226:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00022b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00022e:     30  = 0xd (DW_TAG_member)
  00022f:       DW_AT_name CRYP_Key2Right
  00023e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000243:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000246:     30  = 0xd (DW_TAG_member)
  000247:       DW_AT_name CRYP_Key3Left
  000255:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00025a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00025d:     30  = 0xd (DW_TAG_member)
  00025e:       DW_AT_name CRYP_Key3Right
  00026d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000272:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000275:     0  null
  000276:   80  = 0x16 (DW_TAG_typedef)
  000277:     DW_AT_name CRYP_KeyInitTypeDef
  00028b:     DW_AT_type indirect DW_FORM_ref2 0x1b5
  00028e:     DW_AT_decl_file 0x1
  00028f:     DW_AT_decl_line 0x50
  000290:     DW_AT_decl_column 0x2
  000291:   42  = 0x13 (DW_TAG_structure_type)
  000292:     DW_AT_sibling 0x2f0
  000294:     DW_AT_byte_size 0x10
  000295:     30  = 0xd (DW_TAG_member)
  000296:       DW_AT_name CRYP_IV0Left
  0002a3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002ab:     30  = 0xd (DW_TAG_member)
  0002ac:       DW_AT_name CRYP_IV0Right
  0002ba:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0002c2:     30  = 0xd (DW_TAG_member)
  0002c3:       DW_AT_name CRYP_IV1Left
  0002d0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002d8:     30  = 0xd (DW_TAG_member)
  0002d9:       DW_AT_name CRYP_IV1Right
  0002e7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0002ef:     0  null
  0002f0:   80  = 0x16 (DW_TAG_typedef)
  0002f1:     DW_AT_name CRYP_IVInitTypeDef
  000304:     DW_AT_type indirect DW_FORM_ref2 0x291
  000307:     DW_AT_decl_file 0x1
  000308:     DW_AT_decl_line 0x5a
  000309:     DW_AT_decl_column 0x2
  00030a:   42  = 0x13 (DW_TAG_structure_type)
  00030b:     DW_AT_sibling 0x450
  00030d:     DW_AT_byte_size 0x74
  00030e:     30  = 0xd (DW_TAG_member)
  00030f:       DW_AT_name CR_CurrentConfig
  000320:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000325:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000328:     30  = 0xd (DW_TAG_member)
  000329:       DW_AT_name CRYP_IV0LR
  000334:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000339:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00033c:     30  = 0xd (DW_TAG_member)
  00033d:       DW_AT_name CRYP_IV0RR
  000348:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00034d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000350:     30  = 0xd (DW_TAG_member)
  000351:       DW_AT_name CRYP_IV1LR
  00035c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000361:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000364:     30  = 0xd (DW_TAG_member)
  000365:       DW_AT_name CRYP_IV1RR
  000370:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000375:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000378:     30  = 0xd (DW_TAG_member)
  000379:       DW_AT_name CRYP_K0LR
  000383:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000388:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00038b:     30  = 0xd (DW_TAG_member)
  00038c:       DW_AT_name CRYP_K0RR
  000396:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00039b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00039e:     30  = 0xd (DW_TAG_member)
  00039f:       DW_AT_name CRYP_K1LR
  0003a9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0003b1:     30  = 0xd (DW_TAG_member)
  0003b2:       DW_AT_name CRYP_K1RR
  0003bc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003c1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0003c4:     30  = 0xd (DW_TAG_member)
  0003c5:       DW_AT_name CRYP_K2LR
  0003cf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0003d7:     30  = 0xd (DW_TAG_member)
  0003d8:       DW_AT_name CRYP_K2RR
  0003e2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  0003ea:     30  = 0xd (DW_TAG_member)
  0003eb:       DW_AT_name CRYP_K3LR
  0003f5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  0003fd:     30  = 0xd (DW_TAG_member)
  0003fe:       DW_AT_name CRYP_K3RR
  000408:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00040d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000410:     3  = 0x1 (DW_TAG_array_type)
  000411:       DW_AT_sibling 0x41b
  000413:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000418:       1  = 0x21 (DW_TAG_subrange_type)
  000419:         DW_AT_upper_bound 0x7
  00041a:       0  null
  00041b:     30  = 0xd (DW_TAG_member)
  00041c:       DW_AT_name CRYP_CSGCMCCMR
  00042b:       DW_AT_type indirect DW_FORM_ref2 0x410
  00042e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000431:     3  = 0x1 (DW_TAG_array_type)
  000432:       DW_AT_sibling 0x43c
  000434:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000439:       1  = 0x21 (DW_TAG_subrange_type)
  00043a:         DW_AT_upper_bound 0x7
  00043b:       0  null
  00043c:     30  = 0xd (DW_TAG_member)
  00043d:       DW_AT_name CRYP_CSGCMR
  000449:       DW_AT_type indirect DW_FORM_ref2 0x431
  00044c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00044f:     0  null
  000450:   80  = 0x16 (DW_TAG_typedef)
  000451:     DW_AT_name CRYP_Context
  00045e:     DW_AT_type indirect DW_FORM_ref2 0x30a
  000461:     DW_AT_decl_file 0x1
  000462:     DW_AT_decl_line 0x73
  000463:     DW_AT_decl_column 0x2
  000464:   0  null
  000465: 0  padding
  000466: 0  padding
  000467: 0  padding


** Section #218 '.rel.debug_info' (SHT_REL)
    Size   : 272 bytes (alignment 4)
    Symbol table #174 '.symtab'
    34 relocations applied to section #133 '.debug_info'


** Section #134 '__ARM_grp.stm32f4xx_hash.h.2_gf2000_caP5POdrOG9_f00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #135 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1860 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_HASH_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 97 define HASH_AlgoSelection_SHA1 ((uint32_t)0x0000)
  00004a: line 98 define HASH_AlgoSelection_SHA224 HASH_CR_ALGO_1
  000075: line 99 define HASH_AlgoSelection_SHA256 HASH_CR_ALGO
  00009e: line 100 define HASH_AlgoSelection_MD5 HASH_CR_ALGO_0
  0000c6: line 102 define IS_HASH_ALGOSELECTION(ALGOSELECTION) (((ALGOSELECTION) == HASH_AlgoSelection_SHA1) || ((ALGOSELECTION) == HASH_AlgoSelection_SHA224) || ((ALGOSELECTION) == HASH_AlgoSelection_SHA256) || ((ALGOSELECTION) == HASH_AlgoSelection_MD5))
  0001af: line 113 define HASH_AlgoMode_HASH ((uint32_t)0x00000000)
  0001db: line 114 define HASH_AlgoMode_HMAC HASH_CR_MODE
  0001fd: line 116 define IS_HASH_ALGOMODE(ALGOMODE) (((ALGOMODE) == HASH_AlgoMode_HASH) || ((ALGOMODE) == HASH_AlgoMode_HMAC))
  000265: line 125 define HASH_DataType_32b ((uint32_t)0x0000)
  00028c: line 126 define HASH_DataType_16b HASH_CR_DATATYPE_0
  0002b3: line 127 define HASH_DataType_8b HASH_CR_DATATYPE_1
  0002d9: line 128 define HASH_DataType_1b HASH_CR_DATATYPE
  0002fe: line 130 define IS_HASH_DATATYPE(DATATYPE) (((DATATYPE) == HASH_DataType_32b)|| ((DATATYPE) == HASH_DataType_16b)|| ((DATATYPE) == HASH_DataType_8b) || ((DATATYPE) == HASH_DataType_1b))
  0003ab: line 141 define HASH_HMACKeyType_ShortKey ((uint32_t)0x00000000)
  0003df: line 142 define HASH_HMACKeyType_LongKey HASH_CR_LKEY
  000408: line 144 define IS_HASH_HMAC_KEYTYPE(KEYTYPE) (((KEYTYPE) == HASH_HMACKeyType_ShortKey) || ((KEYTYPE) == HASH_HMACKeyType_LongKey))
  00047f: line 153 define IS_HASH_VALIDBITSNUMBER(VALIDBITS) ((VALIDBITS) <= 0x1F)
  0004bb: line 162 define HASH_IT_DINI HASH_IMR_DINIM
  0004da: line 163 define HASH_IT_DCI HASH_IMR_DCIM
  0004f7: line 165 define IS_HASH_IT(IT) ((((IT) & (uint32_t)0xFFFFFFFC) == 0x00000000) && ((IT) != 0x00000000))
  000551: line 166 define IS_HASH_GET_IT(IT) (((IT) == HASH_IT_DINI) || ((IT) == HASH_IT_DCI))
  000599: line 175 define HASH_FLAG_DINIS HASH_SR_DINIS
  0005ba: line 176 define HASH_FLAG_DCIS HASH_SR_DCIS
  0005d9: line 177 define HASH_FLAG_DMAS HASH_SR_DMAS
  0005f8: line 178 define HASH_FLAG_BUSY HASH_SR_BUSY
  000617: line 179 define HASH_FLAG_DINNE HASH_CR_DINNE
  000638: line 181 define IS_HASH_GET_FLAG(FLAG) (((FLAG) == HASH_FLAG_DINIS) || ((FLAG) == HASH_FLAG_DCIS) || ((FLAG) == HASH_FLAG_DMAS) || ((FLAG) == HASH_FLAG_BUSY) || ((FLAG) == HASH_FLAG_DINNE))
  0006e9: line 187 define IS_HASH_CLEAR_FLAG(FLAG) (((FLAG) == HASH_FLAG_DINIS) || ((FLAG) == HASH_FLAG_DCIS))
  000741: end include
  000742: end of translation unit


** Section #136 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_hash.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 68 61 73 68 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_hash.h:1.0


** Section #137 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 608 bytes

  000000: Header:
    size 0x25c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_hash.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   42  = 0x13 (DW_TAG_structure_type)
  00013f:     DW_AT_sibling 0x1a7
  000141:     DW_AT_byte_size 0x10
  000142:     30  = 0xd (DW_TAG_member)
  000143:       DW_AT_name HASH_AlgoSelection
  000156:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00015b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015e:     30  = 0xd (DW_TAG_member)
  00015f:       DW_AT_name HASH_AlgoMode
  00016d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000172:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000175:     30  = 0xd (DW_TAG_member)
  000176:       DW_AT_name HASH_DataType
  000184:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000189:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00018c:     30  = 0xd (DW_TAG_member)
  00018d:       DW_AT_name HASH_HMACKeyType
  00019e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001a6:     0  null
  0001a7:   80  = 0x16 (DW_TAG_typedef)
  0001a8:     DW_AT_name HASH_InitTypeDef
  0001b9:     DW_AT_type indirect DW_FORM_ref2 0x13e
  0001bc:     DW_AT_decl_file 0x1
  0001bd:     DW_AT_decl_line 0x40
  0001be:     DW_AT_decl_column 0x2
  0001bf:   42  = 0x13 (DW_TAG_structure_type)
  0001c0:     DW_AT_sibling 0x1db
  0001c2:     DW_AT_byte_size 0x20
  0001c3:     3  = 0x1 (DW_TAG_array_type)
  0001c4:       DW_AT_sibling 0x1ce
  0001c6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001cb:       1  = 0x21 (DW_TAG_subrange_type)
  0001cc:         DW_AT_upper_bound 0x7
  0001cd:       0  null
  0001ce:     30  = 0xd (DW_TAG_member)
  0001cf:       DW_AT_name Data
  0001d4:       DW_AT_type indirect DW_FORM_ref2 0x1c3
  0001d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001da:     0  null
  0001db:   80  = 0x16 (DW_TAG_typedef)
  0001dc:     DW_AT_name HASH_MsgDigest
  0001eb:     DW_AT_type indirect DW_FORM_ref2 0x1bf
  0001ee:     DW_AT_decl_file 0x1
  0001ef:     DW_AT_decl_line 0x4b
  0001f0:     DW_AT_decl_column 0x3
  0001f1:   42  = 0x13 (DW_TAG_structure_type)
  0001f2:     DW_AT_sibling 0x247
  0001f4:     DW_AT_byte_size 0xe4
  0001f6:     30  = 0xd (DW_TAG_member)
  0001f7:       DW_AT_name HASH_IMR
  000200:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000205:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000208:     30  = 0xd (DW_TAG_member)
  000209:       DW_AT_name HASH_STR
  000212:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000217:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00021a:     30  = 0xd (DW_TAG_member)
  00021b:       DW_AT_name HASH_CR
  000223:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000228:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00022b:     3  = 0x1 (DW_TAG_array_type)
  00022c:       DW_AT_sibling 0x236
  00022e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000233:       1  = 0x21 (DW_TAG_subrange_type)
  000234:         DW_AT_upper_bound 0x35
  000235:       0  null
  000236:     30  = 0xd (DW_TAG_member)
  000237:       DW_AT_name HASH_CSR
  000240:       DW_AT_type indirect DW_FORM_ref2 0x22b
  000243:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000246:     0  null
  000247:   80  = 0x16 (DW_TAG_typedef)
  000248:     DW_AT_name HASH_Context
  000255:     DW_AT_type indirect DW_FORM_ref2 0x1f1
  000258:     DW_AT_decl_file 0x1
  000259:     DW_AT_decl_line 0x56
  00025a:     DW_AT_decl_column 0x2
  00025b:   0  null
  00025c: 0  padding
  00025d: 0  padding
  00025e: 0  padding
  00025f: 0  padding


** Section #219 '.rel.debug_info' (SHT_REL)
    Size   : 96 bytes (alignment 4)
    Symbol table #174 '.symtab'
    12 relocations applied to section #137 '.debug_info'


** Section #138 '__ARM_grp.stm32f4xx_rng.h.2_kO0000_SDJyqFWyei0_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #139 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 560 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_RNG_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 58 define RNG_FLAG_DRDY ((uint8_t)0x0001)
  00003e: line 59 define RNG_FLAG_CECS ((uint8_t)0x0002)
  000060: line 60 define RNG_FLAG_SECS ((uint8_t)0x0004)
  000082: line 62 define IS_RNG_GET_FLAG(RNG_FLAG) (((RNG_FLAG) == RNG_FLAG_DRDY) || ((RNG_FLAG) == RNG_FLAG_CECS) || ((RNG_FLAG) == RNG_FLAG_SECS))
  000100: line 65 define IS_RNG_CLEAR_FLAG(RNG_FLAG) (((RNG_FLAG) == RNG_FLAG_CECS) || ((RNG_FLAG) == RNG_FLAG_SECS))
  00015f: line 74 define RNG_IT_CEI ((uint8_t)0x20)
  00017c: line 75 define RNG_IT_SEI ((uint8_t)0x40)
  000199: line 77 define IS_RNG_IT(IT) ((((IT) & (uint8_t)0x9F) == 0x00) && ((IT) != 0x00))
  0001de: line 78 define IS_RNG_GET_IT(RNG_IT) (((RNG_IT) == RNG_IT_CEI) || ((RNG_IT) == RNG_IT_SEI))
  00022d: end include
  00022e: end of translation unit


** Section #140 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_rng.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 6e 67 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rng.h:1.0 [


** Section #141 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 320 bytes

  000000: Header:
    size 0x13c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_rng.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   0  null
  00013e: 0  padding
  00013f: 0  padding


** Section #220 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #141 '.debug_info'


** Section #142 '__ARM_grp.stm32f4xx_can.h.2_MP_000_oQXg98RBQ2d_c20000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #143 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 7208 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_CAN_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 54 define IS_CAN_ALL_PERIPH(PERIPH) (((PERIPH) == CAN1) || ((PERIPH) == CAN2))
  000063: line 205 define CAN_InitStatus_Failed ((uint8_t)0x00)
  00008c: line 206 define CAN_InitStatus_Success ((uint8_t)0x01)
  0000b6: line 210 define CANINITFAILED CAN_InitStatus_Failed
  0000dd: line 211 define CANINITOK CAN_InitStatus_Success
  000101: line 220 define CAN_Mode_Normal ((uint8_t)0x00)
  000124: line 221 define CAN_Mode_LoopBack ((uint8_t)0x01)
  000149: line 222 define CAN_Mode_Silent ((uint8_t)0x02)
  00016c: line 223 define CAN_Mode_Silent_LoopBack ((uint8_t)0x03)
  000198: line 225 define IS_CAN_MODE(MODE) (((MODE) == CAN_Mode_Normal) || ((MODE) == CAN_Mode_LoopBack)|| ((MODE) == CAN_Mode_Silent) || ((MODE) == CAN_Mode_Silent_LoopBack))
  000232: line 238 define CAN_OperatingMode_Initialization ((uint8_t)0x00)
  000266: line 239 define CAN_OperatingMode_Normal ((uint8_t)0x01)
  000292: line 240 define CAN_OperatingMode_Sleep ((uint8_t)0x02)
  0002bd: line 243 define IS_CAN_OPERATING_MODE(MODE) (((MODE) == CAN_OperatingMode_Initialization) || ((MODE) == CAN_OperatingMode_Normal)|| ((MODE) == CAN_OperatingMode_Sleep))
  000359: line 255 define CAN_ModeStatus_Failed ((uint8_t)0x00)
  000382: line 256 define CAN_ModeStatus_Success ((uint8_t)!CAN_ModeStatus_Failed)
  0003be: line 264 define CAN_SJW_1tq ((uint8_t)0x00)
  0003dd: line 265 define CAN_SJW_2tq ((uint8_t)0x01)
  0003fc: line 266 define CAN_SJW_3tq ((uint8_t)0x02)
  00041b: line 267 define CAN_SJW_4tq ((uint8_t)0x03)
  00043a: line 269 define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1tq) || ((SJW) == CAN_SJW_2tq)|| ((SJW) == CAN_SJW_3tq) || ((SJW) == CAN_SJW_4tq))
  0004b3: line 278 define CAN_BS1_1tq ((uint8_t)0x00)
  0004d2: line 279 define CAN_BS1_2tq ((uint8_t)0x01)
  0004f1: line 280 define CAN_BS1_3tq ((uint8_t)0x02)
  000510: line 281 define CAN_BS1_4tq ((uint8_t)0x03)
  00052f: line 282 define CAN_BS1_5tq ((uint8_t)0x04)
  00054e: line 283 define CAN_BS1_6tq ((uint8_t)0x05)
  00056d: line 284 define CAN_BS1_7tq ((uint8_t)0x06)
  00058c: line 285 define CAN_BS1_8tq ((uint8_t)0x07)
  0005ab: line 286 define CAN_BS1_9tq ((uint8_t)0x08)
  0005ca: line 287 define CAN_BS1_10tq ((uint8_t)0x09)
  0005ea: line 288 define CAN_BS1_11tq ((uint8_t)0x0A)
  00060a: line 289 define CAN_BS1_12tq ((uint8_t)0x0B)
  00062a: line 290 define CAN_BS1_13tq ((uint8_t)0x0C)
  00064a: line 291 define CAN_BS1_14tq ((uint8_t)0x0D)
  00066a: line 292 define CAN_BS1_15tq ((uint8_t)0x0E)
  00068a: line 293 define CAN_BS1_16tq ((uint8_t)0x0F)
  0006aa: line 295 define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16tq)
  0006d5: line 303 define CAN_BS2_1tq ((uint8_t)0x00)
  0006f4: line 304 define CAN_BS2_2tq ((uint8_t)0x01)
  000713: line 305 define CAN_BS2_3tq ((uint8_t)0x02)
  000732: line 306 define CAN_BS2_4tq ((uint8_t)0x03)
  000751: line 307 define CAN_BS2_5tq ((uint8_t)0x04)
  000770: line 308 define CAN_BS2_6tq ((uint8_t)0x05)
  00078f: line 309 define CAN_BS2_7tq ((uint8_t)0x06)
  0007ae: line 310 define CAN_BS2_8tq ((uint8_t)0x07)
  0007cd: line 312 define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8tq)
  0007f7: line 320 define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1) && ((PRESCALER) <= 1024))
  000844: line 328 define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27)
  000875: line 336 define CAN_FilterMode_IdMask ((uint8_t)0x00)
  00089e: line 337 define CAN_FilterMode_IdList ((uint8_t)0x01)
  0008c7: line 339 define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FilterMode_IdMask) || ((MODE) == CAN_FilterMode_IdList))
  00092c: line 348 define CAN_FilterScale_16bit ((uint8_t)0x00)
  000955: line 349 define CAN_FilterScale_32bit ((uint8_t)0x01)
  00097e: line 351 define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FilterScale_16bit) || ((SCALE) == CAN_FilterScale_32bit))
  0009e7: line 360 define CAN_Filter_FIFO0 ((uint8_t)0x00)
  000a0b: line 361 define CAN_Filter_FIFO1 ((uint8_t)0x01)
  000a2f: line 362 define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FilterFIFO0) || ((FIFO) == CAN_FilterFIFO1))
  000a88: line 366 define CAN_FilterFIFO0 CAN_Filter_FIFO0
  000aac: line 367 define CAN_FilterFIFO1 CAN_Filter_FIFO1
  000ad0: line 375 define IS_CAN_BANKNUMBER(BANKNUMBER) (((BANKNUMBER) >= 1) && ((BANKNUMBER) <= 27))
  000b1f: line 383 define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
  000b71: line 384 define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FF))
  000ba7: line 385 define IS_CAN_EXTID(EXTID) ((EXTID) <= ((uint32_t)0x1FFFFFFF))
  000be2: line 386 define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
  000c10: line 394 define CAN_Id_Standard ((uint32_t)0x00000000)
  000c3a: line 395 define CAN_Id_Extended ((uint32_t)0x00000004)
  000c64: line 396 define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_Id_Standard) || ((IDTYPE) == CAN_Id_Extended))
  000cbe: line 400 define CAN_ID_STD CAN_Id_Standard
  000cdc: line 401 define CAN_ID_EXT CAN_Id_Extended
  000cfa: line 409 define CAN_RTR_Data ((uint32_t)0x00000000)
  000d21: line 410 define CAN_RTR_Remote ((uint32_t)0x00000002)
  000d4a: line 411 define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_Data) || ((RTR) == CAN_RTR_Remote))
  000d94: line 414 define CAN_RTR_DATA CAN_RTR_Data
  000db1: line 415 define CAN_RTR_REMOTE CAN_RTR_Remote
  000dd2: line 423 define CAN_TxStatus_Failed ((uint8_t)0x00)
  000df9: line 424 define CAN_TxStatus_Ok ((uint8_t)0x01)
  000e1c: line 425 define CAN_TxStatus_Pending ((uint8_t)0x02)
  000e44: line 426 define CAN_TxStatus_NoMailBox ((uint8_t)0x04)
  000e6e: line 429 define CANTXFAILED CAN_TxStatus_Failed
  000e91: line 430 define CANTXOK CAN_TxStatus_Ok
  000eac: line 431 define CANTXPENDING CAN_TxStatus_Pending
  000ed1: line 432 define CAN_NO_MB CAN_TxStatus_NoMailBox
  000ef5: line 440 define CAN_FIFO0 ((uint8_t)0x00)
  000f12: line 441 define CAN_FIFO1 ((uint8_t)0x01)
  000f2f: line 443 define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
  000f75: line 451 define CAN_Sleep_Failed ((uint8_t)0x00)
  000f99: line 452 define CAN_Sleep_Ok ((uint8_t)0x01)
  000fb9: line 455 define CANSLEEPFAILED CAN_Sleep_Failed
  000fdc: line 456 define CANSLEEPOK CAN_Sleep_Ok
  000ff7: line 464 define CAN_WakeUp_Failed ((uint8_t)0x00)
  00101c: line 465 define CAN_WakeUp_Ok ((uint8_t)0x01)
  00103d: line 468 define CANWAKEUPFAILED CAN_WakeUp_Failed
  001062: line 469 define CANWAKEUPOK CAN_WakeUp_Ok
  00107f: line 478 define CAN_ErrorCode_NoErr ((uint8_t)0x00)
  0010a6: line 479 define CAN_ErrorCode_StuffErr ((uint8_t)0x10)
  0010d0: line 480 define CAN_ErrorCode_FormErr ((uint8_t)0x20)
  0010f9: line 481 define CAN_ErrorCode_ACKErr ((uint8_t)0x30)
  001121: line 482 define CAN_ErrorCode_BitRecessiveErr ((uint8_t)0x40)
  001152: line 483 define CAN_ErrorCode_BitDominantErr ((uint8_t)0x50)
  001182: line 484 define CAN_ErrorCode_CRCErr ((uint8_t)0x60)
  0011aa: line 485 define CAN_ErrorCode_SoftwareSetErr ((uint8_t)0x70)
  0011da: line 499 define CAN_FLAG_RQCP0 ((uint32_t)0x38000001)
  001203: line 500 define CAN_FLAG_RQCP1 ((uint32_t)0x38000100)
  00122c: line 501 define CAN_FLAG_RQCP2 ((uint32_t)0x38010000)
  001255: line 504 define CAN_FLAG_FMP0 ((uint32_t)0x12000003)
  00127d: line 505 define CAN_FLAG_FF0 ((uint32_t)0x32000008)
  0012a4: line 506 define CAN_FLAG_FOV0 ((uint32_t)0x32000010)
  0012cc: line 507 define CAN_FLAG_FMP1 ((uint32_t)0x14000003)
  0012f4: line 508 define CAN_FLAG_FF1 ((uint32_t)0x34000008)
  00131b: line 509 define CAN_FLAG_FOV1 ((uint32_t)0x34000010)
  001343: line 512 define CAN_FLAG_WKU ((uint32_t)0x31000008)
  00136a: line 513 define CAN_FLAG_SLAK ((uint32_t)0x31000012)
  001392: line 518 define CAN_FLAG_EWG ((uint32_t)0x10F00001)
  0013b9: line 519 define CAN_FLAG_EPV ((uint32_t)0x10F00002)
  0013e0: line 520 define CAN_FLAG_BOF ((uint32_t)0x10F00004)
  001407: line 521 define CAN_FLAG_LEC ((uint32_t)0x30F00070)
  00142e: line 523 define IS_CAN_GET_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_BOF) || ((FLAG) == CAN_FLAG_EPV) || ((FLAG) == CAN_FLAG_EWG) || ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_FOV0) || ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FMP0) || ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FMP1) || ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_RQCP1)|| ((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_SLAK ))
  0015f5: line 532 define IS_CAN_CLEAR_FLAG(FLAG) (((FLAG) == CAN_FLAG_LEC) || ((FLAG) == CAN_FLAG_RQCP2) || ((FLAG) == CAN_FLAG_RQCP1) || ((FLAG) == CAN_FLAG_RQCP0) || ((FLAG) == CAN_FLAG_FF0) || ((FLAG) == CAN_FLAG_FOV0) || ((FLAG) == CAN_FLAG_FF1) || ((FLAG) == CAN_FLAG_FOV1) || ((FLAG) == CAN_FLAG_WKU) || ((FLAG) == CAN_FLAG_SLAK))
  001730: line 545 define CAN_IT_TME ((uint32_t)0x00000001)
  001755: line 548 define CAN_IT_FMP0 ((uint32_t)0x00000002)
  00177b: line 549 define CAN_IT_FF0 ((uint32_t)0x00000004)
  0017a0: line 550 define CAN_IT_FOV0 ((uint32_t)0x00000008)
  0017c6: line 551 define CAN_IT_FMP1 ((uint32_t)0x00000010)
  0017ec: line 552 define CAN_IT_FF1 ((uint32_t)0x00000020)
  001811: line 553 define CAN_IT_FOV1 ((uint32_t)0x00000040)
  001837: line 556 define CAN_IT_WKU ((uint32_t)0x00010000)
  00185c: line 557 define CAN_IT_SLK ((uint32_t)0x00020000)
  001881: line 560 define CAN_IT_EWG ((uint32_t)0x00000100)
  0018a6: line 561 define CAN_IT_EPV ((uint32_t)0x00000200)
  0018cb: line 562 define CAN_IT_BOF ((uint32_t)0x00000400)
  0018f0: line 563 define CAN_IT_LEC ((uint32_t)0x00000800)
  001915: line 564 define CAN_IT_ERR ((uint32_t)0x00008000)
  00193a: line 567 define CAN_IT_RQCP0 CAN_IT_TME
  001955: line 568 define CAN_IT_RQCP1 CAN_IT_TME
  001970: line 569 define CAN_IT_RQCP2 CAN_IT_TME
  00198b: line 572 define IS_CAN_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FMP0) || ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0) || ((IT) == CAN_IT_FMP1) || ((IT) == CAN_IT_FF1) || ((IT) == CAN_IT_FOV1) || ((IT) == CAN_IT_EWG) || ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) || ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) || ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
  001aef: line 580 define IS_CAN_CLEAR_IT(IT) (((IT) == CAN_IT_TME) || ((IT) == CAN_IT_FF0) || ((IT) == CAN_IT_FOV0)|| ((IT) == CAN_IT_FF1) || ((IT) == CAN_IT_FOV1)|| ((IT) == CAN_IT_EWG) || ((IT) == CAN_IT_EPV) || ((IT) == CAN_IT_BOF) || ((IT) == CAN_IT_LEC) || ((IT) == CAN_IT_ERR) || ((IT) == CAN_IT_WKU) || ((IT) == CAN_IT_SLK))
  001c25: end include
  001c26: end of translation unit


** Section #144 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_can.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 61 6e 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_can.h:1.0 [


** Section #145 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1072 bytes

  000000: Header:
    size 0x42c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_can.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x20a
  000140:     DW_AT_byte_size 0xc
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name CAN_Prescaler
  000150:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000155:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000158:     30  = 0xd (DW_TAG_member)
  000159:       DW_AT_name CAN_Mode
  000162:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000167:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00016a:     30  = 0xd (DW_TAG_member)
  00016b:       DW_AT_name CAN_SJW
  000173:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000178:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  00017b:     30  = 0xd (DW_TAG_member)
  00017c:       DW_AT_name CAN_BS1
  000184:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000189:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00018c:     30  = 0xd (DW_TAG_member)
  00018d:       DW_AT_name CAN_BS2
  000195:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00019a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  00019d:     30  = 0xd (DW_TAG_member)
  00019e:       DW_AT_name CAN_TTCM
  0001a7:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0001af:     30  = 0xd (DW_TAG_member)
  0001b0:       DW_AT_name CAN_ABOM
  0001b9:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 7 }
  0001c1:     30  = 0xd (DW_TAG_member)
  0001c2:       DW_AT_name CAN_AWUM
  0001cb:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001d3:     30  = 0xd (DW_TAG_member)
  0001d4:       DW_AT_name CAN_NART
  0001dd:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  0001e5:     30  = 0xd (DW_TAG_member)
  0001e6:       DW_AT_name CAN_RFLM
  0001ef:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  0001f4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001f7:     30  = 0xd (DW_TAG_member)
  0001f8:       DW_AT_name CAN_TXFP
  000201:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  000206:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  000209:     0  null
  00020a:   80  = 0x16 (DW_TAG_typedef)
  00020b:     DW_AT_name CAN_InitTypeDef
  00021b:     DW_AT_type indirect DW_FORM_ref2 0x13d
  00021e:     DW_AT_decl_file 0x1
  00021f:     DW_AT_decl_line 0x62
  000220:     DW_AT_decl_column 0x3
  000221:   42  = 0x13 (DW_TAG_structure_type)
  000222:     DW_AT_sibling 0x31f
  000224:     DW_AT_byte_size 0xe
  000225:     30  = 0xd (DW_TAG_member)
  000226:       DW_AT_name CAN_FilterIdHigh
  000237:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00023c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00023f:     30  = 0xd (DW_TAG_member)
  000240:       DW_AT_name CAN_FilterIdLow
  000250:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000255:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000258:     30  = 0xd (DW_TAG_member)
  000259:       DW_AT_name CAN_FilterMaskIdHigh
  00026e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000273:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000276:     30  = 0xd (DW_TAG_member)
  000277:       DW_AT_name CAN_FilterMaskIdLow
  00028b:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000290:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000293:     30  = 0xd (DW_TAG_member)
  000294:       DW_AT_name CAN_FilterFIFOAssignment
  0002ad:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0002b5:     30  = 0xd (DW_TAG_member)
  0002b6:       DW_AT_name CAN_FilterNumber
  0002c7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0002cf:     30  = 0xd (DW_TAG_member)
  0002d0:       DW_AT_name CAN_FilterMode
  0002df:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002e4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  0002e7:     30  = 0xd (DW_TAG_member)
  0002e8:       DW_AT_name CAN_FilterScale
  0002f8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000300:     30  = 0xd (DW_TAG_member)
  000301:       DW_AT_name CAN_FilterActivation
  000316:       DW_AT_type indirect DW_FORM_ref_addr 0x90a+__ARM_grp..debug_info$stm32f4xx.h$.2_U4O100_4IR$75CTS33_E10000
  00031b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 13 }
  00031e:     0  null
  00031f:   80  = 0x16 (DW_TAG_typedef)
  000320:     DW_AT_name CAN_FilterInitTypeDef
  000336:     DW_AT_type indirect DW_FORM_ref2 0x221
  000339:     DW_AT_decl_file 0x1
  00033a:     DW_AT_decl_line 0x88
  00033c:     DW_AT_decl_column 0x3
  00033d:   42  = 0x13 (DW_TAG_structure_type)
  00033e:     DW_AT_sibling 0x39e
  000340:     DW_AT_byte_size 0x14
  000341:     30  = 0xd (DW_TAG_member)
  000342:       DW_AT_name StdId
  000348:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00034d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000350:     30  = 0xd (DW_TAG_member)
  000351:       DW_AT_name ExtId
  000357:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00035c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00035f:     30  = 0xd (DW_TAG_member)
  000360:       DW_AT_name IDE
  000364:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000369:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00036c:     30  = 0xd (DW_TAG_member)
  00036d:       DW_AT_name RTR
  000371:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000376:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  000379:     30  = 0xd (DW_TAG_member)
  00037a:       DW_AT_name DLC
  00037e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000383:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  000386:     3  = 0x1 (DW_TAG_array_type)
  000387:       DW_AT_sibling 0x391
  000389:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00038e:       1  = 0x21 (DW_TAG_subrange_type)
  00038f:         DW_AT_upper_bound 0x7
  000390:       0  null
  000391:     30  = 0xd (DW_TAG_member)
  000392:       DW_AT_name Data
  000397:       DW_AT_type indirect DW_FORM_ref2 0x386
  00039a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  00039d:     0  null
  00039e:   80  = 0x16 (DW_TAG_typedef)
  00039f:     DW_AT_name CanTxMsg
  0003a8:     DW_AT_type indirect DW_FORM_ref2 0x33d
  0003ab:     DW_AT_decl_file 0x1
  0003ac:     DW_AT_decl_line 0xa3
  0003ae:     DW_AT_decl_column 0x3
  0003af:   42  = 0x13 (DW_TAG_structure_type)
  0003b0:     DW_AT_sibling 0x41d
  0003b2:     DW_AT_byte_size 0x14
  0003b3:     30  = 0xd (DW_TAG_member)
  0003b4:       DW_AT_name StdId
  0003ba:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0003c2:     30  = 0xd (DW_TAG_member)
  0003c3:       DW_AT_name ExtId
  0003c9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0003d1:     30  = 0xd (DW_TAG_member)
  0003d2:       DW_AT_name IDE
  0003d6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0003de:     30  = 0xd (DW_TAG_member)
  0003df:       DW_AT_name RTR
  0003e3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 9 }
  0003eb:     30  = 0xd (DW_TAG_member)
  0003ec:       DW_AT_name DLC
  0003f0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0003f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0003f8:     3  = 0x1 (DW_TAG_array_type)
  0003f9:       DW_AT_sibling 0x403
  0003fb:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000400:       1  = 0x21 (DW_TAG_subrange_type)
  000401:         DW_AT_upper_bound 0x7
  000402:       0  null
  000403:     30  = 0xd (DW_TAG_member)
  000404:       DW_AT_name Data
  000409:       DW_AT_type indirect DW_FORM_ref2 0x3f8
  00040c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 11 }
  00040f:     30  = 0xd (DW_TAG_member)
  000410:       DW_AT_name FMI
  000414:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000419:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 19 }
  00041c:     0  null
  00041d:   80  = 0x16 (DW_TAG_typedef)
  00041e:     DW_AT_name CanRxMsg
  000427:     DW_AT_type indirect DW_FORM_ref2 0x3af
  00042a:     DW_AT_decl_file 0x1
  00042b:     DW_AT_decl_line 0xc1
  00042d:     DW_AT_decl_column 0x3
  00042e:   0  null
  00042f: 0  padding


** Section #221 '.rel.debug_info' (SHT_REL)
    Size   : 288 bytes (alignment 4)
    Symbol table #174 '.symtab'
    36 relocations applied to section #145 '.debug_info'


** Section #146 '__ARM_grp.stm32f4xx_dac.h.2_8q3000_MKuWXQpn_vb_a00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #147 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 4328 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_DAC_H 
  000018: include at line 38 - file 2
  00001b: end include
  00001c: line 81 define DAC_Trigger_None ((uint32_t)0x00000000)
  000046: line 83 define DAC_Trigger_T2_TRGO ((uint32_t)0x00000024)
  000073: line 84 define DAC_Trigger_T4_TRGO ((uint32_t)0x0000002C)
  0000a0: line 85 define DAC_Trigger_T5_TRGO ((uint32_t)0x0000001C)
  0000cd: line 86 define DAC_Trigger_T6_TRGO ((uint32_t)0x00000004)
  0000fa: line 87 define DAC_Trigger_T7_TRGO ((uint32_t)0x00000014)
  000127: line 88 define DAC_Trigger_T8_TRGO ((uint32_t)0x0000000C)
  000154: line 90 define DAC_Trigger_Ext_IT9 ((uint32_t)0x00000034)
  000181: line 91 define DAC_Trigger_Software ((uint32_t)0x0000003C)
  0001af: line 93 define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_Trigger_None) || ((TRIGGER) == DAC_Trigger_T6_TRGO) || ((TRIGGER) == DAC_Trigger_T8_TRGO) || ((TRIGGER) == DAC_Trigger_T7_TRGO) || ((TRIGGER) == DAC_Trigger_T5_TRGO) || ((TRIGGER) == DAC_Trigger_T2_TRGO) || ((TRIGGER) == DAC_Trigger_T4_TRGO) || ((TRIGGER) == DAC_Trigger_Ext_IT9) || ((TRIGGER) == DAC_Trigger_Software))
  00031c: line 111 define DAC_WaveGeneration_None ((uint32_t)0x00000000)
  00034d: line 112 define DAC_WaveGeneration_Noise ((uint32_t)0x00000040)
  00037f: line 113 define DAC_WaveGeneration_Triangle ((uint32_t)0x00000080)
  0003b4: line 114 define IS_DAC_GENERATE_WAVE(WAVE) (((WAVE) == DAC_WaveGeneration_None) || ((WAVE) == DAC_WaveGeneration_Noise) || ((WAVE) == DAC_WaveGeneration_Triangle))
  00044a: line 125 define DAC_LFSRUnmask_Bit0 ((uint32_t)0x00000000)
  000477: line 126 define DAC_LFSRUnmask_Bits1_0 ((uint32_t)0x00000100)
  0004a7: line 127 define DAC_LFSRUnmask_Bits2_0 ((uint32_t)0x00000200)
  0004d7: line 128 define DAC_LFSRUnmask_Bits3_0 ((uint32_t)0x00000300)
  000508: line 129 define DAC_LFSRUnmask_Bits4_0 ((uint32_t)0x00000400)
  000539: line 130 define DAC_LFSRUnmask_Bits5_0 ((uint32_t)0x00000500)
  00056a: line 131 define DAC_LFSRUnmask_Bits6_0 ((uint32_t)0x00000600)
  00059b: line 132 define DAC_LFSRUnmask_Bits7_0 ((uint32_t)0x00000700)
  0005cc: line 133 define DAC_LFSRUnmask_Bits8_0 ((uint32_t)0x00000800)
  0005fd: line 134 define DAC_LFSRUnmask_Bits9_0 ((uint32_t)0x00000900)
  00062e: line 135 define DAC_LFSRUnmask_Bits10_0 ((uint32_t)0x00000A00)
  000660: line 136 define DAC_LFSRUnmask_Bits11_0 ((uint32_t)0x00000B00)
  000692: line 137 define DAC_TriangleAmplitude_1 ((uint32_t)0x00000000)
  0006c4: line 138 define DAC_TriangleAmplitude_3 ((uint32_t)0x00000100)
  0006f6: line 139 define DAC_TriangleAmplitude_7 ((uint32_t)0x00000200)
  000728: line 140 define DAC_TriangleAmplitude_15 ((uint32_t)0x00000300)
  00075b: line 141 define DAC_TriangleAmplitude_31 ((uint32_t)0x00000400)
  00078e: line 142 define DAC_TriangleAmplitude_63 ((uint32_t)0x00000500)
  0007c1: line 143 define DAC_TriangleAmplitude_127 ((uint32_t)0x00000600)
  0007f5: line 144 define DAC_TriangleAmplitude_255 ((uint32_t)0x00000700)
  000829: line 145 define DAC_TriangleAmplitude_511 ((uint32_t)0x00000800)
  00085d: line 146 define DAC_TriangleAmplitude_1023 ((uint32_t)0x00000900)
  000892: line 147 define DAC_TriangleAmplitude_2047 ((uint32_t)0x00000A00)
  0008c7: line 148 define DAC_TriangleAmplitude_4095 ((uint32_t)0x00000B00)
  0008fc: line 150 define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUnmask_Bit0) || ((VALUE) == DAC_LFSRUnmask_Bits1_0) || ((VALUE) == DAC_LFSRUnmask_Bits2_0) || ((VALUE) == DAC_LFSRUnmask_Bits3_0) || ((VALUE) == DAC_LFSRUnmask_Bits4_0) || ((VALUE) == DAC_LFSRUnmask_Bits5_0) || ((VALUE) == DAC_LFSRUnmask_Bits6_0) || ((VALUE) == DAC_LFSRUnmask_Bits7_0) || ((VALUE) == DAC_LFSRUnmask_Bits8_0) || ((VALUE) == DAC_LFSRUnmask_Bits9_0) || ((VALUE) == DAC_LFSRUnmask_Bits10_0) || ((VALUE) == DAC_LFSRUnmask_Bits11_0) || ((VALUE) == DAC_TriangleAmplitude_1) || ((VALUE) == DAC_TriangleAmplitude_3) || ((VALUE) == DAC_TriangleAmplitude_7) || ((VALUE) == DAC_TriangleAmplitude_15) || ((VALUE) == DAC_TriangleAmplitude_31) || ((VALUE) == DAC_TriangleAmplitude_63) || ((VALUE) == DAC_TriangleAmplitude_127) || ((VALUE) == DAC_TriangleAmplitude_255) || ((VALUE) == DAC_TriangleAmplitude_511) || ((VALUE) == DAC_TriangleAmplitude_1023) || ((VALUE) == DAC_TriangleAmplitude_2047) || ((VALUE) == DAC_TriangleAmplitude_4095))
  000cf0: line 182 define DAC_OutputBuffer_Enable ((uint32_t)0x00000000)
  000d22: line 183 define DAC_OutputBuffer_Disable ((uint32_t)0x00000002)
  000d55: line 184 define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OutputBuffer_Enable) || ((STATE) == DAC_OutputBuffer_Disable))
  000dca: line 194 define DAC_Channel_1 ((uint32_t)0x00000000)
  000df2: line 195 define DAC_Channel_2 ((uint32_t)0x00000010)
  000e1a: line 196 define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_Channel_1) || ((CHANNEL) == DAC_Channel_2))
  000e74: line 206 define DAC_Align_12b_R ((uint32_t)0x00000000)
  000e9e: line 207 define DAC_Align_12b_L ((uint32_t)0x00000004)
  000ec8: line 208 define DAC_Align_8b_R ((uint32_t)0x00000008)
  000ef1: line 209 define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_Align_12b_R) || ((ALIGN) == DAC_Align_12b_L) || ((ALIGN) == DAC_Align_8b_R))
  000f66: line 220 define DAC_Wave_Noise ((uint32_t)0x00000040)
  000f8f: line 221 define DAC_Wave_Triangle ((uint32_t)0x00000080)
  000fbb: line 222 define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_Wave_Noise) || ((WAVE) == DAC_Wave_Triangle))
  00100e: line 232 define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0)
  001036: line 240 define DAC_IT_DMAUDR ((uint32_t)0x00002000)
  00105e: line 241 define IS_DAC_IT(IT) (((IT) == DAC_IT_DMAUDR))
  001089: line 251 define DAC_FLAG_DMAUDR ((uint32_t)0x00002000)
  0010b3: line 252 define IS_DAC_FLAG(FLAG) (((FLAG) == DAC_FLAG_DMAUDR))
  0010e6: end include
  0010e7: end of translation unit


** Section #148 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 152
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_dac.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 61 63 2e 68 00 01 00 00
  000092:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a1:  file ""                      : 00
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dac.h:1.0 [


** Section #149 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 464 bytes

  000000: Header:
    size 0x1cc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dac.h
  00004b:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000092:   DW_AT_language DW_LANG_C89
  000094:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000135:   DW_AT_macro_info 0x0
  000139:   DW_AT_stmt_list 0x0
  00013d:   42  = 0x13 (DW_TAG_structure_type)
  00013e:     DW_AT_sibling 0x1b7
  000140:     DW_AT_byte_size 0x10
  000141:     30  = 0xd (DW_TAG_member)
  000142:       DW_AT_name DAC_Trigger
  00014e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000153:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000156:     30  = 0xd (DW_TAG_member)
  000157:       DW_AT_name DAC_WaveGeneration
  00016a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00016f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000172:     30  = 0xd (DW_TAG_member)
  000173:       DW_AT_name DAC_LFSRUnmask_TriangleAmplitude
  000194:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000199:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00019c:     30  = 0xd (DW_TAG_member)
  00019d:       DW_AT_name DAC_OutputBuffer
  0001ae:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001b3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001b6:     0  null
  0001b7:   80  = 0x16 (DW_TAG_typedef)
  0001b8:     DW_AT_name DAC_InitTypeDef
  0001c8:     DW_AT_type indirect DW_FORM_ref2 0x13d
  0001cb:     DW_AT_decl_file 0x1
  0001cc:     DW_AT_decl_line 0x45
  0001cd:     DW_AT_decl_column 0x2
  0001ce:   0  null
  0001cf: 0  padding


** Section #222 '.rel.debug_info' (SHT_REL)
    Size   : 56 bytes (alignment 4)
    Symbol table #174 '.symtab'
    7 relocations applied to section #149 '.debug_info'


** Section #150 '__ARM_grp.stm32f4xx_dcmi.h.2_0Y2000_HvigMUo3vje_l00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #151 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 3176 bytes

  000000: include at line 0 - file 1
  000003: line 30 define __STM32F4xx_DCMI_H 
  000019: include at line 37 - file 2
  00001c: end include
  00001d: line 114 define DCMI_CaptureMode_Continuous ((uint16_t)0x0000)
  00004e: line 116 define DCMI_CaptureMode_SnapShot ((uint16_t)0x0002)
  00007d: line 118 define IS_DCMI_CAPTURE_MODE(MODE) (((MODE) == DCMI_CaptureMode_Continuous) || ((MODE) == DCMI_CaptureMode_SnapShot))
  0000ed: line 128 define DCMI_SynchroMode_Hardware ((uint16_t)0x0000)
  00011d: line 130 define DCMI_SynchroMode_Embedded ((uint16_t)0x0010)
  00014d: line 132 define IS_DCMI_SYNCHRO(MODE) (((MODE) == DCMI_SynchroMode_Hardware) || ((MODE) == DCMI_SynchroMode_Embedded))
  0001b7: line 142 define DCMI_PCKPolarity_Falling ((uint16_t)0x0000)
  0001e6: line 143 define DCMI_PCKPolarity_Rising ((uint16_t)0x0020)
  000214: line 144 define IS_DCMI_PCKPOLARITY(POLARITY) (((POLARITY) == DCMI_PCKPolarity_Falling) || ((POLARITY) == DCMI_PCKPolarity_Rising))
  00028b: line 154 define DCMI_VSPolarity_Low ((uint16_t)0x0000)
  0002b5: line 155 define DCMI_VSPolarity_High ((uint16_t)0x0080)
  0002e0: line 156 define IS_DCMI_VSPOLARITY(POLARITY) (((POLARITY) == DCMI_VSPolarity_Low) || ((POLARITY) == DCMI_VSPolarity_High))
  00034e: line 166 define DCMI_HSPolarity_Low ((uint16_t)0x0000)
  000378: line 167 define DCMI_HSPolarity_High ((uint16_t)0x0040)
  0003a3: line 168 define IS_DCMI_HSPOLARITY(POLARITY) (((POLARITY) == DCMI_HSPolarity_Low) || ((POLARITY) == DCMI_HSPolarity_High))
  000411: line 178 define DCMI_CaptureRate_All_Frame ((uint16_t)0x0000)
  000442: line 179 define DCMI_CaptureRate_1of2_Frame ((uint16_t)0x0100)
  000474: line 180 define DCMI_CaptureRate_1of4_Frame ((uint16_t)0x0200)
  0004a6: line 181 define IS_DCMI_CAPTURE_RATE(RATE) (((RATE) == DCMI_CaptureRate_All_Frame) || ((RATE) == DCMI_CaptureRate_1of2_Frame) || ((RATE) == DCMI_CaptureRate_1of4_Frame))
  000543: line 192 define DCMI_ExtendedDataMode_8b ((uint16_t)0x0000)
  000572: line 193 define DCMI_ExtendedDataMode_10b ((uint16_t)0x0400)
  0005a2: line 194 define DCMI_ExtendedDataMode_12b ((uint16_t)0x0800)
  0005d2: line 195 define DCMI_ExtendedDataMode_14b ((uint16_t)0x0C00)
  000602: line 196 define IS_DCMI_EXTENDED_DATA(DATA) (((DATA) == DCMI_ExtendedDataMode_8b) || ((DATA) == DCMI_ExtendedDataMode_10b) || ((DATA) == DCMI_ExtendedDataMode_12b) || ((DATA) == DCMI_ExtendedDataMode_14b))
  0006c3: line 208 define DCMI_IT_FRAME ((uint16_t)0x0001)
  0006e7: line 209 define DCMI_IT_OVF ((uint16_t)0x0002)
  000709: line 210 define DCMI_IT_ERR ((uint16_t)0x0004)
  00072b: line 211 define DCMI_IT_VSYNC ((uint16_t)0x0008)
  00074f: line 212 define DCMI_IT_LINE ((uint16_t)0x0010)
  000772: line 213 define IS_DCMI_CONFIG_IT(IT) ((((IT) & (uint16_t)0xFFE0) == 0x0000) && ((IT) != 0x0000))
  0007c7: line 214 define IS_DCMI_GET_IT(IT) (((IT) == DCMI_IT_FRAME) || ((IT) == DCMI_IT_OVF) || ((IT) == DCMI_IT_ERR) || ((IT) == DCMI_IT_VSYNC) || ((IT) == DCMI_IT_LINE))
  00085e: line 230 define DCMI_FLAG_HSYNC ((uint16_t)0x2001)
  000884: line 231 define DCMI_FLAG_VSYNC ((uint16_t)0x2002)
  0008aa: line 232 define DCMI_FLAG_FNE ((uint16_t)0x2004)
  0008ce: line 236 define DCMI_FLAG_FRAMERI ((uint16_t)0x0001)
  0008f6: line 237 define DCMI_FLAG_OVFRI ((uint16_t)0x0002)
  00091c: line 238 define DCMI_FLAG_ERRRI ((uint16_t)0x0004)
  000942: line 239 define DCMI_FLAG_VSYNCRI ((uint16_t)0x0008)
  00096a: line 240 define DCMI_FLAG_LINERI ((uint16_t)0x0010)
  000991: line 244 define DCMI_FLAG_FRAMEMI ((uint16_t)0x1001)
  0009b9: line 245 define DCMI_FLAG_OVFMI ((uint16_t)0x1002)
  0009df: line 246 define DCMI_FLAG_ERRMI ((uint16_t)0x1004)
  000a05: line 247 define DCMI_FLAG_VSYNCMI ((uint16_t)0x1008)
  000a2d: line 248 define DCMI_FLAG_LINEMI ((uint16_t)0x1010)
  000a54: line 249 define IS_DCMI_GET_FLAG(FLAG) (((FLAG) == DCMI_FLAG_HSYNC) || ((FLAG) == DCMI_FLAG_VSYNC) || ((FLAG) == DCMI_FLAG_FNE) || ((FLAG) == DCMI_FLAG_FRAMERI) || ((FLAG) == DCMI_FLAG_OVFRI) || ((FLAG) == DCMI_FLAG_ERRRI) || ((FLAG) == DCMI_FLAG_VSYNCRI) || ((FLAG) == DCMI_FLAG_LINERI) || ((FLAG) == DCMI_FLAG_FRAMEMI) || ((FLAG) == DCMI_FLAG_OVFMI) || ((FLAG) == DCMI_FLAG_ERRMI) || ((FLAG) == DCMI_FLAG_VSYNCMI) || ((FLAG) == DCMI_FLAG_LINEMI))
  000c08: line 263 define IS_DCMI_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFFE0) == 0x0000) && ((FLAG) != 0x0000))
  000c64: end include
  000c65: end of translation unit


** Section #152 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_dcmi.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 63 6d 69 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dcmi.h:1.0


** Section #153 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 840 bytes

  000000: Header:
    size 0x344 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_dcmi.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   42  = 0x13 (DW_TAG_structure_type)
  00013f:     DW_AT_sibling 0x1fc
  000141:     DW_AT_byte_size 0xe
  000142:     30  = 0xd (DW_TAG_member)
  000143:       DW_AT_name DCMI_CaptureMode
  000154:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000159:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015c:     30  = 0xd (DW_TAG_member)
  00015d:       DW_AT_name DCMI_SynchroMode
  00016e:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000173:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000176:     30  = 0xd (DW_TAG_member)
  000177:       DW_AT_name DCMI_PCKPolarity
  000188:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00018d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000190:     30  = 0xd (DW_TAG_member)
  000191:       DW_AT_name DCMI_VSPolarity
  0001a1:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  0001a9:     30  = 0xd (DW_TAG_member)
  0001aa:       DW_AT_name DCMI_HSPolarity
  0001ba:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0001c2:     30  = 0xd (DW_TAG_member)
  0001c3:       DW_AT_name DCMI_CaptureRate
  0001d4:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  0001dc:     30  = 0xd (DW_TAG_member)
  0001dd:       DW_AT_name DCMI_ExtendedDataMode
  0001f3:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001fb:     0  null
  0001fc:   80  = 0x16 (DW_TAG_typedef)
  0001fd:     DW_AT_name DCMI_InitTypeDef
  00020e:     DW_AT_type indirect DW_FORM_ref2 0x13e
  000211:     DW_AT_decl_file 0x1
  000212:     DW_AT_decl_line 0x49
  000213:     DW_AT_decl_column 0x3
  000214:   42  = 0x13 (DW_TAG_structure_type)
  000215:     DW_AT_sibling 0x298
  000217:     DW_AT_byte_size 0x8
  000218:     30  = 0xd (DW_TAG_member)
  000219:       DW_AT_name DCMI_VerticalStartLine
  000230:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000235:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000238:     30  = 0xd (DW_TAG_member)
  000239:       DW_AT_name DCMI_HorizontalOffsetCount
  000254:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000259:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00025c:     30  = 0xd (DW_TAG_member)
  00025d:       DW_AT_name DCMI_VerticalLineCount
  000274:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000279:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00027c:     30  = 0xd (DW_TAG_member)
  00027d:       DW_AT_name DCMI_CaptureCount
  00028f:       DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000294:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  000297:     0  null
  000298:   80  = 0x16 (DW_TAG_typedef)
  000299:     DW_AT_name DCMI_CROPInitTypeDef
  0002ae:     DW_AT_type indirect DW_FORM_ref2 0x214
  0002b1:     DW_AT_decl_file 0x1
  0002b2:     DW_AT_decl_line 0x5c
  0002b3:     DW_AT_decl_column 0x3
  0002b4:   42  = 0x13 (DW_TAG_structure_type)
  0002b5:     DW_AT_sibling 0x327
  0002b7:     DW_AT_byte_size 0x4
  0002b8:     30  = 0xd (DW_TAG_member)
  0002b9:       DW_AT_name DCMI_FrameStartCode
  0002cd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002d5:     30  = 0xd (DW_TAG_member)
  0002d6:       DW_AT_name DCMI_LineStartCode
  0002e9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  0002f1:     30  = 0xd (DW_TAG_member)
  0002f2:       DW_AT_name DCMI_LineEndCode
  000303:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000308:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00030b:     30  = 0xd (DW_TAG_member)
  00030c:       DW_AT_name DCMI_FrameEndCode
  00031e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000323:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  000326:     0  null
  000327:   80  = 0x16 (DW_TAG_typedef)
  000328:     DW_AT_name DCMI_CodesInitTypeDef
  00033e:     DW_AT_type indirect DW_FORM_ref2 0x2b4
  000341:     DW_AT_decl_file 0x1
  000342:     DW_AT_decl_line 0x67
  000343:     DW_AT_decl_column 0x3
  000344:   0  null
  000345: 0  padding
  000346: 0  padding
  000347: 0  padding


** Section #223 '.rel.debug_info' (SHT_REL)
    Size   : 144 bytes (alignment 4)
    Symbol table #174 '.symtab'
    18 relocations applied to section #153 '.debug_info'


** Section #154 '__ARM_grp.stm32f4xx_fsmc.h.2_sF4000_9Vxi9Ji3vtd_E00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #155 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6252 bytes

  000000: include at line 0 - file 1
  000003: line 31 define __STM32F4xx_FSMC_H 
  000019: include at line 38 - file 2
  00001c: end include
  00001d: line 247 define FSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000)
  00004b: line 248 define FSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002)
  000079: line 249 define FSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004)
  0000a7: line 250 define FSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006)
  0000d5: line 258 define FSMC_Bank2_NAND ((uint32_t)0x00000010)
  0000ff: line 259 define FSMC_Bank3_NAND ((uint32_t)0x00000100)
  000129: line 267 define FSMC_Bank4_PCCARD ((uint32_t)0x00001000)
  000155: line 272 define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || ((BANK) == FSMC_Bank1_NORSRAM2) || ((BANK) == FSMC_Bank1_NORSRAM3) || ((BANK) == FSMC_Bank1_NORSRAM4))
  0001fe: line 277 define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND))
  000256: line 280 define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD))
  0002d2: line 284 define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || ((BANK) == FSMC_Bank3_NAND) || ((BANK) == FSMC_Bank4_PCCARD))
  000349: line 296 define FSMC_DataAddressMux_Disable ((uint32_t)0x00000000)
  00037f: line 297 define FSMC_DataAddressMux_Enable ((uint32_t)0x00000002)
  0003b4: line 298 define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || ((MUX) == FSMC_DataAddressMux_Enable))
  00041a: line 308 define FSMC_MemoryType_SRAM ((uint32_t)0x00000000)
  000449: line 309 define FSMC_MemoryType_PSRAM ((uint32_t)0x00000004)
  000479: line 310 define FSMC_MemoryType_NOR ((uint32_t)0x00000008)
  0004a7: line 311 define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || ((MEMORY) == FSMC_MemoryType_PSRAM)|| ((MEMORY) == FSMC_MemoryType_NOR))
  000531: line 322 define FSMC_MemoryDataWidth_8b ((uint32_t)0x00000000)
  000563: line 323 define FSMC_MemoryDataWidth_16b ((uint32_t)0x00000010)
  000596: line 324 define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || ((WIDTH) == FSMC_MemoryDataWidth_16b))
  000605: line 334 define FSMC_BurstAccessMode_Disable ((uint32_t)0x00000000)
  00063c: line 335 define FSMC_BurstAccessMode_Enable ((uint32_t)0x00000100)
  000672: line 336 define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || ((STATE) == FSMC_BurstAccessMode_Enable))
  0006e6: line 345 define FSMC_AsynchronousWait_Disable ((uint32_t)0x00000000)
  00071e: line 346 define FSMC_AsynchronousWait_Enable ((uint32_t)0x00008000)
  000755: line 347 define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || ((STATE) == FSMC_AsynchronousWait_Enable))
  0007ca: line 356 define FSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000)
  000800: line 357 define FSMC_WaitSignalPolarity_High ((uint32_t)0x00000200)
  000837: line 358 define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || ((POLARITY) == FSMC_WaitSignalPolarity_High))
  0008b8: line 367 define FSMC_WrapMode_Disable ((uint32_t)0x00000000)
  0008e8: line 368 define FSMC_WrapMode_Enable ((uint32_t)0x00000400)
  000917: line 369 define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || ((MODE) == FSMC_WrapMode_Enable))
  00097a: line 378 define FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000)
  0009ba: line 379 define FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800)
  0009fa: line 380 define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
  000a8d: line 389 define FSMC_WriteOperation_Disable ((uint32_t)0x00000000)
  000ac3: line 390 define FSMC_WriteOperation_Enable ((uint32_t)0x00001000)
  000af8: line 391 define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || ((OPERATION) == FSMC_WriteOperation_Enable))
  000b7c: line 400 define FSMC_WaitSignal_Disable ((uint32_t)0x00000000)
  000bae: line 401 define FSMC_WaitSignal_Enable ((uint32_t)0x00002000)
  000bdf: line 402 define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || ((SIGNAL) == FSMC_WaitSignal_Enable))
  000c4f: line 411 define FSMC_ExtendedMode_Disable ((uint32_t)0x00000000)
  000c83: line 412 define FSMC_ExtendedMode_Enable ((uint32_t)0x00004000)
  000cb6: line 414 define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || ((MODE) == FSMC_ExtendedMode_Enable))
  000d25: line 424 define FSMC_WriteBurst_Disable ((uint32_t)0x00000000)
  000d57: line 425 define FSMC_WriteBurst_Enable ((uint32_t)0x00080000)
  000d88: line 426 define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || ((BURST) == FSMC_WriteBurst_Enable))
  000df4: line 435 define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF)
  000e28: line 443 define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF)
  000e5b: line 451 define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF))
  000e9e: line 459 define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF)
  000ecf: line 467 define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF)
  000ef6: line 475 define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF)
  000f2a: line 483 define FSMC_AccessMode_A ((uint32_t)0x00000000)
  000f56: line 484 define FSMC_AccessMode_B ((uint32_t)0x10000000)
  000f82: line 485 define FSMC_AccessMode_C ((uint32_t)0x20000000)
  000fae: line 486 define FSMC_AccessMode_D ((uint32_t)0x30000000)
  000fda: line 487 define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || ((MODE) == FSMC_AccessMode_B) || ((MODE) == FSMC_AccessMode_C) || ((MODE) == FSMC_AccessMode_D))
  00107a: line 506 define FSMC_Waitfeature_Disable ((uint32_t)0x00000000)
  0010ad: line 507 define FSMC_Waitfeature_Enable ((uint32_t)0x00000002)
  0010df: line 508 define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || ((FEATURE) == FSMC_Waitfeature_Enable))
  001154: line 518 define FSMC_ECC_Disable ((uint32_t)0x00000000)
  00117f: line 519 define FSMC_ECC_Enable ((uint32_t)0x00000040)
  0011a9: line 520 define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || ((STATE) == FSMC_ECC_Enable))
  001205: line 529 define FSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000)
  001239: line 530 define FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000)
  00126d: line 531 define FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000)
  0012a2: line 532 define FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000)
  0012d7: line 533 define FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000)
  00130c: line 534 define FSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000)
  001341: line 535 define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || ((SIZE) == FSMC_ECCPageSize_512Bytes) || ((SIZE) == FSMC_ECCPageSize_1024Bytes) || ((SIZE) == FSMC_ECCPageSize_2048Bytes) || ((SIZE) == FSMC_ECCPageSize_4096Bytes) || ((SIZE) == FSMC_ECCPageSize_8192Bytes))
  001458: line 548 define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF)
  001484: line 556 define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF)
  0014af: line 564 define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF)
  0014dc: line 572 define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF)
  001508: line 580 define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF)
  001534: line 588 define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF)
  00155f: line 596 define FSMC_IT_RisingEdge ((uint32_t)0x00000008)
  00158c: line 597 define FSMC_IT_Level ((uint32_t)0x00000010)
  0015b4: line 598 define FSMC_IT_FallingEdge ((uint32_t)0x00000020)
  0015e2: line 599 define IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000))
  00163c: line 600 define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || ((IT) == FSMC_IT_Level) || ((IT) == FSMC_IT_FallingEdge))
  0016ad: line 610 define FSMC_FLAG_RisingEdge ((uint32_t)0x00000001)
  0016dc: line 611 define FSMC_FLAG_Level ((uint32_t)0x00000002)
  001706: line 612 define FSMC_FLAG_FallingEdge ((uint32_t)0x00000004)
  001736: line 613 define FSMC_FLAG_FEMPT ((uint32_t)0x00000040)
  001760: line 614 define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || ((FLAG) == FSMC_FLAG_Level) || ((FLAG) == FSMC_FLAG_FallingEdge) || ((FLAG) == FSMC_FLAG_FEMPT))
  001800: line 619 define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000))
  001868: end include
  001869: end of translation unit


** Section #156 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 168 bytes

  000000: Header:
    length 164 (not including this field)
    version 3
    prologue length 153
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  00004b:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00007e:  directory ""                 : 00
  00007f:  file "stm32f4xx_fsmc.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 66 73 6d 63 2e 68 00 01 00 00
  000093:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  0000a2:  file ""                      : 00
  0000a3:  DW_LNS_negate_stmt           : 06
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_fsmc.h:1.0


** Section #157 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1692 bytes

  000000: Header:
    size 0x698 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\stm32f4xx_fsmc.h
  00004c:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  000093:   DW_AT_language DW_LANG_C89
  000095:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000136:   DW_AT_macro_info 0x0
  00013a:   DW_AT_stmt_list 0x0
  00013e:   42  = 0x13 (DW_TAG_structure_type)
  00013f:     DW_AT_sibling 0x20d
  000141:     DW_AT_byte_size 0x1c
  000142:     30  = 0xd (DW_TAG_member)
  000143:       DW_AT_name FSMC_AddressSetupTime
  000159:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00015e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000161:     30  = 0xd (DW_TAG_member)
  000162:       DW_AT_name FSMC_AddressHoldTime
  000177:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00017c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00017f:     30  = 0xd (DW_TAG_member)
  000180:       DW_AT_name FSMC_DataSetupTime
  000193:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000198:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00019b:     30  = 0xd (DW_TAG_member)
  00019c:       DW_AT_name FSMC_BusTurnAroundDuration
  0001b7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001bc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0001bf:     30  = 0xd (DW_TAG_member)
  0001c0:       DW_AT_name FSMC_CLKDivision
  0001d1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0001d9:     30  = 0xd (DW_TAG_member)
  0001da:       DW_AT_name FSMC_DataLatency
  0001eb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0001f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0001f3:     30  = 0xd (DW_TAG_member)
  0001f4:       DW_AT_name FSMC_AccessMode
  000204:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000209:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00020c:     0  null
  00020d:   80  = 0x16 (DW_TAG_typedef)
  00020e:     DW_AT_name FSMC_NORSRAMTimingInitTypeDef
  00022c:     DW_AT_type indirect DW_FORM_ref2 0x13e
  00022f:     DW_AT_decl_file 0x1
  000230:     DW_AT_decl_line 0x59
  000231:     DW_AT_decl_column 0x2
  000232:   42  = 0x13 (DW_TAG_structure_type)
  000233:     DW_AT_sibling 0x3dc
  000235:     DW_AT_byte_size 0x3c
  000236:     30  = 0xd (DW_TAG_member)
  000237:       DW_AT_name FSMC_Bank
  000241:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000246:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000249:     30  = 0xd (DW_TAG_member)
  00024a:       DW_AT_name FSMC_DataAddressMux
  00025e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000263:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000266:     30  = 0xd (DW_TAG_member)
  000267:       DW_AT_name FSMC_MemoryType
  000277:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00027c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00027f:     30  = 0xd (DW_TAG_member)
  000280:       DW_AT_name FSMC_MemoryDataWidth
  000295:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00029a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00029d:     30  = 0xd (DW_TAG_member)
  00029e:       DW_AT_name FSMC_BurstAccessMode
  0002b3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0002bb:     30  = 0xd (DW_TAG_member)
  0002bc:       DW_AT_name FSMC_AsynchronousWait
  0002d2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0002da:     30  = 0xd (DW_TAG_member)
  0002db:       DW_AT_name FSMC_WaitSignalPolarity
  0002f3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0002f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0002fb:     30  = 0xd (DW_TAG_member)
  0002fc:       DW_AT_name FSMC_WrapMode
  00030a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00030f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000312:     30  = 0xd (DW_TAG_member)
  000313:       DW_AT_name FSMC_WaitSignalActive
  000329:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00032e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000331:     30  = 0xd (DW_TAG_member)
  000332:       DW_AT_name FSMC_WriteOperation
  000346:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00034b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00034e:     30  = 0xd (DW_TAG_member)
  00034f:       DW_AT_name FSMC_WaitSignal
  00035f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000364:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000367:     30  = 0xd (DW_TAG_member)
  000368:       DW_AT_name FSMC_ExtendedMode
  00037a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00037f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000382:     30  = 0xd (DW_TAG_member)
  000383:       DW_AT_name FSMC_WriteBurst
  000393:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000398:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00039b:     30  = 0xd (DW_TAG_member)
  00039c:       DW_AT_name FSMC_ReadWriteTimingStruct
  0003b7:       DW_AT_type indirect DW_FORM_ref2 0x3dc
  0003ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  0003bd:     30  = 0xd (DW_TAG_member)
  0003be:       DW_AT_name FSMC_WriteTimingStruct
  0003d5:       DW_AT_type indirect DW_FORM_ref2 0x3dc
  0003d8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  0003db:     0  null
  0003dc:   34  = 0xf (DW_TAG_pointer_type)
  0003dd:     DW_AT_type indirect DW_FORM_ref2 0x20d
  0003e0:   80  = 0x16 (DW_TAG_typedef)
  0003e1:     DW_AT_name FSMC_NORSRAMInitTypeDef
  0003f9:     DW_AT_type indirect DW_FORM_ref2 0x232
  0003fc:     DW_AT_decl_file 0x1
  0003fd:     DW_AT_decl_line 0x93
  0003ff:     DW_AT_decl_column 0x2
  000400:   42  = 0x13 (DW_TAG_structure_type)
  000401:     DW_AT_sibling 0x470
  000403:     DW_AT_byte_size 0x10
  000404:     30  = 0xd (DW_TAG_member)
  000405:       DW_AT_name FSMC_SetupTime
  000414:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000419:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00041c:     30  = 0xd (DW_TAG_member)
  00041d:       DW_AT_name FSMC_WaitSetupTime
  000430:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000435:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000438:     30  = 0xd (DW_TAG_member)
  000439:       DW_AT_name FSMC_HoldSetupTime
  00044c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000451:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000454:     30  = 0xd (DW_TAG_member)
  000455:       DW_AT_name FSMC_HiZSetupTime
  000467:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00046c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00046f:     0  null
  000470:   80  = 0x16 (DW_TAG_typedef)
  000471:     DW_AT_name FSMC_NAND_PCCARDTimingInitTypeDef
  000493:     DW_AT_type indirect DW_FORM_ref2 0x400
  000496:     DW_AT_decl_file 0x1
  000497:     DW_AT_decl_line 0xb2
  000499:     DW_AT_decl_column 0x2
  00049a:   42  = 0x13 (DW_TAG_structure_type)
  00049b:     DW_AT_sibling 0x598
  00049d:     DW_AT_byte_size 0x24
  00049e:     30  = 0xd (DW_TAG_member)
  00049f:       DW_AT_name FSMC_Bank
  0004a9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0004b1:     30  = 0xd (DW_TAG_member)
  0004b2:       DW_AT_name FSMC_Waitfeature
  0004c3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004c8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0004cb:     30  = 0xd (DW_TAG_member)
  0004cc:       DW_AT_name FSMC_MemoryDataWidth
  0004e1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004e6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0004e9:     30  = 0xd (DW_TAG_member)
  0004ea:       DW_AT_name FSMC_ECC
  0004f3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0004f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0004fb:     30  = 0xd (DW_TAG_member)
  0004fc:       DW_AT_name FSMC_ECCPageSize
  00050d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000512:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000515:     30  = 0xd (DW_TAG_member)
  000516:       DW_AT_name FSMC_TCLRSetupTime
  000529:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00052e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000531:     30  = 0xd (DW_TAG_member)
  000532:       DW_AT_name FSMC_TARSetupTime
  000544:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  000549:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00054c:     30  = 0xd (DW_TAG_member)
  00054d:       DW_AT_name FSMC_CommonSpaceTimingStruct
  00056a:       DW_AT_type indirect DW_FORM_ref2 0x598
  00056d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000570:     30  = 0xd (DW_TAG_member)
  000571:       DW_AT_name FSMC_AttributeSpaceTimingStruct
  000591:       DW_AT_type indirect DW_FORM_ref2 0x598
  000594:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000597:     0  null
  000598:   34  = 0xf (DW_TAG_pointer_type)
  000599:     DW_AT_type indirect DW_FORM_ref2 0x470
  00059c:   80  = 0x16 (DW_TAG_typedef)
  00059d:     DW_AT_name FSMC_NANDInitTypeDef
  0005b2:     DW_AT_type indirect DW_FORM_ref2 0x49a
  0005b5:     DW_AT_decl_file 0x1
  0005b6:     DW_AT_decl_line 0xd3
  0005b8:     DW_AT_decl_column 0x2
  0005b9:   42  = 0x13 (DW_TAG_structure_type)
  0005ba:     DW_AT_sibling 0x67a
  0005bc:     DW_AT_byte_size 0x18
  0005bd:     30  = 0xd (DW_TAG_member)
  0005be:       DW_AT_name FSMC_Waitfeature
  0005cf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0005d7:     30  = 0xd (DW_TAG_member)
  0005d8:       DW_AT_name FSMC_TCLRSetupTime
  0005eb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  0005f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0005f3:     30  = 0xd (DW_TAG_member)
  0005f4:       DW_AT_name FSMC_TARSetupTime
  000606:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_0G1000_EJPU_PN7o63_300000
  00060b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00060e:     30  = 0xd (DW_TAG_member)
  00060f:       DW_AT_name FSMC_CommonSpaceTimingStruct
  00062c:       DW_AT_type indirect DW_FORM_ref2 0x598
  00062f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000632:     30  = 0xd (DW_TAG_member)
  000633:       DW_AT_name FSMC_AttributeSpaceTimingStruct
  000653:       DW_AT_type indirect DW_FORM_ref2 0x598
  000656:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000659:     30  = 0xd (DW_TAG_member)
  00065a:       DW_AT_name FSMC_IOSpaceTimingStruct
  000673:       DW_AT_type indirect DW_FORM_ref2 0x598
  000676:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000679:     0  null
  00067a:   80  = 0x16 (DW_TAG_typedef)
  00067b:     DW_AT_name FSMC_PCCARDInitTypeDef
  000692:     DW_AT_type indirect DW_FORM_ref2 0x5b9
  000695:     DW_AT_decl_file 0x1
  000696:     DW_AT_decl_line 0xec
  000698:     DW_AT_decl_column 0x2
  000699:   0  null
  00069a: 0  padding
  00069b: 0  padding


** Section #224 '.rel.debug_info' (SHT_REL)
    Size   : 296 bytes (alignment 4)
    Symbol table #174 '.symtab'
    37 relocations applied to section #157 '.debug_info'


** Section #158 '__ARM_grp.stm32f4xx_conf.h.2_oP0000_Yer8_9H1JHc_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #159 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 164 bytes

  000000: include at line 0 - file 1
  000003: line 30 define __STM32F4xx_CONF_H 
  000019: include at line 34 - file 2
  00001c: end include
  00001d: include at line 35 - file 3
  000020: end include
  000021: include at line 36 - file 4
  000024: end include
  000025: include at line 37 - file 5
  000028: end include
  000029: include at line 38 - file 6
  00002c: end include
  00002d: include at line 39 - file 7
  000030: end include
  000031: include at line 40 - file 8
  000034: end include
  000035: include at line 41 - file 9
  000038: end include
  000039: include at line 42 - file 10
  00003c: end include
  00003d: include at line 43 - file 11
  000040: end include
  000041: include at line 44 - file 12
  000044: end include
  000045: include at line 45 - file 13
  000048: end include
  000049: include at line 46 - file 14
  00004c: end include
  00004d: include at line 47 - file 15
  000050: end include
  000051: include at line 48 - file 16
  000054: end include
  000055: include at line 49 - file 17
  000058: end include
  000059: include at line 50 - file 18
  00005c: end include
  00005d: include at line 51 - file 19
  000060: end include
  000061: include at line 52 - file 20
  000064: end include
  000065: include at line 80 - file 21
  000068: end include
  000069: include at line 81 - file 22
  00006c: end include
  00006d: include at line 82 - file 23
  000070: end include
  000071: include at line 83 - file 24
  000074: end include
  000075: include at line 84 - file 25
  000078: end include
  000079: include at line 85 - file 26
  00007c: end include
  00007d: include at line 86 - file 27
  000080: end include
  000081: line 129 define assert_param(expr) ((void)0)
  0000a1: end include
  0000a2: end of translation unit


** Section #160 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 616 bytes

  000000: Header:
    length 612 (not including this field)
    version 3
    prologue length 603
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory "..\..\Libraries\STM32F4xx_StdPeriph_Driver\inc\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 53 54 4d 33 32 46 34 78 78 5f 53 74 64 50 65 72 69 70 68 5f 44 72 69 76 65 72 5c 69 6e 63 5c 00
  000057:  directory ""                 : 00
  000058:  file "stm32f4xx_conf.h": dir 1 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 6f 6e 66 2e 68 00 01 00 00
  00006c:  file "stm32f4xx_adc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 61 64 63 2e 68 00 02 00 00
  00007f:  file "stm32f4xx_crc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 72 63 2e 68 00 02 00 00
  000092:  file "stm32f4xx_dbgmcu.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 62 67 6d 63 75 2e 68 00 02 00 00
  0000a8:  file "stm32f4xx_dma.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 6d 61 2e 68 00 02 00 00
  0000bb:  file "stm32f4xx_exti.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 65 78 74 69 2e 68 00 02 00 00
  0000cf:  file "stm32f4xx_flash.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 66 6c 61 73 68 2e 68 00 02 00 00
  0000e4:  file "stm32f4xx_gpio.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 67 70 69 6f 2e 68 00 02 00 00
  0000f8:  file "stm32f4xx_i2c.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 69 32 63 2e 68 00 02 00 00
  00010b:  file "stm32f4xx_iwdg.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 69 77 64 67 2e 68 00 02 00 00
  00011f:  file "stm32f4xx_pwr.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 70 77 72 2e 68 00 02 00 00
  000132:  file "stm32f4xx_rcc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 63 63 2e 68 00 02 00 00
  000145:  file "stm32f4xx_rtc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 74 63 2e 68 00 02 00 00
  000158:  file "stm32f4xx_sdio.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 64 69 6f 2e 68 00 02 00 00
  00016c:  file "stm32f4xx_spi.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 70 69 2e 68 00 02 00 00
  00017f:  file "stm32f4xx_syscfg.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 73 79 73 63 66 67 2e 68 00 02 00 00
  000195:  file "stm32f4xx_tim.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 74 69 6d 2e 68 00 02 00 00
  0001a8:  file "stm32f4xx_usart.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 75 73 61 72 74 2e 68 00 02 00 00
  0001bd:  file "stm32f4xx_wwdg.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 77 77 64 67 2e 68 00 02 00 00
  0001d1:  file "misc.h": dir 2 time 0x0 length 0: 6d 69 73 63 2e 68 00 02 00 00
  0001db:  file "stm32f4xx_cryp.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 72 79 70 2e 68 00 02 00 00
  0001ef:  file "stm32f4xx_hash.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 68 61 73 68 2e 68 00 02 00 00
  000203:  file "stm32f4xx_rng.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 72 6e 67 2e 68 00 02 00 00
  000216:  file "stm32f4xx_can.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 63 61 6e 2e 68 00 02 00 00
  000229:  file "stm32f4xx_dac.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 61 63 2e 68 00 02 00 00
  00023c:  file "stm32f4xx_dcmi.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 64 63 6d 69 2e 68 00 02 00 00
  000250:  file "stm32f4xx_fsmc.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 5f 66 73 6d 63 2e 68 00 02 00 00
  000264:  file ""                      : 00
  000265:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\stm32f4xx_conf.h:1.0


** Section #161 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 284 bytes

  000000: Header:
    size 0x118 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\stm32f4xx_conf.h
  000028:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006f:   DW_AT_language DW_LANG_C89
  000071:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000112:   DW_AT_macro_info 0x0
  000116:   DW_AT_stmt_list 0x0
  00011a:   0  null
  00011b: 0  padding


** Section #225 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #161 '.debug_info'


** Section #162 '__ARM_grp.bsp_led.h.2_Mb1000_9uJhvWQBSv4_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #163 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1428 bytes

  000000: include at line 0 - file 1
  000003: line 2 define __LED_H 
  00000e: include at line 4 - file 2
  000011: end include
  000012: line 9 define LED1_PIN GPIO_Pin_6
  000028: line 10 define LED1_GPIO_PORT GPIOF
  00003f: line 11 define LED1_GPIO_CLK RCC_AHB1Periph_GPIOF
  000064: line 14 define LED2_PIN GPIO_Pin_7
  00007a: line 15 define LED2_GPIO_PORT GPIOF
  000091: line 16 define LED2_GPIO_CLK RCC_AHB1Periph_GPIOF
  0000b6: line 19 define LED3_PIN GPIO_Pin_8
  0000cc: line 20 define LED3_GPIO_PORT GPIOF
  0000e3: line 21 define LED3_GPIO_CLK RCC_AHB1Periph_GPIOF
  000108: line 29 define ON 0
  00010f: line 30 define OFF 1
  000117: line 33 define LED1(a) if (a) GPIO_SetBits(LED1_GPIO_PORT,LED1_PIN); else GPIO_ResetBits(LED1_GPIO_PORT,LED1_PIN)
  00017c: line 38 define LED2(a) if (a) GPIO_SetBits(LED2_GPIO_PORT,LED2_PIN); else GPIO_ResetBits(LED2_GPIO_PORT,LED2_PIN)
  0001e1: line 43 define LED3(a) if (a) GPIO_SetBits(LED3_GPIO_PORT,LED3_PIN); else GPIO_ResetBits(LED3_GPIO_PORT,LED3_PIN)
  000246: line 50 define digitalHi(p,i) {p->BSRRL=i;}
  000265: line 51 define digitalLo(p,i) {p->BSRRH=i;}
  000284: line 52 define digitalToggle(p,i) {p->ODR ^=i;}
  0002a7: line 55 define LED1_TOGGLE digitalToggle(LED1_GPIO_PORT,LED1_PIN)
  0002dc: line 56 define LED1_OFF digitalHi(LED1_GPIO_PORT,LED1_PIN)
  00030a: line 57 define LED1_ON digitalLo(LED1_GPIO_PORT,LED1_PIN)
  000337: line 59 define LED2_TOGGLE digitalToggle(LED2_GPIO_PORT,LED2_PIN)
  00036c: line 60 define LED2_OFF digitalHi(LED2_GPIO_PORT,LED2_PIN)
  00039a: line 61 define LED2_ON digitalLo(LED2_GPIO_PORT,LED2_PIN)
  0003c7: line 63 define LED3_TOGGLE digitalToggle(LED3_GPIO_PORT,LED3_PIN)
  0003fc: line 64 define LED3_OFF digitalHi(LED3_GPIO_PORT,LED3_PIN)
  00042a: line 65 define LED3_ON digitalLo(LED3_GPIO_PORT,LED3_PIN)
  000457: line 70 define LED_RED LED1_ON; LED2_OFF; LED3_OFF
  00047d: line 76 define LED_GREEN LED1_OFF; LED2_ON; LED3_OFF
  0004a5: line 82 define LED_BLUE LED1_OFF; LED2_OFF; LED3_ON
  0004cc: line 89 define LED_YELLOW LED1_ON; LED2_ON; LED3_OFF
  0004f4: line 94 define LED_PURPLE LED1_ON; LED2_OFF; LED3_ON
  00051c: line 100 define LED_CYAN LED1_OFF; LED2_ON; LED3_ON
  000542: line 106 define LED_WHITE LED1_ON; LED2_ON; LED3_ON
  000568: line 112 define LED_RGBOFF LED1_OFF; LED2_OFF; LED3_OFF
  000592: end include
  000593: end of translation unit


** Section #164 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 132 bytes

  000000: Header:
    length 128 (not including this field)
    version 3
    prologue length 116
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory "..\..\Libraries\CMSIS\Device\ST\STM32F4xx\Include\": 2e 2e 5c 2e 2e 5c 4c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 44 65 76 69 63 65 5c 53 54 5c 53 54 4d 33 32 46 34 78 78 5c 49 6e 63 6c 75 64 65 5c 00
  00005a:  directory ""                 : 00
  00005b:  file "./led/bsp_led.h": dir 1 time 0x0 length 0: 2e 2f 6c 65 64 2f 62 73 70 5f 6c 65 64 2e 68 00 01 00 00
  00006e:  file "stm32f4xx.h": dir 2 time 0x0 length 0: 73 74 6d 33 32 66 34 78 78 2e 68 00 02 00 00
  00007d:  file ""                      : 00
  00007e:  DW_LNS_negate_stmt           : 06
  00007f:  DW_LNS_negate_stmt           : 06
  000080:  DW_LNS_negate_stmt           : 06
  000081:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\./led/bsp_led.h:1.0 [


** Section #165 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 284 bytes

  000000: Header:
    size 0x118 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\./led/bsp_led.h
  000027:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006e:   DW_AT_language DW_LANG_C89
  000070:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  000111:   DW_AT_macro_info 0x0
  000115:   DW_AT_stmt_list 0x0
  000119:   0  null
  00011a: 0  padding
  00011b: 0  padding


** Section #226 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #165 '.debug_info'


** Section #166 '__ARM_grp.bsp_led.c.2_gu0000_As2l_uEgM$d_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #167 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 12 bytes

  000000: include at line 0 - file 1
  000003: include at line 18 - file 2
  000006: end include
  000007: end include
  000008: end of translation unit


** Section #168 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 92 bytes

  000000: Header:
    length 88 (not including this field)
    version 3
    prologue length 78
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\User\"      : 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 00
  000027:  directory ""                 : 00
  000028:  file "..\..\User\led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 55 73 65 72 5c 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  000044:  file "./led/bsp_led.h": dir 1 time 0x0 length 0: 2e 2f 6c 65 64 2f 62 73 70 5f 6c 65 64 2e 68 00 01 00 00
  000057:  file ""                      : 00
  000058:  DW_LNS_negate_stmt           : 06
  000059:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\User\led\bsp_led.c:1.0 [


** Section #169 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 284 bytes

  000000: Header:
    size 0x118 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\User\led\bsp_led.c
  000025:   DW_AT_producer Component: ARM Compiler 5.05 update 2 (build 169) Tool: ArmCC [4d0f38]
  00006c:   DW_AT_language DW_LANG_C89
  00006e:   DW_AT_comp_dir G:\GIT_OSC\STM32_develop\F407‰æãÁ®ã\develop\1-Âõ∫‰ª∂Â∫ì‰æãÁ®ã\MDKÁºñËØëËøáÁ®ãÂèäÊñá‰ª∂ÂÖ®Ëß£\MDKÊñá‰ª∂ËØ¶Ëß£-GPIOËæìÂá∫‚ÄîÂ§öÂΩ©ÊµÅÊ∞¥ÁÅØ\Project\RVMDKÔºàuv5Ôºâ
  00010f:   DW_AT_macro_info 0x0
  000113:   DW_AT_stmt_list 0x0
  000117:   0  null
  000118: 0  padding
  000119: 0  padding
  00011a: 0  padding
  00011b: 0  padding


** Section #227 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #174 '.symtab'
    3 relocations applied to section #169 '.debug_info'


** Section #170 '__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000' (SHT_GROUP)
    Size   : 8 bytes (alignment 4)
    Symbol table #174 '.symtab'


** Section #171 '.debug_abbrev' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1444 bytes

  00000000  1: no children: DW_TAG_subrange_type
    000003 DW_AT_upper_bound          DW_FORM_udata
  00000007  2: no children: DW_TAG_subrange_type
  0000000c  3:    children: DW_TAG_array_type
    00000f DW_AT_sibling              DW_FORM_ref_udata
    000011 DW_AT_type                 DW_FORM_indirect
  00000015  4: no children: DW_TAG_base_type
    000018 DW_AT_byte_size            DW_FORM_data1
    00001a DW_AT_encoding             DW_FORM_data1
    00001c DW_AT_name                 DW_FORM_string
  00000020  5:    children: DW_TAG_compile_unit
    000023 DW_AT_name                 DW_FORM_string
    000025 DW_AT_producer             DW_FORM_string
    000027 DW_AT_language             DW_FORM_data2
    000029 DW_AT_comp_dir             DW_FORM_string
    00002b DW_AT_low_pc               DW_FORM_addr
    00002d DW_AT_high_pc              DW_FORM_addr
    00002f DW_AT_stmt_list            DW_FORM_data4
  00000033  6:    children: DW_TAG_compile_unit
    000036 DW_AT_name                 DW_FORM_string
    000038 DW_AT_producer             DW_FORM_string
    00003a DW_AT_language             DW_FORM_data2
    00003c DW_AT_comp_dir             DW_FORM_string
    00003e DW_AT_low_pc               DW_FORM_addr
    000040 DW_AT_high_pc              DW_FORM_addr
  00000044  7:    children: DW_TAG_compile_unit
    000047 DW_AT_name                 DW_FORM_string
    000049 DW_AT_producer             DW_FORM_string
    00004b DW_AT_language             DW_FORM_data2
    00004d DW_AT_comp_dir             DW_FORM_string
    00004f DW_AT_stmt_list            DW_FORM_data4
  00000053  8:    children: DW_TAG_compile_unit
    000056 DW_AT_name                 DW_FORM_string
    000058 DW_AT_producer             DW_FORM_string
    00005a DW_AT_language             DW_FORM_data2
    00005c DW_AT_comp_dir             DW_FORM_string
  00000060  9:    children: DW_TAG_compile_unit
    000063 DW_AT_name                 DW_FORM_string
    000065 DW_AT_producer             DW_FORM_string
    000067 DW_AT_language             DW_FORM_data2
    000069 DW_AT_comp_dir             DW_FORM_string
    00006b DW_AT_macro_info           DW_FORM_data4
    00006d DW_AT_low_pc               DW_FORM_addr
    00006f DW_AT_high_pc              DW_FORM_addr
    000071 DW_AT_stmt_list            DW_FORM_data4
  00000075 10:    children: DW_TAG_compile_unit
    000078 DW_AT_name                 DW_FORM_string
    00007a DW_AT_producer             DW_FORM_string
    00007c DW_AT_language             DW_FORM_data2
    00007e DW_AT_comp_dir             DW_FORM_string
    000080 DW_AT_macro_info           DW_FORM_data4
    000082 DW_AT_stmt_list            DW_FORM_data4
  00000086 11:    children: DW_TAG_compile_unit
    000089 DW_AT_name                 DW_FORM_string
    00008b DW_AT_producer             DW_FORM_string
    00008d DW_AT_language             DW_FORM_data2
    00008f DW_AT_low_pc               DW_FORM_addr
    000091 DW_AT_high_pc              DW_FORM_addr
    000093 DW_AT_stmt_list            DW_FORM_data4
  00000097 12:    children: DW_TAG_compile_unit
    00009a DW_AT_name                 DW_FORM_string
    00009c DW_AT_producer             DW_FORM_string
    00009e DW_AT_language             DW_FORM_data2
    0000a0 DW_AT_low_pc               DW_FORM_addr
    0000a2 DW_AT_high_pc              DW_FORM_addr
  000000a6 13:    children: DW_TAG_compile_unit
    0000a9 DW_AT_name                 DW_FORM_string
    0000ab DW_AT_producer             DW_FORM_string
    0000ad DW_AT_language             DW_FORM_data2
    0000af DW_AT_stmt_list            DW_FORM_data4
  000000b3 14:    children: DW_TAG_compile_unit
    0000b6 DW_AT_name                 DW_FORM_string
    0000b8 DW_AT_producer             DW_FORM_string
    0000ba DW_AT_language             DW_FORM_data2
  000000be 15:    children: DW_TAG_compile_unit
    0000c1 DW_AT_name                 DW_FORM_string
    0000c3 DW_AT_producer             DW_FORM_string
    0000c5 DW_AT_language             DW_FORM_data2
    0000c7 DW_AT_macro_info           DW_FORM_data4
    0000c9 DW_AT_low_pc               DW_FORM_addr
    0000cb DW_AT_high_pc              DW_FORM_addr
    0000cd DW_AT_stmt_list            DW_FORM_data4
  000000d1 16:    children: DW_TAG_compile_unit
    0000d4 DW_AT_name                 DW_FORM_string
    0000d6 DW_AT_producer             DW_FORM_string
    0000d8 DW_AT_language             DW_FORM_data2
    0000da DW_AT_macro_info           DW_FORM_data4
    0000dc DW_AT_stmt_list            DW_FORM_data4
  000000e0 17: no children: DW_TAG_const_type
    0000e3 DW_AT_type                 DW_FORM_indirect
  000000e7 18:    children: DW_TAG_enumeration_type
    0000ea DW_AT_sibling              DW_FORM_ref_udata
    0000ec DW_AT_name                 DW_FORM_string
    0000ee DW_AT_byte_size            DW_FORM_data1
  000000f2 19:    children: DW_TAG_enumeration_type
    0000f5 DW_AT_sibling              DW_FORM_ref_udata
    0000f7 DW_AT_byte_size            DW_FORM_data1
  000000fb 20: no children: DW_TAG_enumerator
    0000fe DW_AT_name                 DW_FORM_string
    000100 DW_AT_const_value          DW_FORM_indirect
  00000104 21: no children: DW_TAG_enumerator
    000107 DW_AT_name                 DW_FORM_string
    000109 DW_AT_const_value          DW_FORM_sdata
  0000010d 22:    children: DW_TAG_lexical_block
    000110 DW_AT_sibling              DW_FORM_ref_udata
    000112 DW_AT_low_pc               DW_FORM_addr
    000114 DW_AT_high_pc              DW_FORM_addr
  00000118 23: no children: DW_TAG_lexical_block
    00011b DW_AT_low_pc               DW_FORM_addr
    00011d DW_AT_high_pc              DW_FORM_addr
  00000121 24:    children: DW_TAG_lexical_block
    000124 DW_AT_sibling              DW_FORM_ref_udata
  00000128 25: no children: DW_TAG_lexical_block
  0000012d 26:    children: DW_TAG_lexical_block
    000130 DW_AT_sibling              DW_FORM_ref_udata
    000132 DW_AT_low_pc               DW_FORM_addr
    000134 DW_AT_high_pc              DW_FORM_addr
    000136 DW_AT_abstract_origin      DW_FORM_ref_addr
  0000013a 27: no children: DW_TAG_lexical_block
    00013d DW_AT_low_pc               DW_FORM_addr
    00013f DW_AT_high_pc              DW_FORM_addr
    000141 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000145 28:    children: DW_TAG_lexical_block
    000148 DW_AT_sibling              DW_FORM_ref_udata
    00014a DW_AT_abstract_origin      DW_FORM_ref_addr
  0000014e 29: no children: DW_TAG_lexical_block
    000151 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000155 30: no children: DW_TAG_member
    000158 DW_AT_name                 DW_FORM_string
    00015a DW_AT_type                 DW_FORM_indirect
    00015c DW_AT_data_member_location DW_FORM_block
  00000160 31: no children: DW_TAG_member
    000163 DW_AT_name                 DW_FORM_string
    000165 DW_AT_type                 DW_FORM_indirect
  00000169 32: no children: DW_TAG_member
    00016c DW_AT_name                 DW_FORM_string
    00016e DW_AT_type                 DW_FORM_indirect
    000170 DW_AT_data_member_location DW_FORM_block
    000172 DW_AT_artificial           DW_FORM_flag
  00000176 33: no children: DW_TAG_member
    000179 DW_AT_name                 DW_FORM_string
    00017b DW_AT_type                 DW_FORM_indirect
    00017d DW_AT_data_member_location DW_FORM_block
    00017f DW_AT_byte_size            DW_FORM_data1
    000181 DW_AT_bit_size             DW_FORM_data1
    000183 DW_AT_bit_offset           DW_FORM_data1
  00000187 34: no children: DW_TAG_pointer_type
    00018a DW_AT_type                 DW_FORM_indirect
  0000018e 35: no children: DW_TAG_restrict_type
    000191 DW_AT_type                 DW_FORM_indirect
  00000195 36: no children: DW_TAG_formal_parameter
    000198 DW_AT_type                 DW_FORM_indirect
    00019a DW_AT_name                 DW_FORM_string
  0000019e 37: no children: DW_TAG_formal_parameter
    0001a1 DW_AT_type                 DW_FORM_indirect
  000001a5 38: no children: DW_TAG_formal_parameter
    0001a8 DW_AT_type                 DW_FORM_indirect
    0001aa DW_AT_location             DW_FORM_block
  000001ae 39: no children: DW_TAG_formal_parameter
    0001b1 DW_AT_type                 DW_FORM_indirect
    0001b3 DW_AT_location             DW_FORM_data4
  000001b7 40: no children: DW_TAG_reference_type
    0001ba DW_AT_type                 DW_FORM_indirect
  000001be 41:    children: DW_TAG_structure_type
    0001c1 DW_AT_sibling              DW_FORM_ref_udata
    0001c3 DW_AT_name                 DW_FORM_string
    0001c5 DW_AT_byte_size            DW_FORM_udata
  000001c9 42:    children: DW_TAG_structure_type
    0001cc DW_AT_sibling              DW_FORM_ref_udata
    0001ce DW_AT_byte_size            DW_FORM_udata
  000001d2 43:    children: DW_TAG_structure_type
    0001d5 DW_AT_sibling              DW_FORM_ref_udata
    0001d7 DW_AT_name                 DW_FORM_string
  000001db 44:    children: DW_TAG_structure_type
  000001e0 45: no children: DW_TAG_structure_type
    0001e3 DW_AT_name                 DW_FORM_string
  000001e7 46: no children: DW_TAG_structure_type
  000001ec 47:    children: DW_TAG_structure_type
    0001ef DW_AT_sibling              DW_FORM_ref_udata
    0001f1 DW_AT_artificial           DW_FORM_flag
    0001f3 DW_AT_name                 DW_FORM_string
    0001f5 DW_AT_byte_size            DW_FORM_udata
  000001f9 48:    children: DW_TAG_structure_type
    0001fc DW_AT_sibling              DW_FORM_ref_udata
    0001fe DW_AT_artificial           DW_FORM_flag
    000200 DW_AT_byte_size            DW_FORM_udata
  00000204 49:    children: DW_TAG_structure_type
    000207 DW_AT_sibling              DW_FORM_ref_udata
    000209 DW_AT_artificial           DW_FORM_flag
    00020b DW_AT_name                 DW_FORM_string
  0000020f 50:    children: DW_TAG_structure_type
    000212 DW_AT_artificial           DW_FORM_flag
  00000216 51: no children: DW_TAG_structure_type
    000219 DW_AT_artificial           DW_FORM_flag
    00021b DW_AT_name                 DW_FORM_string
  0000021f 52: no children: DW_TAG_structure_type
    000222 DW_AT_artificial           DW_FORM_flag
  00000226 53:    children: DW_TAG_subprogram
    000229 DW_AT_sibling              DW_FORM_ref_udata
    00022b DW_AT_decl_file            DW_FORM_udata
    00022d DW_AT_decl_line            DW_FORM_udata
    00022f DW_AT_decl_column          DW_FORM_udata
    000231 DW_AT_name                 DW_FORM_string
    000233 DW_AT_external             DW_FORM_flag
    000235 DW_AT_type                 DW_FORM_indirect
    000237 DW_AT_low_pc               DW_FORM_addr
    000239 DW_AT_high_pc              DW_FORM_addr
  0000023d 54:    children: DW_TAG_subprogram
    000240 DW_AT_sibling              DW_FORM_ref_udata
    000242 DW_AT_decl_file            DW_FORM_udata
    000244 DW_AT_decl_line            DW_FORM_udata
    000246 DW_AT_decl_column          DW_FORM_udata
    000248 DW_AT_name                 DW_FORM_string
    00024a DW_AT_external             DW_FORM_flag
    00024c DW_AT_low_pc               DW_FORM_addr
    00024e DW_AT_high_pc              DW_FORM_addr
  00000252 55:    children: DW_TAG_subprogram
    000255 DW_AT_sibling              DW_FORM_ref_udata
    000257 DW_AT_decl_file            DW_FORM_udata
    000259 DW_AT_decl_line            DW_FORM_udata
    00025b DW_AT_decl_column          DW_FORM_udata
    00025d DW_AT_specification        DW_FORM_indirect
    00025f DW_AT_low_pc               DW_FORM_addr
    000261 DW_AT_high_pc              DW_FORM_addr
  00000265 56:    children: DW_TAG_subprogram
    000268 DW_AT_sibling              DW_FORM_ref_udata
    00026a DW_AT_decl_file            DW_FORM_udata
    00026c DW_AT_decl_line            DW_FORM_udata
    00026e DW_AT_decl_column          DW_FORM_udata
    000270 DW_AT_name                 DW_FORM_string
    000272 DW_AT_external             DW_FORM_flag
    000274 DW_AT_type                 DW_FORM_indirect
    000276 DW_AT_inline               DW_FORM_udata
  0000027a 57:    children: DW_TAG_subprogram
    00027d DW_AT_sibling              DW_FORM_ref_udata
    00027f DW_AT_decl_file            DW_FORM_udata
    000281 DW_AT_decl_line            DW_FORM_udata
    000283 DW_AT_decl_column          DW_FORM_udata
    000285 DW_AT_name                 DW_FORM_string
    000287 DW_AT_external             DW_FORM_flag
    000289 DW_AT_inline               DW_FORM_udata
  0000028d 58:    children: DW_TAG_subprogram
    000290 DW_AT_sibling              DW_FORM_ref_udata
    000292 DW_AT_decl_file            DW_FORM_udata
    000294 DW_AT_decl_line            DW_FORM_udata
    000296 DW_AT_decl_column          DW_FORM_udata
    000298 DW_AT_specification        DW_FORM_indirect
    00029a DW_AT_inline               DW_FORM_udata
  0000029e 59:    children: DW_TAG_subprogram
    0002a1 DW_AT_sibling              DW_FORM_ref_udata
    0002a3 DW_AT_decl_file            DW_FORM_udata
    0002a5 DW_AT_decl_line            DW_FORM_udata
    0002a7 DW_AT_decl_column          DW_FORM_udata
    0002a9 DW_AT_name                 DW_FORM_string
    0002ab DW_AT_external             DW_FORM_flag
    0002ad DW_AT_type                 DW_FORM_indirect
  000002b1 60:    children: DW_TAG_subprogram
    0002b4 DW_AT_sibling              DW_FORM_ref_udata
    0002b6 DW_AT_decl_file            DW_FORM_udata
    0002b8 DW_AT_decl_line            DW_FORM_udata
    0002ba DW_AT_decl_column          DW_FORM_udata
    0002bc DW_AT_name                 DW_FORM_string
    0002be DW_AT_external             DW_FORM_flag
  000002c2 61:    children: DW_TAG_subprogram
    0002c5 DW_AT_sibling              DW_FORM_ref_udata
    0002c7 DW_AT_decl_file            DW_FORM_udata
    0002c9 DW_AT_decl_line            DW_FORM_udata
    0002cb DW_AT_decl_column          DW_FORM_udata
    0002cd DW_AT_specification        DW_FORM_indirect
  000002d1 62:    children: DW_TAG_subprogram
    0002d4 DW_AT_sibling              DW_FORM_ref_udata
    0002d6 DW_AT_decl_file            DW_FORM_udata
    0002d8 DW_AT_decl_line            DW_FORM_udata
    0002da DW_AT_decl_column          DW_FORM_udata
    0002dc DW_AT_name                 DW_FORM_string
    0002de DW_AT_external             DW_FORM_flag
    0002e0 DW_AT_type                 DW_FORM_indirect
    0002e2 DW_AT_low_pc               DW_FORM_addr
    0002e4 DW_AT_high_pc              DW_FORM_addr
    0002e6 DW_AT_frame_base           DW_FORM_data4
  000002ea 63:    children: DW_TAG_subprogram
    0002ed DW_AT_sibling              DW_FORM_ref_udata
    0002ef DW_AT_decl_file            DW_FORM_udata
    0002f1 DW_AT_decl_line            DW_FORM_udata
    0002f3 DW_AT_decl_column          DW_FORM_udata
    0002f5 DW_AT_name                 DW_FORM_string
    0002f7 DW_AT_external             DW_FORM_flag
    0002f9 DW_AT_low_pc               DW_FORM_addr
    0002fb DW_AT_high_pc              DW_FORM_addr
    0002fd DW_AT_frame_base           DW_FORM_data4
  00000301 64:    children: DW_TAG_subprogram
    000304 DW_AT_sibling              DW_FORM_ref_udata
    000306 DW_AT_decl_file            DW_FORM_udata
    000308 DW_AT_decl_line            DW_FORM_udata
    00030a DW_AT_decl_column          DW_FORM_udata
    00030c DW_AT_specification        DW_FORM_indirect
    00030e DW_AT_low_pc               DW_FORM_addr
    000310 DW_AT_high_pc              DW_FORM_addr
    000312 DW_AT_frame_base           DW_FORM_data4
  00000316 65:    children: DW_TAG_subprogram
    000319 DW_AT_sibling              DW_FORM_ref_udata
    00031b DW_AT_decl_file            DW_FORM_udata
    00031d DW_AT_decl_line            DW_FORM_udata
    00031f DW_AT_decl_column          DW_FORM_udata
    000321 DW_AT_name                 DW_FORM_string
    000323 DW_AT_external             DW_FORM_flag
    000325 DW_AT_type                 DW_FORM_indirect
    000327 DW_AT_low_pc               DW_FORM_addr
    000329 DW_AT_high_pc              DW_FORM_addr
    00032b DW_AT_frame_base           DW_FORM_block1
  0000032f 66:    children: DW_TAG_subprogram
    000332 DW_AT_sibling              DW_FORM_ref_udata
    000334 DW_AT_decl_file            DW_FORM_udata
    000336 DW_AT_decl_line            DW_FORM_udata
    000338 DW_AT_decl_column          DW_FORM_udata
    00033a DW_AT_name                 DW_FORM_string
    00033c DW_AT_external             DW_FORM_flag
    00033e DW_AT_low_pc               DW_FORM_addr
    000340 DW_AT_high_pc              DW_FORM_addr
    000342 DW_AT_frame_base           DW_FORM_block1
  00000346 67:    children: DW_TAG_subprogram
    000349 DW_AT_sibling              DW_FORM_ref_udata
    00034b DW_AT_decl_file            DW_FORM_udata
    00034d DW_AT_decl_line            DW_FORM_udata
    00034f DW_AT_decl_column          DW_FORM_udata
    000351 DW_AT_specification        DW_FORM_indirect
    000353 DW_AT_low_pc               DW_FORM_addr
    000355 DW_AT_high_pc              DW_FORM_addr
    000357 DW_AT_frame_base           DW_FORM_block1
  0000035b 68:    children: DW_TAG_inlined_subroutine
    00035e DW_AT_sibling              DW_FORM_ref_udata
    000360 DW_AT_abstract_origin      DW_FORM_ref_addr
    000362 DW_AT_low_pc               DW_FORM_addr
    000364 DW_AT_high_pc              DW_FORM_addr
  00000368 69:    children: DW_TAG_inlined_subroutine
    00036b DW_AT_sibling              DW_FORM_ref_udata
    00036d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000371 70:    children: DW_TAG_inlined_subroutine
    000374 DW_AT_sibling              DW_FORM_ref_udata
    000376 DW_AT_abstract_origin      DW_FORM_ref_addr
    000378 DW_AT_low_pc               DW_FORM_addr
    00037a DW_AT_high_pc              DW_FORM_addr
    00037c DW_AT_call_file            DW_FORM_udata
    00037e DW_AT_call_line            DW_FORM_udata
    000380 DW_AT_call_column          DW_FORM_udata
  00000384 71:    children: DW_TAG_inlined_subroutine
    000387 DW_AT_sibling              DW_FORM_ref_udata
    000389 DW_AT_abstract_origin      DW_FORM_ref_addr
    00038b DW_AT_call_file            DW_FORM_udata
    00038d DW_AT_call_line            DW_FORM_udata
    00038f DW_AT_call_column          DW_FORM_udata
  00000393 72:    children: DW_TAG_subprogram
    000396 DW_AT_sibling              DW_FORM_ref_udata
    000398 DW_AT_abstract_origin      DW_FORM_ref_addr
    00039a DW_AT_low_pc               DW_FORM_addr
    00039c DW_AT_high_pc              DW_FORM_addr
  000003a0 73:    children: DW_TAG_subprogram
    0003a3 DW_AT_sibling              DW_FORM_ref_udata
    0003a5 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003a7 DW_AT_low_pc               DW_FORM_addr
    0003a9 DW_AT_high_pc              DW_FORM_addr
    0003ab DW_AT_frame_base           DW_FORM_data4
  000003af 74:    children: DW_TAG_subprogram
    0003b2 DW_AT_sibling              DW_FORM_ref_udata
    0003b4 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003b6 DW_AT_low_pc               DW_FORM_addr
    0003b8 DW_AT_high_pc              DW_FORM_addr
    0003ba DW_AT_frame_base           DW_FORM_block1
  000003be 75:    children: DW_TAG_subprogram
    0003c1 DW_AT_sibling              DW_FORM_ref_udata
    0003c3 DW_AT_abstract_origin      DW_FORM_ref_addr
  000003c7 76:    children: DW_TAG_subprogram
    0003ca DW_AT_sibling              DW_FORM_ref_udata
    0003cc DW_AT_name                 DW_FORM_string
    0003ce DW_AT_declaration          DW_FORM_flag
    0003d0 DW_AT_artificial           DW_FORM_flag
    0003d2 DW_AT_type                 DW_FORM_indirect
    0003d4 DW_AT_external             DW_FORM_flag
  000003d8 77:    children: DW_TAG_subprogram
    0003db DW_AT_sibling              DW_FORM_ref_udata
    0003dd DW_AT_name                 DW_FORM_string
    0003df DW_AT_declaration          DW_FORM_flag
    0003e1 DW_AT_artificial           DW_FORM_flag
    0003e3 DW_AT_external             DW_FORM_flag
  000003e7 78:    children: DW_TAG_subroutine_type
    0003ea DW_AT_sibling              DW_FORM_ref_udata
    0003ec DW_AT_type                 DW_FORM_indirect
  000003f0 79:    children: DW_TAG_subroutine_type
    0003f3 DW_AT_sibling              DW_FORM_ref_udata
  000003f7 80: no children: DW_TAG_typedef
    0003fa DW_AT_name                 DW_FORM_string
    0003fc DW_AT_type                 DW_FORM_indirect
    0003fe DW_AT_decl_file            DW_FORM_udata
    000400 DW_AT_decl_line            DW_FORM_udata
    000402 DW_AT_decl_column          DW_FORM_udata
  00000406 81: no children: DW_TAG_typedef
    000409 DW_AT_name                 DW_FORM_string
    00040b DW_AT_type                 DW_FORM_indirect
    00040d DW_AT_artificial           DW_FORM_flag
  00000411 82:    children: DW_TAG_union_type
    000414 DW_AT_sibling              DW_FORM_ref_udata
    000416 DW_AT_name                 DW_FORM_string
    000418 DW_AT_byte_size            DW_FORM_udata
  0000041c 83:    children: DW_TAG_union_type
    00041f DW_AT_sibling              DW_FORM_ref_udata
    000421 DW_AT_byte_size            DW_FORM_udata
  00000425 84:    children: DW_TAG_union_type
    000428 DW_AT_sibling              DW_FORM_ref_udata
    00042a DW_AT_name                 DW_FORM_string
  0000042e 85: no children: DW_TAG_union_type
    000431 DW_AT_name                 DW_FORM_string
  00000435 86: no children: DW_TAG_unspecified_parameters
  0000043a 87: no children: DW_TAG_unspecified_parameters
    00043d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000441 88: no children: DW_TAG_variable
    000444 DW_AT_name                 DW_FORM_string
    000446 DW_AT_type                 DW_FORM_indirect
    000448 DW_AT_location             DW_FORM_block
    00044a DW_AT_start_scope          DW_FORM_udata
  0000044e 89: no children: DW_TAG_variable
    000451 DW_AT_name                 DW_FORM_string
    000453 DW_AT_type                 DW_FORM_indirect
    000455 DW_AT_location             DW_FORM_block
  00000459 90: no children: DW_TAG_variable
    00045c DW_AT_name                 DW_FORM_string
    00045e DW_AT_type                 DW_FORM_indirect
    000460 DW_AT_location             DW_FORM_data4
  00000464 91: no children: DW_TAG_variable
    000467 DW_AT_name                 DW_FORM_string
    000469 DW_AT_type                 DW_FORM_indirect
    00046b DW_AT_start_scope          DW_FORM_udata
  0000046f 92: no children: DW_TAG_variable
    000472 DW_AT_name                 DW_FORM_string
    000474 DW_AT_type                 DW_FORM_indirect
  00000478 93: no children: DW_TAG_variable
    00047b DW_AT_name                 DW_FORM_string
    00047d DW_AT_type                 DW_FORM_indirect
    00047f DW_AT_location             DW_FORM_block
    000481 DW_AT_artificial           DW_FORM_flag
  00000485 94: no children: DW_TAG_variable
    000488 DW_AT_name                 DW_FORM_string
    00048a DW_AT_type                 DW_FORM_indirect
    00048c DW_AT_location             DW_FORM_block
    00048e DW_AT_start_scope          DW_FORM_udata
    000490 DW_AT_artificial           DW_FORM_flag
  00000494 95: no children: DW_TAG_variable
    000497 DW_AT_name                 DW_FORM_string
    000499 DW_AT_type                 DW_FORM_indirect
    00049b DW_AT_location             DW_FORM_data4
    00049d DW_AT_artificial           DW_FORM_flag
  000004a1 96: no children: DW_TAG_variable
    0004a4 DW_AT_name                 DW_FORM_string
    0004a6 DW_AT_type                 DW_FORM_indirect
    0004a8 DW_AT_start_scope          DW_FORM_udata
    0004aa DW_AT_artificial           DW_FORM_flag
  000004ae 97: no children: DW_TAG_variable
    0004b1 DW_AT_name                 DW_FORM_string
    0004b3 DW_AT_type                 DW_FORM_indirect
    0004b5 DW_AT_artificial           DW_FORM_flag
  000004b9 98: no children: DW_TAG_variable
    0004bc DW_AT_abstract_origin      DW_FORM_ref_addr
    0004be DW_AT_location             DW_FORM_block
    0004c0 DW_AT_start_scope          DW_FORM_udata
  000004c4 99: no children: DW_TAG_variable
    0004c7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004c9 DW_AT_location             DW_FORM_data4
  000004cd 100: no children: DW_TAG_variable
    0004d0 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004d2 DW_AT_start_scope          DW_FORM_udata
  000004d6 101: no children: DW_TAG_variable
    0004d9 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004dd 102: no children: DW_TAG_formal_parameter
    0004e0 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004e4 103: no children: DW_TAG_formal_parameter
    0004e7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004e9 DW_AT_const_value          DW_FORM_indirect
  000004ed 104: no children: DW_TAG_formal_parameter
    0004f0 DW_AT_name                 DW_FORM_string
    0004f2 DW_AT_type                 DW_FORM_indirect
    0004f4 DW_AT_location             DW_FORM_block
  000004f8 105: no children: DW_TAG_formal_parameter
    0004fb DW_AT_name                 DW_FORM_string
    0004fd DW_AT_type                 DW_FORM_indirect
    0004ff DW_AT_location             DW_FORM_data4
  00000503 106: no children: DW_TAG_formal_parameter
    000506 DW_AT_name                 DW_FORM_string
    000508 DW_AT_type                 DW_FORM_indirect
  0000050c 107: no children: DW_TAG_formal_parameter
    00050f DW_AT_name                 DW_FORM_string
    000511 DW_AT_type                 DW_FORM_indirect
    000513 DW_AT_location             DW_FORM_block
    000515 DW_AT_artificial           DW_FORM_flag
  00000519 108: no children: DW_TAG_formal_parameter
    00051c DW_AT_name                 DW_FORM_string
    00051e DW_AT_type                 DW_FORM_indirect
    000520 DW_AT_location             DW_FORM_block
    000522 DW_AT_start_scope          DW_FORM_udata
    000524 DW_AT_artificial           DW_FORM_flag
  00000528 109: no children: DW_TAG_formal_parameter
    00052b DW_AT_name                 DW_FORM_string
    00052d DW_AT_type                 DW_FORM_indirect
    00052f DW_AT_location             DW_FORM_data4
    000531 DW_AT_artificial           DW_FORM_flag
  00000535 110: no children: DW_TAG_formal_parameter
    000538 DW_AT_abstract_origin      DW_FORM_ref_addr
    00053a DW_AT_location             DW_FORM_block
  0000053e 111: no children: DW_TAG_formal_parameter
    000541 DW_AT_abstract_origin      DW_FORM_ref_addr
    000543 DW_AT_location             DW_FORM_data4
  00000547 112: no children: DW_TAG_variable
    00054a DW_AT_name                 DW_FORM_string
    00054c DW_AT_type                 DW_FORM_indirect
    00054e DW_AT_location             DW_FORM_block
    000550 DW_AT_external             DW_FORM_flag
  00000554 113: no children: DW_TAG_variable
    000557 DW_AT_name                 DW_FORM_string
    000559 DW_AT_type                 DW_FORM_indirect
    00055b DW_AT_external             DW_FORM_flag
    00055d DW_AT_declaration          DW_FORM_flag
  00000561 114: no children: DW_TAG_variable
    000564 DW_AT_name                 DW_FORM_string
    000566 DW_AT_type                 DW_FORM_indirect
    000568 DW_AT_const_value          DW_FORM_indirect
    00056a DW_AT_start_scope          DW_FORM_udata
  0000056e 115: no children: DW_TAG_variable
    000571 DW_AT_name                 DW_FORM_string
    000573 DW_AT_type                 DW_FORM_indirect
    000575 DW_AT_const_value          DW_FORM_indirect
  00000579 116: no children: DW_TAG_volatile_type
    00057c DW_AT_type                 DW_FORM_indirect
  00000580 117: no children: DW_TAG_unspecified_type
    000583 DW_AT_name                 DW_FORM_string
  00000587 118: no children: DW_TAG_imported_unit
    00058a DW_AT_import               DW_FORM_ref_addr
  0000058e 119:    children: DW_TAG_compile_unit
    000591 DW_AT_producer             DW_FORM_string
    000593 DW_AT_language             DW_FORM_data2
  00000597 120:    children: DW_TAG_partial_unit
    00059a DW_AT_producer             DW_FORM_string
    00059c DW_AT_language             DW_FORM_data2


** Section #172 '.arm_vfe_header' (SHT_PROGBITS)
    Size   : 4 bytes (alignment 4)


** Section #173 '.comment' (SHT_PROGBITS)
    Size   : 1312 bytes


** Section #174 '.symtab' (SHT_SYMTAB)
    Size   : 3040 bytes (alignment 4)
    String table #229 '.strtab'
    Last local symbol no. 34


** Section #228 '.shstrtab' (SHT_STRTAB)
    Size   : 2241 bytes


** Section #229 '.strtab' (SHT_STRTAB)
    Size   : 10211 bytes


** Section #230 '.ARM.attributes' (SHT_ARM_ATTRIBUTES)
    Size   : 134 bytes


