#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006C35C8 .scope module, "Exemplo0045" "Exemplo0045" 2 33;
 .timescale 0 0;
v006C4920_0 .net "clock", 0 0, v006C48C8_0; 1 drivers
v006CE110_0 .net "p", 0 0, v006C2C00_0; 1 drivers
S_006C4840 .scope module, "clk" "clock" 2 40, 3 11, S_006C35C8;
 .timescale 0 0;
v006C48C8_0 .var "clk", 0 0;
S_006C2B20 .scope module, "pls1" "pulse1" 2 41, 2 14, S_006C35C8;
 .timescale 0 0;
v006C2BA8_0 .alias "clock", 0 0, v006C4920_0;
v006C2C00_0 .var "signal", 0 0;
E_006F0DF8 .event posedge, v006C2BA8_0;
    .scope S_006C4840;
T_0 ;
    %set/v v006C48C8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_006C4840;
T_1 ;
    %delay 12, 0;
    %load/v 8, v006C48C8_0, 1;
    %inv 8, 1;
    %set/v v006C48C8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006C2B20;
T_2 ;
    %wait E_006F0DF8;
    %set/v v006C2C00_0, 1, 1;
    %delay 60, 0;
    %set/v v006C2C00_0, 0, 1;
    %delay 60, 0;
    %set/v v006C2C00_0, 1, 1;
    %delay 60, 0;
    %set/v v006C2C00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_006C35C8;
T_3 ;
    %vpi_call 2 45 "$dumpfile", "Exemplo0045.vcd";
    %vpi_call 2 46 "$dumpvars", 2'sb01, v006C4920_0, v006CE110_0;
    %delay 120, 0;
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo0045.v";
    "./clock.v";
