# ASIC-Design-of-JK-FlipFlop-using-Verilog
This project demonstrates the complete ASIC design flow of a JK Flip-Flop using Verilog HDL. The design is implemented at the RTL level, verified through simulation, and synthesized into a gate-level netlist using standard cell libraries. 
