{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 12:25:59 2023 " "Info: Processing started: Thu Nov 09 12:25:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bus_merger -c bus_merger --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bus_merger -c bus_merger --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DATA_IN2\[17\] DATA_OUT\[21\] 7.791 ns Longest " "Info: Longest tpd from source pin \"DATA_IN2\[17\]\" to destination pin \"DATA_OUT\[21\]\" is 7.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns DATA_IN2\[17\] 1 PIN PIN_E11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 1; PIN Node = 'DATA_IN2\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN2[17] } "NODE_NAME" } } { "bus_merger.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_5/bus_merger.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.982 ns) + CELL(1.982 ns) 7.791 ns DATA_OUT\[21\] 2 PIN PIN_Y18 0 " "Info: 2: + IC(4.982 ns) + CELL(1.982 ns) = 7.791 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'DATA_OUT\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.964 ns" { DATA_IN2[17] DATA_OUT[21] } "NODE_NAME" } } { "bus_merger.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_5/bus_merger.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.809 ns ( 36.05 % ) " "Info: Total cell delay = 2.809 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.982 ns ( 63.95 % ) " "Info: Total interconnect delay = 4.982 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { DATA_IN2[17] DATA_OUT[21] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { DATA_IN2[17] {} DATA_IN2[17]~combout {} DATA_OUT[21] {} } { 0.000ns 0.000ns 4.982ns } { 0.000ns 0.827ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 12:25:59 2023 " "Info: Processing ended: Thu Nov 09 12:25:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
