vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/count_8.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/count_4.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/mux_8bit_16x1.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/count16.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/reg_8bit_ce.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/RAM_5.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/demux_5.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/count_5.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/decre_4bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/mux_8bit_2x1.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/half_adder.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/full_adder.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/mx_4bit_2x1.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/mx_2x1.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/four_bit_register.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/eight_bit_register.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/decimal_to_alphabet.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/counter4.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_2bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform1.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform2.vwf
source_file = 1, test.bdf
source_file = 1, quartus.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform3.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/counter2.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform4.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/or_8bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform5.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/bitToBus_8bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform6.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/d2b_8bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/INPUT_MODULE.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform_InputModule.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform7.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/decre_2bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform8.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform9.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform10.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_4bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/CONVERT_TO_ASCII.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform11.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_8bit.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform12.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/PROJECT.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/b2seg.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform13.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform14.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/is_ascii.bdf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/Waveform15.vwf
source_file = 1, C:/intelFPGA_lite/term_proj/term_project/quartus/db/quartus.cbx.xml
design_name = shw_module
instance = comp, \clk~I , clk, shw_module, 1
instance = comp, \rst~I , rst, shw_module, 1
instance = comp, \inst3|inst2 , inst3|inst2, shw_module, 1
instance = comp, \inst3|inst1 , inst3|inst1, shw_module, 1
instance = comp, \inst3|inst , inst3|inst, shw_module, 1
instance = comp, \Din[2]~I , Din[2], shw_module, 1
instance = comp, \Din[0]~I , Din[0], shw_module, 1
instance = comp, \Din[1]~I , Din[1], shw_module, 1
instance = comp, \inst21|inst2~2 , inst21|inst2~2, shw_module, 1
instance = comp, \Din[3]~I , Din[3], shw_module, 1
instance = comp, \inst21|inst2~3 , inst21|inst2~3, shw_module, 1
instance = comp, \Din[6]~I , Din[6], shw_module, 1
instance = comp, \Din[7]~I , Din[7], shw_module, 1
instance = comp, \Din[4]~I , Din[4], shw_module, 1
instance = comp, \Din[5]~I , Din[5], shw_module, 1
instance = comp, \inst21|inst2~0 , inst21|inst2~0, shw_module, 1
instance = comp, \inst21|inst2~1 , inst21|inst2~1, shw_module, 1
instance = comp, \inst21|inst2~4 , inst21|inst2~4, shw_module, 1
instance = comp, \is_SHW~I , is_SHW, shw_module, 1
instance = comp, \inst44|inst1 , inst44|inst1, shw_module, 1
instance = comp, \inst44|inst2 , inst44|inst2, shw_module, 1
instance = comp, \inst44|inst13 , inst44|inst13, shw_module, 1
instance = comp, \inst~0 , inst~0, shw_module, 1
instance = comp, \inst~1 , inst~1, shw_module, 1
instance = comp, \inst~2 , inst~2, shw_module, 1
instance = comp, \inst~3 , inst~3, shw_module, 1
instance = comp, \inst~4 , inst~4, shw_module, 1
instance = comp, \inst~5 , inst~5, shw_module, 1
instance = comp, \inst~6 , inst~6, shw_module, 1
instance = comp, \inst~7 , inst~7, shw_module, 1
instance = comp, \a~I , a, shw_module, 1
instance = comp, \b~I , b, shw_module, 1
instance = comp, \c~I , c, shw_module, 1
instance = comp, \d~I , d, shw_module, 1
instance = comp, \e~I , e, shw_module, 1
instance = comp, \f~I , f, shw_module, 1
instance = comp, \g~I , g, shw_module, 1
instance = comp, \com8~I , com8, shw_module, 1
instance = comp, \com7~I , com7, shw_module, 1
instance = comp, \com6~I , com6, shw_module, 1
instance = comp, \com5~I , com5, shw_module, 1
instance = comp, \com4~I , com4, shw_module, 1
instance = comp, \com3~I , com3, shw_module, 1
instance = comp, \com2~I , com2, shw_module, 1
instance = comp, \com1~I , com1, shw_module, 1
