
*** Running vivado
    with args -log looongson_remote_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source looongson_remote_top.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source looongson_remote_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 451.660 ; gain = 181.098
Command: link_design -top looongson_remote_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint 'd:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'soc_lite/data_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'soc_lite/inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'soc_lite/pll.clk_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 952.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Finished Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite/pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1724.477 ; gain = 620.820
Finished Parsing XDC File [d:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Parsing XDC File [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/myCPU/loongson_remote.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1728.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

系统找不到指定的路径。
12 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1728.508 ; gain = 1261.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1728.508 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1639906ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1741.734 ; gain = 13.227

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1639906ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2102.512 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1639906ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2102.512 ; gain = 0.000
Phase 1 Initialization | Checksum: 1639906ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2102.512 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1639906ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2102.512 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1639906ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.283 . Memory (MB): peak = 2102.512 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1639906ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2102.512 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17fc98d7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 2102.512 ; gain = 0.000
Retarget | Checksum: 17fc98d7f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: a4c03f7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 2102.512 ; gain = 0.000
Constant propagation | Checksum: a4c03f7d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 17856cf59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 2102.512 ; gain = 0.000
Sweep | Checksum: 17856cf59
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17856cf59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 2102.512 ; gain = 0.000
BUFG optimization | Checksum: 17856cf59
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17856cf59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2102.512 ; gain = 0.000
Shift Register Optimization | Checksum: 17856cf59
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17856cf59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.988 . Memory (MB): peak = 2102.512 ; gain = 0.000
Post Processing Netlist | Checksum: 17856cf59
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20fff2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.512 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2102.512 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20fff2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.512 ; gain = 0.000
Phase 9 Finalization | Checksum: 20fff2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.512 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20fff2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2102.512 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2102.512 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 320 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 640
Ending PowerOpt Patch Enables Task | Checksum: 20fff2b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3095.758 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20fff2b6a

Time (s): cpu = 00:02:31 ; elapsed = 00:02:44 . Memory (MB): peak = 3095.758 ; gain = 993.246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20fff2b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3095.758 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3095.758 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20fff2b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:50 . Memory (MB): peak = 3095.758 ; gain = 1367.250
INFO: [runtcl-4] Executing : report_drc -file looongson_remote_top_drc_opted.rpt -pb looongson_remote_top_drc_opted.pb -rpx looongson_remote_top_drc_opted.rpx
Command: report_drc -file looongson_remote_top_drc_opted.rpt -pb looongson_remote_top_drc_opted.pb -rpx looongson_remote_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3095.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3095.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 113f3e09a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3095.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11527f95a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b12c60b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b12c60b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b12c60b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f1019a11

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 170756d13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 170756d13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16bc0bcf4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 116 LUTNM shape to break, 64 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 99, total 116, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 143 nets or LUTs. Breaked 116 LUTs, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3095.758 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          116  |             27  |                   143  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          116  |             27  |                   143  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13ed17ff0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 15882f2db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15882f2db

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad6fe768

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fb3cfce3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1312a48c8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 134841474

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ef2611da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: eb9b5b1a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bc549cc7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 132c4471a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b6cea603

Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b6cea603

Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e399dc9b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.546 | TNS=-2517.515 |
Phase 1 Physical Synthesis Initialization | Checksum: 206723ee3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 206723ee3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e399dc9b

Time (s): cpu = 00:00:53 ; elapsed = 00:01:39 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.380. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23ecdf180

Time (s): cpu = 00:01:36 ; elapsed = 00:02:58 . Memory (MB): peak = 3095.758 ; gain = 0.000

Time (s): cpu = 00:01:36 ; elapsed = 00:02:58 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 23ecdf180

Time (s): cpu = 00:01:36 ; elapsed = 00:02:58 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23ecdf180

Time (s): cpu = 00:01:37 ; elapsed = 00:02:58 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23ecdf180

Time (s): cpu = 00:01:37 ; elapsed = 00:02:58 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 23ecdf180

Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3095.758 ; gain = 0.000

Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 3095.758 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7f3a2d3

Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 3095.758 ; gain = 0.000
Ending Placer Task | Checksum: 10cf5cef9

Time (s): cpu = 00:01:37 ; elapsed = 00:02:59 . Memory (MB): peak = 3095.758 ; gain = 0.000
79 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:03:00 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file looongson_remote_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.598 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file looongson_remote_top_utilization_placed.rpt -pb looongson_remote_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file looongson_remote_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3095.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3095.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3095.758 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 7.99s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3095.758 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.318 | TNS=-445.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f446e1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.758 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.318 | TNS=-445.559 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f446e1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3095.758 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.318 | TNS=-445.559 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.307 | TNS=-445.636 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.274 | TNS=-439.878 |
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.235 | TNS=-445.057 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_csr/D[10]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_csr/fs_pc[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.233 | TNS=-442.241 |
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1_repN.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_replica
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.227 | TNS=-439.981 |
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_replica
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.123 | TNS=-435.553 |
INFO: [Physopt 32-710] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/ramloop[8].ram.ram_ena. Critical path length was reduced through logic transformation on cell soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_comp.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.109 | TNS=-435.064 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_csr/D[11].  Re-placed instance soc_lite/cpu/u_csr/fs_pc[17]_i_1
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_csr/D[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.089 | TNS=-434.768 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.088 | TNS=-433.056 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_init.ram/ramloop[9].ram.ram_ena. Critical path length was reduced through logic transformation on cell soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[201].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36_comp.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.085 | TNS=-432.274 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[241].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.083 | TNS=-426.680 |
INFO: [Physopt 32-134] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.056 | TNS=-425.999 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[240].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.050 | TNS=-425.554 |
INFO: [Physopt 32-81] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.049 | TNS=-425.279 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.025 | TNS=-421.195 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.023 | TNS=-419.010 |
INFO: [Physopt 32-710] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_init.ram/ramloop[1].ram.ram_ena. Critical path length was reduced through logic transformation on cell soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_comp.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.015 | TNS=-418.774 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_csr/D[10]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_csr/fs_pc[16]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.993 | TNS=-425.524 |
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_replica
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.992 | TNS=-426.124 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_csr/D[12].  Re-placed instance soc_lite/cpu/u_csr/fs_pc[18]_i_1
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_csr/D[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.981 | TNS=-424.287 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.922 | TNS=-384.701 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0.  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.736 | TNS=-276.402 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.726 | TNS=-271.323 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.722 | TNS=-269.321 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.639 | TNS=-230.295 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.633 | TNS=-227.659 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.629 | TNS=-225.914 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[59]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.615 | TNS=-219.893 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[28]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[61]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.599 | TNS=-213.243 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.598 | TNS=-212.831 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[59]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[27]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.594 | TNS=-211.183 |
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[58]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[58]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[26]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.576 | TNS=-203.919 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[26].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[27]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.572 | TNS=-202.330 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[18]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[51]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.567 | TNS=-200.353 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.565 | TNS=-199.565 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[22]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[55]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.558 | TNS=-196.812 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.553 | TNS=-194.855 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[16]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[49]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.546 | TNS=-192.143 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.546 | TNS=-192.143 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[9]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[9]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.546 | TNS=-191.991 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[59]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[27]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.539 | TNS=-189.443 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[31].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[64]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.538 | TNS=-189.059 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.532 | TNS=-186.763 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[15]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[48]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.530 | TNS=-186.003 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[20]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[20]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[20]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.526 | TNS=-184.489 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[24].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[57]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.518 | TNS=-181.481 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[47]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.517 | TNS=-181.107 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.514 | TNS=-179.990 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.505 | TNS=-176.657 |
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[51]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/es_rkd_value[19]_i_2_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/es_rkd_value[19]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.505 | TNS=-176.657 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.504 | TNS=-176.288 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.499 | TNS=-174.453 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.499 | TNS=-174.453 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[54]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[22]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.494 | TNS=-172.631 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[44]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.490 | TNS=-171.187 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[43]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[11]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[11]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.487 | TNS=-170.110 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[55]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[55]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.485 | TNS=-169.393 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[21]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[54]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.481 | TNS=-167.972 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[15]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-166.744 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[26]_i_2_n_0_repN.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[26]_i_2_comp
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[26]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.476 | TNS=-166.210 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.469 | TNS=-163.769 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-162.401 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[43]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.463 | TNS=-161.723 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-161.048 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[48]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[48]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.458 | TNS=-160.044 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.454 | TNS=-158.708 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[18]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.453 | TNS=-158.376 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.451 | TNS=-157.710 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.450 | TNS=-157.380 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[15]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.449 | TNS=-157.049 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-156.639 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[29]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/es_rkd_value[29]_i_2_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/es_rkd_value[29]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-152.872 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-152.245 |
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-152.244 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[53]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.434 | TNS=-152.244 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.429 | TNS=-150.692 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[18].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[19]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.429 | TNS=-150.692 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[46]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.428 | TNS=-150.383 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.420 | TNS=-147.933 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.419 | TNS=-147.787 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[58]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[26]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[26]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.413 | TNS=-145.805 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[26].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[27]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-145.520 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[13]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[13]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.409 | TNS=-144.632 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.408 | TNS=-144.336 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.407 | TNS=-144.041 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[20]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[53]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.406 | TNS=-143.744 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[60]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[28]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.402 | TNS=-142.555 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[19]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[52]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.401 | TNS=-142.276 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[38]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-141.400 |
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[63]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[63]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[31]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/es_rkd_value[31]_i_2_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/es_rkd_value[31]_i_2_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.394 | TNS=-140.238 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[8].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[9]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.392 | TNS=-139.661 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.389 | TNS=-138.947 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[54]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[22]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[22]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.386 | TNS=-137.940 |
INFO: [Physopt 32-81] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.386 | TNS=-137.940 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[52]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[20]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-135.666 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[26]_repN. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[59]_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-135.666 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.375 | TNS=-134.739 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[29].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[62]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[29]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[57]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/es_rkd_value[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_72_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[19].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[20]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[24]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[57]_i_2_comp.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[49]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[49]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[17]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[18]_i_1_comp_1.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[18]_i_1_comp_1
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[57].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[25]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[13]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[13]_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[7].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[8]_i_2
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[44].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[12]_i_1_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[10]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[47].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[15]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[37]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_6.  Re-placed instance soc_lite/bridge_1x2/ws_rf_wdata_tmp[5]_i_4
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[52].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[20]_i_1_comp
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[46].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[14]_i_1_comp
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[6].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[39]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[21].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[22]_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[57].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[25]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[19].  Re-placed instance soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[20]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[18]_i_1_comp_1
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[0].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[33]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[9]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[18].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[51]_i_2_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[48].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[16]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[10]_i_2_n_0_repN.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[10]_i_2_comp
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[55].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[23]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[21].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[54]_i_2_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_mem_result2__0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/bridge_1x2/ms_rf_result_tmp_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3538.406 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1ca2b464d

Time (s): cpu = 00:02:03 ; elapsed = 00:03:01 . Memory (MB): peak = 3538.406 ; gain = 442.648

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[41]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[9]_i_3_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[9]_i_3
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[23]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[56]_i_2_comp.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[60].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[28]_i_1_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[15]_i_3_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[15]_i_3
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[44]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[12]_i_1_comp_1.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[50].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_rkd_value[18]_i_1_comp_1
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_exeReg/u_alu/u_div/es_cnt_inst_zip_reg[1]_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_exeReg/u_alu/u_div/cpu_data_addr[4].  Re-placed instance soc_lite/cpu/my_exeReg/u_alu/u_div/sel_sram_r_i_6
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[15].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[48]_i_2_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[17].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[30]_i_2_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[30]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/es_rkd_value[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_mem_result2__0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/bridge_1x2/ms_rf_result_tmp_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[20].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[53]_i_2_comp
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[2].  Re-placed instance soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[35]_i_2
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/rj_value[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_memReg/ms_rf_zip[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/bridge_1x2/ms_mem_result10_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/ds2es_bus[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/my_idReg/es_rkd_value[10]_i_3_n_0.  Re-placed instance soc_lite/cpu/my_idReg/es_rkd_value[10]_i_3
INFO: [Physopt 32-702] Processed net soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ramloop[0].ram.ram_ena.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[241].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1_repN.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_replica
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/ramloop[8].ram.ram_ena.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26_comp
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_csr/D[13].  Re-placed instance soc_lite/cpu/u_csr/fs_pc[19]_i_1
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1_repN.  Re-placed instance soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_replica
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_csr/D[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/my_idReg/u_regfile/csr_era_data_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/ramloop[4].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 3961.004 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 147716039

Time (s): cpu = 00:02:34 ; elapsed = 00:03:40 . Memory (MB): peak = 3961.004 ; gain = 865.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3961.004 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.069 | TNS=-66.707 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.249  |        378.852  |           14  |              0  |                   196  |           0  |           2  |  00:03:33  |
|  Total          |          1.249  |        378.852  |           14  |              0  |                   196  |           0  |           3  |  00:03:33  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3961.004 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1c563c224

Time (s): cpu = 00:02:35 ; elapsed = 00:03:41 . Memory (MB): peak = 3961.004 ; gain = 865.246
INFO: [Common 17-83] Releasing license: Implementation
713 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:39 ; elapsed = 00:03:49 . Memory (MB): peak = 3961.004 ; gain = 865.246
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3989.312 ; gain = 14.941
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.312 ; gain = 14.906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3989.312 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 3989.312 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3989.312 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3989.312 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3989.312 ; gain = 14.906
INFO: [Common 17-1381] The checkpoint 'D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3989.312 ; gain = 28.309
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4560c5c6 ConstDB: 0 ShapeSum: de3d19ba RouteDB: 0
Post Restoration Checksum: NetGraph: 8fc9a0a1 | NumContArr: fa834e66 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 30f9ee441

Time (s): cpu = 00:02:35 ; elapsed = 00:04:54 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 30f9ee441

Time (s): cpu = 00:02:36 ; elapsed = 00:04:54 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 30f9ee441

Time (s): cpu = 00:02:36 ; elapsed = 00:04:54 . Memory (MB): peak = 4176.711 ; gain = 185.129
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3084a7a7c

Time (s): cpu = 00:02:47 ; elapsed = 00:05:11 . Memory (MB): peak = 4176.711 ; gain = 185.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.800 | TNS=-32.084| WHS=-0.369 | THS=-42.869|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9267
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9267
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28905505b

Time (s): cpu = 00:02:51 ; elapsed = 00:05:16 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28905505b

Time (s): cpu = 00:02:51 ; elapsed = 00:05:16 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1bb47ddd6

Time (s): cpu = 00:09:23 ; elapsed = 00:11:18 . Memory (MB): peak = 4176.711 ; gain = 185.129
Phase 3 Initial Routing | Checksum: 1bb47ddd6

Time (s): cpu = 00:09:24 ; elapsed = 00:11:18 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3354
 Number of Nodes with overlaps = 1428
 Number of Nodes with overlaps = 841
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.983 | TNS=-388.312| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2c2d960d8

Time (s): cpu = 00:13:52 ; elapsed = 00:16:19 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 627
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.953 | TNS=-313.346| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26087a9be

Time (s): cpu = 00:15:51 ; elapsed = 00:17:32 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 619
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.846 | TNS=-258.839| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 198df263c

Time (s): cpu = 00:17:06 ; elapsed = 00:18:50 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 733
Phase 4.4 Global Iteration 3 | Checksum: 20008a107

Time (s): cpu = 00:17:09 ; elapsed = 00:18:57 . Memory (MB): peak = 4176.711 ; gain = 185.129
Phase 4 Rip-up And Reroute | Checksum: 20008a107

Time (s): cpu = 00:17:09 ; elapsed = 00:18:57 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2889b3e57

Time (s): cpu = 00:17:10 ; elapsed = 00:18:58 . Memory (MB): peak = 4176.711 ; gain = 185.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.846 | TNS=-257.758| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: faf2e4b0

Time (s): cpu = 00:17:15 ; elapsed = 00:19:00 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: faf2e4b0

Time (s): cpu = 00:17:15 ; elapsed = 00:19:00 . Memory (MB): peak = 4176.711 ; gain = 185.129
Phase 5 Delay and Skew Optimization | Checksum: faf2e4b0

Time (s): cpu = 00:17:15 ; elapsed = 00:19:00 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c0b45b99

Time (s): cpu = 00:17:16 ; elapsed = 00:19:01 . Memory (MB): peak = 4176.711 ; gain = 185.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.846 | TNS=-254.407| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10b37eee5

Time (s): cpu = 00:17:16 ; elapsed = 00:19:01 . Memory (MB): peak = 4176.711 ; gain = 185.129
Phase 6 Post Hold Fix | Checksum: 10b37eee5

Time (s): cpu = 00:17:16 ; elapsed = 00:19:01 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.55117 %
  Global Horizontal Routing Utilization  = 3.49831 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 10b37eee5

Time (s): cpu = 00:17:16 ; elapsed = 00:19:02 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10b37eee5

Time (s): cpu = 00:17:16 ; elapsed = 00:19:02 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 194dfb3b7

Time (s): cpu = 00:17:17 ; elapsed = 00:19:03 . Memory (MB): peak = 4176.711 ; gain = 185.129

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.846 | TNS=-254.407| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 194dfb3b7

Time (s): cpu = 00:17:17 ; elapsed = 00:19:04 . Memory (MB): peak = 4176.711 ; gain = 185.129
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 2a5b5dda9

Time (s): cpu = 00:17:18 ; elapsed = 00:19:04 . Memory (MB): peak = 4176.711 ; gain = 185.129
Ending Routing Task | Checksum: 2a5b5dda9

Time (s): cpu = 00:17:18 ; elapsed = 00:19:05 . Memory (MB): peak = 4176.711 ; gain = 185.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
732 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:24 ; elapsed = 00:19:11 . Memory (MB): peak = 4176.711 ; gain = 187.398
INFO: [runtcl-4] Executing : report_drc -file looongson_remote_top_drc_routed.rpt -pb looongson_remote_top_drc_routed.pb -rpx looongson_remote_top_drc_routed.rpx
Command: report_drc -file looongson_remote_top_drc_routed.rpt -pb looongson_remote_top_drc_routed.pb -rpx looongson_remote_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file looongson_remote_top_methodology_drc_routed.rpt -pb looongson_remote_top_methodology_drc_routed.pb -rpx looongson_remote_top_methodology_drc_routed.rpx
Command: report_methodology -file looongson_remote_top_methodology_drc_routed.rpt -pb looongson_remote_top_methodology_drc_routed.pb -rpx looongson_remote_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4176.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file looongson_remote_top_power_routed.rpt -pb looongson_remote_top_power_summary_routed.pb -rpx looongson_remote_top_power_routed.rpx
Command: report_power -file looongson_remote_top_power_routed.rpt -pb looongson_remote_top_power_summary_routed.pb -rpx looongson_remote_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
742 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4176.711 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file looongson_remote_top_route_status.rpt -pb looongson_remote_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file looongson_remote_top_timing_summary_routed.rpt -pb looongson_remote_top_timing_summary_routed.pb -rpx looongson_remote_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file looongson_remote_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file looongson_remote_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file looongson_remote_top_bus_skew_routed.rpt -pb looongson_remote_top_bus_skew_routed.pb -rpx looongson_remote_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 4176.711 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4176.711 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4176.711 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 4176.711 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4176.711 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4176.711 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4176.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LA/LAEND_zd/LAEND/LAEND/LA/LA/cdp_ede_local-master/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_routed.dcp' has been generated.
Command: write_bitstream -force looongson_remote_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 39450176 bits.
Writing bitstream ./looongson_remote_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 4176.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 19:10:47 2024...

*** Running vivado
    with args -log looongson_remote_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source looongson_remote_top.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source looongson_remote_top.tcl -notrace
Command: open_checkpoint looongson_remote_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 935.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1058.676 ; gain = 1.758
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1716.895 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1716.895 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1716.895 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1716.895 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1718.547 ; gain = 1.652
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.547 ; gain = 1.652
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.547 ; gain = 4.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1718.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

系统找不到指定的路径。
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 1726.633 ; gain = 1448.586
Command: write_bitstream -force looongson_remote_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 39450176 bits.
Writing bitstream ./looongson_remote_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:01:35 . Memory (MB): peak = 2381.941 ; gain = 655.309
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 23:47:03 2024...
