#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26b39a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27001a0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x26b1cd0 .functor NOT 1, L_0x272a910, C4<0>, C4<0>, C4<0>;
L_0x26cb870 .functor XOR 8, L_0x272a4a0, L_0x272a660, C4<00000000>, C4<00000000>;
L_0x27015c0 .functor XOR 8, L_0x26cb870, L_0x272a7a0, C4<00000000>, C4<00000000>;
v0x2728080_0 .net *"_ivl_10", 7 0, L_0x272a7a0;  1 drivers
v0x2728180_0 .net *"_ivl_12", 7 0, L_0x27015c0;  1 drivers
v0x2728260_0 .net *"_ivl_2", 7 0, L_0x272a400;  1 drivers
v0x2728320_0 .net *"_ivl_4", 7 0, L_0x272a4a0;  1 drivers
v0x2728400_0 .net *"_ivl_6", 7 0, L_0x272a660;  1 drivers
v0x2728530_0 .net *"_ivl_8", 7 0, L_0x26cb870;  1 drivers
v0x2728610_0 .net "areset", 0 0, L_0x26b20e0;  1 drivers
v0x27286b0_0 .var "clk", 0 0;
v0x2728750_0 .net "predict_history_dut", 6 0, v0x2727410_0;  1 drivers
v0x27288a0_0 .net "predict_history_ref", 6 0, L_0x272a270;  1 drivers
v0x2728940_0 .net "predict_pc", 6 0, L_0x2729500;  1 drivers
v0x27289e0_0 .net "predict_taken_dut", 0 0, v0x2727650_0;  1 drivers
v0x2728a80_0 .net "predict_taken_ref", 0 0, L_0x272a0b0;  1 drivers
v0x2728b20_0 .net "predict_valid", 0 0, v0x2724340_0;  1 drivers
v0x2728bc0_0 .var/2u "stats1", 223 0;
v0x2728c60_0 .var/2u "strobe", 0 0;
v0x2728d20_0 .net "tb_match", 0 0, L_0x272a910;  1 drivers
v0x2728ed0_0 .net "tb_mismatch", 0 0, L_0x26b1cd0;  1 drivers
v0x2728f70_0 .net "train_history", 6 0, L_0x2729ab0;  1 drivers
v0x2729030_0 .net "train_mispredicted", 0 0, L_0x2729950;  1 drivers
v0x27290d0_0 .net "train_pc", 6 0, L_0x2729c40;  1 drivers
v0x2729190_0 .net "train_taken", 0 0, L_0x2729730;  1 drivers
v0x2729230_0 .net "train_valid", 0 0, v0x2724cc0_0;  1 drivers
v0x27292d0_0 .net "wavedrom_enable", 0 0, v0x2724d90_0;  1 drivers
v0x2729370_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2724e30_0;  1 drivers
v0x2729410_0 .net "wavedrom_title", 511 0, v0x2724f10_0;  1 drivers
L_0x272a400 .concat [ 7 1 0 0], L_0x272a270, L_0x272a0b0;
L_0x272a4a0 .concat [ 7 1 0 0], L_0x272a270, L_0x272a0b0;
L_0x272a660 .concat [ 7 1 0 0], v0x2727410_0, v0x2727650_0;
L_0x272a7a0 .concat [ 7 1 0 0], L_0x272a270, L_0x272a0b0;
L_0x272a910 .cmp/eeq 8, L_0x272a400, L_0x27015c0;
S_0x26b5a10 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x27001a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x26b7410 .param/l "LNT" 0 3 22, C4<01>;
P_0x26b7450 .param/l "LT" 0 3 22, C4<10>;
P_0x26b7490 .param/l "SNT" 0 3 22, C4<00>;
P_0x26b74d0 .param/l "ST" 0 3 22, C4<11>;
P_0x26b7510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x26b25c0 .functor XOR 7, v0x27224e0_0, L_0x2729500, C4<0000000>, C4<0000000>;
L_0x26dcb00 .functor XOR 7, L_0x2729ab0, L_0x2729c40, C4<0000000>, C4<0000000>;
v0x26efe90_0 .net *"_ivl_11", 0 0, L_0x2729fc0;  1 drivers
L_0x7fc902db31c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26f0160_0 .net *"_ivl_12", 0 0, L_0x7fc902db31c8;  1 drivers
L_0x7fc902db3210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x26b1d40_0 .net *"_ivl_16", 6 0, L_0x7fc902db3210;  1 drivers
v0x26b1f80_0 .net *"_ivl_4", 1 0, L_0x2729dd0;  1 drivers
v0x26b2150_0 .net *"_ivl_6", 8 0, L_0x2729ed0;  1 drivers
L_0x7fc902db3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26b26b0_0 .net *"_ivl_9", 1 0, L_0x7fc902db3180;  1 drivers
v0x27221c0_0 .net "areset", 0 0, L_0x26b20e0;  alias, 1 drivers
v0x2722280_0 .net "clk", 0 0, v0x27286b0_0;  1 drivers
v0x2722340 .array "pht", 0 127, 1 0;
v0x2722400_0 .net "predict_history", 6 0, L_0x272a270;  alias, 1 drivers
v0x27224e0_0 .var "predict_history_r", 6 0;
v0x27225c0_0 .net "predict_index", 6 0, L_0x26b25c0;  1 drivers
v0x27226a0_0 .net "predict_pc", 6 0, L_0x2729500;  alias, 1 drivers
v0x2722780_0 .net "predict_taken", 0 0, L_0x272a0b0;  alias, 1 drivers
v0x2722840_0 .net "predict_valid", 0 0, v0x2724340_0;  alias, 1 drivers
v0x2722900_0 .net "train_history", 6 0, L_0x2729ab0;  alias, 1 drivers
v0x27229e0_0 .net "train_index", 6 0, L_0x26dcb00;  1 drivers
v0x2722ac0_0 .net "train_mispredicted", 0 0, L_0x2729950;  alias, 1 drivers
v0x2722b80_0 .net "train_pc", 6 0, L_0x2729c40;  alias, 1 drivers
v0x2722c60_0 .net "train_taken", 0 0, L_0x2729730;  alias, 1 drivers
v0x2722d20_0 .net "train_valid", 0 0, v0x2724cc0_0;  alias, 1 drivers
E_0x26c24f0 .event posedge, v0x27221c0_0, v0x2722280_0;
L_0x2729dd0 .array/port v0x2722340, L_0x2729ed0;
L_0x2729ed0 .concat [ 7 2 0 0], L_0x26b25c0, L_0x7fc902db3180;
L_0x2729fc0 .part L_0x2729dd0, 1, 1;
L_0x272a0b0 .functor MUXZ 1, L_0x7fc902db31c8, L_0x2729fc0, v0x2724340_0, C4<>;
L_0x272a270 .functor MUXZ 7, L_0x7fc902db3210, v0x27224e0_0, v0x2724340_0, C4<>;
S_0x26dbe30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x26b5a10;
 .timescale -12 -12;
v0x26efa70_0 .var/i "i", 31 0;
S_0x2722f40 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x27001a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x27230f0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x26b20e0 .functor BUFZ 1, v0x2724410_0, C4<0>, C4<0>, C4<0>;
L_0x7fc902db30a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2723bd0_0 .net *"_ivl_10", 0 0, L_0x7fc902db30a8;  1 drivers
L_0x7fc902db30f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2723cb0_0 .net *"_ivl_14", 6 0, L_0x7fc902db30f0;  1 drivers
L_0x7fc902db3138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2723d90_0 .net *"_ivl_18", 6 0, L_0x7fc902db3138;  1 drivers
L_0x7fc902db3018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2723e50_0 .net *"_ivl_2", 6 0, L_0x7fc902db3018;  1 drivers
L_0x7fc902db3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2723f30_0 .net *"_ivl_6", 0 0, L_0x7fc902db3060;  1 drivers
v0x2724060_0 .net "areset", 0 0, L_0x26b20e0;  alias, 1 drivers
v0x2724100_0 .net "clk", 0 0, v0x27286b0_0;  alias, 1 drivers
v0x27241d0_0 .net "predict_pc", 6 0, L_0x2729500;  alias, 1 drivers
v0x27242a0_0 .var "predict_pc_r", 6 0;
v0x2724340_0 .var "predict_valid", 0 0;
v0x2724410_0 .var "reset", 0 0;
v0x27244b0_0 .net "tb_match", 0 0, L_0x272a910;  alias, 1 drivers
v0x2724570_0 .net "train_history", 6 0, L_0x2729ab0;  alias, 1 drivers
v0x2724660_0 .var "train_history_r", 6 0;
v0x2724720_0 .net "train_mispredicted", 0 0, L_0x2729950;  alias, 1 drivers
v0x27247f0_0 .var "train_mispredicted_r", 0 0;
v0x2724890_0 .net "train_pc", 6 0, L_0x2729c40;  alias, 1 drivers
v0x2724a90_0 .var "train_pc_r", 6 0;
v0x2724b50_0 .net "train_taken", 0 0, L_0x2729730;  alias, 1 drivers
v0x2724c20_0 .var "train_taken_r", 0 0;
v0x2724cc0_0 .var "train_valid", 0 0;
v0x2724d90_0 .var "wavedrom_enable", 0 0;
v0x2724e30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2724f10_0 .var "wavedrom_title", 511 0;
E_0x26c1990/0 .event negedge, v0x2722280_0;
E_0x26c1990/1 .event posedge, v0x2722280_0;
E_0x26c1990 .event/or E_0x26c1990/0, E_0x26c1990/1;
L_0x2729500 .functor MUXZ 7, L_0x7fc902db3018, v0x27242a0_0, v0x2724340_0, C4<>;
L_0x2729730 .functor MUXZ 1, L_0x7fc902db3060, v0x2724c20_0, v0x2724cc0_0, C4<>;
L_0x2729950 .functor MUXZ 1, L_0x7fc902db30a8, v0x27247f0_0, v0x2724cc0_0, C4<>;
L_0x2729ab0 .functor MUXZ 7, L_0x7fc902db30f0, v0x2724660_0, v0x2724cc0_0, C4<>;
L_0x2729c40 .functor MUXZ 7, L_0x7fc902db3138, v0x2724a90_0, v0x2724cc0_0, C4<>;
S_0x27231b0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2722f40;
 .timescale -12 -12;
v0x2723410_0 .var/2u "arfail", 0 0;
v0x27234f0_0 .var "async", 0 0;
v0x27235b0_0 .var/2u "datafail", 0 0;
v0x2723650_0 .var/2u "srfail", 0 0;
E_0x26c1740 .event posedge, v0x2722280_0;
E_0x26a39f0 .event negedge, v0x2722280_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26c1740;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1740;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26a39f0;
    %load/vec4 v0x27244b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27235b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %wait E_0x26c1740;
    %load/vec4 v0x27244b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2723410_0, 0, 1;
    %wait E_0x26c1740;
    %load/vec4 v0x27244b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2723650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %load/vec4 v0x2723650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2723410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27234f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27235b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27234f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2723710 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2722f40;
 .timescale -12 -12;
v0x2723910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27239f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2722f40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2725190 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x27001a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2726090_0 .net "areset", 0 0, L_0x26b20e0;  alias, 1 drivers
v0x27261a0_0 .net "clk", 0 0, v0x27286b0_0;  alias, 1 drivers
v0x27262b0_0 .var "global_history", 6 0;
v0x2726350 .array "pht", 0 127, 1 0;
v0x2727410_0 .var "predict_history", 6 0;
v0x2727540_0 .net "predict_pc", 6 0, L_0x2729500;  alias, 1 drivers
v0x2727650_0 .var "predict_taken", 0 0;
v0x2727710_0 .net "predict_valid", 0 0, v0x2724340_0;  alias, 1 drivers
v0x2727800_0 .net "train_history", 6 0, L_0x2729ab0;  alias, 1 drivers
v0x27278c0_0 .net "train_mispredicted", 0 0, L_0x2729950;  alias, 1 drivers
v0x27279b0_0 .net "train_pc", 6 0, L_0x2729c40;  alias, 1 drivers
v0x2727ac0_0 .net "train_taken", 0 0, L_0x2729730;  alias, 1 drivers
v0x2727bb0_0 .net "train_valid", 0 0, v0x2724cc0_0;  alias, 1 drivers
v0x2726350_0 .array/port v0x2726350, 0;
E_0x2708020/0 .event anyedge, v0x2722840_0, v0x27262b0_0, v0x27226a0_0, v0x2726350_0;
v0x2726350_1 .array/port v0x2726350, 1;
v0x2726350_2 .array/port v0x2726350, 2;
v0x2726350_3 .array/port v0x2726350, 3;
v0x2726350_4 .array/port v0x2726350, 4;
E_0x2708020/1 .event anyedge, v0x2726350_1, v0x2726350_2, v0x2726350_3, v0x2726350_4;
v0x2726350_5 .array/port v0x2726350, 5;
v0x2726350_6 .array/port v0x2726350, 6;
v0x2726350_7 .array/port v0x2726350, 7;
v0x2726350_8 .array/port v0x2726350, 8;
E_0x2708020/2 .event anyedge, v0x2726350_5, v0x2726350_6, v0x2726350_7, v0x2726350_8;
v0x2726350_9 .array/port v0x2726350, 9;
v0x2726350_10 .array/port v0x2726350, 10;
v0x2726350_11 .array/port v0x2726350, 11;
v0x2726350_12 .array/port v0x2726350, 12;
E_0x2708020/3 .event anyedge, v0x2726350_9, v0x2726350_10, v0x2726350_11, v0x2726350_12;
v0x2726350_13 .array/port v0x2726350, 13;
v0x2726350_14 .array/port v0x2726350, 14;
v0x2726350_15 .array/port v0x2726350, 15;
v0x2726350_16 .array/port v0x2726350, 16;
E_0x2708020/4 .event anyedge, v0x2726350_13, v0x2726350_14, v0x2726350_15, v0x2726350_16;
v0x2726350_17 .array/port v0x2726350, 17;
v0x2726350_18 .array/port v0x2726350, 18;
v0x2726350_19 .array/port v0x2726350, 19;
v0x2726350_20 .array/port v0x2726350, 20;
E_0x2708020/5 .event anyedge, v0x2726350_17, v0x2726350_18, v0x2726350_19, v0x2726350_20;
v0x2726350_21 .array/port v0x2726350, 21;
v0x2726350_22 .array/port v0x2726350, 22;
v0x2726350_23 .array/port v0x2726350, 23;
v0x2726350_24 .array/port v0x2726350, 24;
E_0x2708020/6 .event anyedge, v0x2726350_21, v0x2726350_22, v0x2726350_23, v0x2726350_24;
v0x2726350_25 .array/port v0x2726350, 25;
v0x2726350_26 .array/port v0x2726350, 26;
v0x2726350_27 .array/port v0x2726350, 27;
v0x2726350_28 .array/port v0x2726350, 28;
E_0x2708020/7 .event anyedge, v0x2726350_25, v0x2726350_26, v0x2726350_27, v0x2726350_28;
v0x2726350_29 .array/port v0x2726350, 29;
v0x2726350_30 .array/port v0x2726350, 30;
v0x2726350_31 .array/port v0x2726350, 31;
v0x2726350_32 .array/port v0x2726350, 32;
E_0x2708020/8 .event anyedge, v0x2726350_29, v0x2726350_30, v0x2726350_31, v0x2726350_32;
v0x2726350_33 .array/port v0x2726350, 33;
v0x2726350_34 .array/port v0x2726350, 34;
v0x2726350_35 .array/port v0x2726350, 35;
v0x2726350_36 .array/port v0x2726350, 36;
E_0x2708020/9 .event anyedge, v0x2726350_33, v0x2726350_34, v0x2726350_35, v0x2726350_36;
v0x2726350_37 .array/port v0x2726350, 37;
v0x2726350_38 .array/port v0x2726350, 38;
v0x2726350_39 .array/port v0x2726350, 39;
v0x2726350_40 .array/port v0x2726350, 40;
E_0x2708020/10 .event anyedge, v0x2726350_37, v0x2726350_38, v0x2726350_39, v0x2726350_40;
v0x2726350_41 .array/port v0x2726350, 41;
v0x2726350_42 .array/port v0x2726350, 42;
v0x2726350_43 .array/port v0x2726350, 43;
v0x2726350_44 .array/port v0x2726350, 44;
E_0x2708020/11 .event anyedge, v0x2726350_41, v0x2726350_42, v0x2726350_43, v0x2726350_44;
v0x2726350_45 .array/port v0x2726350, 45;
v0x2726350_46 .array/port v0x2726350, 46;
v0x2726350_47 .array/port v0x2726350, 47;
v0x2726350_48 .array/port v0x2726350, 48;
E_0x2708020/12 .event anyedge, v0x2726350_45, v0x2726350_46, v0x2726350_47, v0x2726350_48;
v0x2726350_49 .array/port v0x2726350, 49;
v0x2726350_50 .array/port v0x2726350, 50;
v0x2726350_51 .array/port v0x2726350, 51;
v0x2726350_52 .array/port v0x2726350, 52;
E_0x2708020/13 .event anyedge, v0x2726350_49, v0x2726350_50, v0x2726350_51, v0x2726350_52;
v0x2726350_53 .array/port v0x2726350, 53;
v0x2726350_54 .array/port v0x2726350, 54;
v0x2726350_55 .array/port v0x2726350, 55;
v0x2726350_56 .array/port v0x2726350, 56;
E_0x2708020/14 .event anyedge, v0x2726350_53, v0x2726350_54, v0x2726350_55, v0x2726350_56;
v0x2726350_57 .array/port v0x2726350, 57;
v0x2726350_58 .array/port v0x2726350, 58;
v0x2726350_59 .array/port v0x2726350, 59;
v0x2726350_60 .array/port v0x2726350, 60;
E_0x2708020/15 .event anyedge, v0x2726350_57, v0x2726350_58, v0x2726350_59, v0x2726350_60;
v0x2726350_61 .array/port v0x2726350, 61;
v0x2726350_62 .array/port v0x2726350, 62;
v0x2726350_63 .array/port v0x2726350, 63;
v0x2726350_64 .array/port v0x2726350, 64;
E_0x2708020/16 .event anyedge, v0x2726350_61, v0x2726350_62, v0x2726350_63, v0x2726350_64;
v0x2726350_65 .array/port v0x2726350, 65;
v0x2726350_66 .array/port v0x2726350, 66;
v0x2726350_67 .array/port v0x2726350, 67;
v0x2726350_68 .array/port v0x2726350, 68;
E_0x2708020/17 .event anyedge, v0x2726350_65, v0x2726350_66, v0x2726350_67, v0x2726350_68;
v0x2726350_69 .array/port v0x2726350, 69;
v0x2726350_70 .array/port v0x2726350, 70;
v0x2726350_71 .array/port v0x2726350, 71;
v0x2726350_72 .array/port v0x2726350, 72;
E_0x2708020/18 .event anyedge, v0x2726350_69, v0x2726350_70, v0x2726350_71, v0x2726350_72;
v0x2726350_73 .array/port v0x2726350, 73;
v0x2726350_74 .array/port v0x2726350, 74;
v0x2726350_75 .array/port v0x2726350, 75;
v0x2726350_76 .array/port v0x2726350, 76;
E_0x2708020/19 .event anyedge, v0x2726350_73, v0x2726350_74, v0x2726350_75, v0x2726350_76;
v0x2726350_77 .array/port v0x2726350, 77;
v0x2726350_78 .array/port v0x2726350, 78;
v0x2726350_79 .array/port v0x2726350, 79;
v0x2726350_80 .array/port v0x2726350, 80;
E_0x2708020/20 .event anyedge, v0x2726350_77, v0x2726350_78, v0x2726350_79, v0x2726350_80;
v0x2726350_81 .array/port v0x2726350, 81;
v0x2726350_82 .array/port v0x2726350, 82;
v0x2726350_83 .array/port v0x2726350, 83;
v0x2726350_84 .array/port v0x2726350, 84;
E_0x2708020/21 .event anyedge, v0x2726350_81, v0x2726350_82, v0x2726350_83, v0x2726350_84;
v0x2726350_85 .array/port v0x2726350, 85;
v0x2726350_86 .array/port v0x2726350, 86;
v0x2726350_87 .array/port v0x2726350, 87;
v0x2726350_88 .array/port v0x2726350, 88;
E_0x2708020/22 .event anyedge, v0x2726350_85, v0x2726350_86, v0x2726350_87, v0x2726350_88;
v0x2726350_89 .array/port v0x2726350, 89;
v0x2726350_90 .array/port v0x2726350, 90;
v0x2726350_91 .array/port v0x2726350, 91;
v0x2726350_92 .array/port v0x2726350, 92;
E_0x2708020/23 .event anyedge, v0x2726350_89, v0x2726350_90, v0x2726350_91, v0x2726350_92;
v0x2726350_93 .array/port v0x2726350, 93;
v0x2726350_94 .array/port v0x2726350, 94;
v0x2726350_95 .array/port v0x2726350, 95;
v0x2726350_96 .array/port v0x2726350, 96;
E_0x2708020/24 .event anyedge, v0x2726350_93, v0x2726350_94, v0x2726350_95, v0x2726350_96;
v0x2726350_97 .array/port v0x2726350, 97;
v0x2726350_98 .array/port v0x2726350, 98;
v0x2726350_99 .array/port v0x2726350, 99;
v0x2726350_100 .array/port v0x2726350, 100;
E_0x2708020/25 .event anyedge, v0x2726350_97, v0x2726350_98, v0x2726350_99, v0x2726350_100;
v0x2726350_101 .array/port v0x2726350, 101;
v0x2726350_102 .array/port v0x2726350, 102;
v0x2726350_103 .array/port v0x2726350, 103;
v0x2726350_104 .array/port v0x2726350, 104;
E_0x2708020/26 .event anyedge, v0x2726350_101, v0x2726350_102, v0x2726350_103, v0x2726350_104;
v0x2726350_105 .array/port v0x2726350, 105;
v0x2726350_106 .array/port v0x2726350, 106;
v0x2726350_107 .array/port v0x2726350, 107;
v0x2726350_108 .array/port v0x2726350, 108;
E_0x2708020/27 .event anyedge, v0x2726350_105, v0x2726350_106, v0x2726350_107, v0x2726350_108;
v0x2726350_109 .array/port v0x2726350, 109;
v0x2726350_110 .array/port v0x2726350, 110;
v0x2726350_111 .array/port v0x2726350, 111;
v0x2726350_112 .array/port v0x2726350, 112;
E_0x2708020/28 .event anyedge, v0x2726350_109, v0x2726350_110, v0x2726350_111, v0x2726350_112;
v0x2726350_113 .array/port v0x2726350, 113;
v0x2726350_114 .array/port v0x2726350, 114;
v0x2726350_115 .array/port v0x2726350, 115;
v0x2726350_116 .array/port v0x2726350, 116;
E_0x2708020/29 .event anyedge, v0x2726350_113, v0x2726350_114, v0x2726350_115, v0x2726350_116;
v0x2726350_117 .array/port v0x2726350, 117;
v0x2726350_118 .array/port v0x2726350, 118;
v0x2726350_119 .array/port v0x2726350, 119;
v0x2726350_120 .array/port v0x2726350, 120;
E_0x2708020/30 .event anyedge, v0x2726350_117, v0x2726350_118, v0x2726350_119, v0x2726350_120;
v0x2726350_121 .array/port v0x2726350, 121;
v0x2726350_122 .array/port v0x2726350, 122;
v0x2726350_123 .array/port v0x2726350, 123;
v0x2726350_124 .array/port v0x2726350, 124;
E_0x2708020/31 .event anyedge, v0x2726350_121, v0x2726350_122, v0x2726350_123, v0x2726350_124;
v0x2726350_125 .array/port v0x2726350, 125;
v0x2726350_126 .array/port v0x2726350, 126;
v0x2726350_127 .array/port v0x2726350, 127;
E_0x2708020/32 .event anyedge, v0x2726350_125, v0x2726350_126, v0x2726350_127;
E_0x2708020 .event/or E_0x2708020/0, E_0x2708020/1, E_0x2708020/2, E_0x2708020/3, E_0x2708020/4, E_0x2708020/5, E_0x2708020/6, E_0x2708020/7, E_0x2708020/8, E_0x2708020/9, E_0x2708020/10, E_0x2708020/11, E_0x2708020/12, E_0x2708020/13, E_0x2708020/14, E_0x2708020/15, E_0x2708020/16, E_0x2708020/17, E_0x2708020/18, E_0x2708020/19, E_0x2708020/20, E_0x2708020/21, E_0x2708020/22, E_0x2708020/23, E_0x2708020/24, E_0x2708020/25, E_0x2708020/26, E_0x2708020/27, E_0x2708020/28, E_0x2708020/29, E_0x2708020/30, E_0x2708020/31, E_0x2708020/32;
S_0x27258e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 58, 4 58 0, S_0x2725190;
 .timescale 0 0;
v0x2725ae0_0 .var/2s "i", 31 0;
S_0x2725be0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x2725190;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x2725be0
v0x2725ec0_0 .var "history", 6 0;
v0x2725fa0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x2725fa0_0;
    %load/vec4 v0x2725ec0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x2727e60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x27001a0;
 .timescale -12 -12;
E_0x2708310 .event anyedge, v0x2728c60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2728c60_0;
    %nor/r;
    %assign/vec4 v0x2728c60_0, 0;
    %wait E_0x2708310;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2722f40;
T_5 ;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27247f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2724a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724340_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27242a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27234f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27231b0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27239f0;
    %join;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724340_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27242a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724340_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2724a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27247f0_0, 0;
    %wait E_0x26a39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1740;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1740;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27239f0;
    %join;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27242a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724340_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2724a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27247f0_0, 0;
    %wait E_0x26a39f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724410_0, 0;
    %wait E_0x26c1740;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1740;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2724660_0, 0;
    %wait E_0x26c1740;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1740;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27239f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c1990;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2724cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2724c20_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2724a90_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27242a0_0, 0;
    %assign/vec4 v0x2724340_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2724660_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x27247f0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26b5a10;
T_6 ;
    %wait E_0x26c24f0;
    %load/vec4 v0x27221c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x26dbe30;
    %jmp t_0;
    .scope S_0x26dbe30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26efa70_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x26efa70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x26efa70_0;
    %store/vec4a v0x2722340, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x26efa70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26efa70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x26b5a10;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27224e0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2722840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x27224e0_0;
    %load/vec4 v0x2722780_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27224e0_0, 0;
T_6.5 ;
    %load/vec4 v0x2722d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2722340, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x2722c60_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2722340, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2722340, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2722340, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x2722c60_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2722340, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x27229e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2722340, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x2722ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2722900_0;
    %load/vec4 v0x2722c60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27224e0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2725190;
T_7 ;
    %wait E_0x26c24f0;
    %load/vec4 v0x2726090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27262b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2727bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x27278c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x2727800_0;
    %assign/vec4 v0x27262b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x27262b0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2727ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27262b0_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2725190;
T_8 ;
    %wait E_0x2708020;
    %load/vec4 v0x2727710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27262b0_0;
    %store/vec4 v0x2727410_0, 0, 7;
    %load/vec4 v0x2727540_0;
    %load/vec4 v0x27262b0_0;
    %store/vec4 v0x2725ec0_0, 0, 7;
    %store/vec4 v0x2725fa0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2725be0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2726350, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2727650_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2727410_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2727650_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2725190;
T_9 ;
    %wait E_0x26c24f0;
    %load/vec4 v0x2726090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_3, S_0x27258e0;
    %jmp t_2;
    .scope S_0x27258e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2725ae0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x2725ae0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2725ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2726350, 0, 4;
T_9.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2725ae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2725ae0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x2725190;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x2727bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x2727ac0_0;
    %load/vec4 v0x27279b0_0;
    %load/vec4 v0x2727800_0;
    %store/vec4 v0x2725ec0_0, 0, 7;
    %store/vec4 v0x2725fa0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2725be0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2726350, 4;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27279b0_0;
    %load/vec4 v0x2727800_0;
    %store/vec4 v0x2725ec0_0, 0, 7;
    %store/vec4 v0x2725fa0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2725be0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2726350, 0, 4;
    %load/vec4 v0x27278c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x2727800_0;
    %assign/vec4 v0x27262b0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27001a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27286b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728c60_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x27001a0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x27286b0_0;
    %inv;
    %store/vec4 v0x27286b0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x27001a0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2724100_0, v0x2728ed0_0, v0x27286b0_0, v0x2728610_0, v0x2728b20_0, v0x2728940_0, v0x2729230_0, v0x2729190_0, v0x2729030_0, v0x2728f70_0, v0x27290d0_0, v0x2728a80_0, v0x27289e0_0, v0x27288a0_0, v0x2728750_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x27001a0;
T_13 ;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x27001a0;
T_14 ;
    %wait E_0x26c1990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
    %load/vec4 v0x2728d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728bc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x2728a80_0;
    %load/vec4 v0x2728a80_0;
    %load/vec4 v0x27289e0_0;
    %xor;
    %load/vec4 v0x2728a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x27288a0_0;
    %load/vec4 v0x27288a0_0;
    %load/vec4 v0x2728750_0;
    %xor;
    %load/vec4 v0x27288a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x2728bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728bc0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response17/top_module.sv";
