{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728983188167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728983188167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 12:06:27 2024 " "Processing started: Tue Oct 15 12:06:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728983188167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1728983188167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PLCPU -c PLCPU " "Command: quartus_sta PLCPU -c PLCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1728983188168 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1728983188313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1728983188438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1728983188438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983188481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983188481 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1728983188845 ""}
{ "Info" "ISTA_SDC_FOUND" "PLCPU.SDC " "Reading SDC File: 'PLCPU.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1728983188888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PLCPU.sdc 9 ADC_CLK_10 port " "Ignored filter at PLCPU.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PLCPU.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at PLCPU.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728983188893 ""}  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PLCPU.sdc 10 MAX10_CLK1_50 port " "Ignored filter at PLCPU.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PLCPU.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at PLCPU.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728983188894 ""}  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PLCPU.sdc 11 MAX10_CLK2_50 port " "Ignored filter at PLCPU.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PLCPU.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at PLCPU.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1728983188894 ""}  } { { "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" "" { Text "D:/quartus/Quartus_Projects/PL_CPU_FPGA/PLCPU.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1728983188894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1728983188894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983188897 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728983188898 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " "create_clock -period 1.000 -name CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728983188898 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728983188898 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout " "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728983188904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728983188904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728983188907 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1728983188908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1728983188916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728983189053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728983189053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.346 " "Worst-case setup slack is -24.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.346           -2225.992 KEY\[1\]  " "  -24.346           -2225.992 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545              -9.948 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -4.545              -9.948 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983189055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.201 " "Worst-case hold slack is -4.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.201              -7.019 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -4.201              -7.019 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.088             -45.692 KEY\[1\]  " "   -4.088             -45.692 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983189071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983189076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983189107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -466.885 KEY\[1\]  " "   -3.000            -466.885 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "    0.440               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983189111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983189111 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728983190076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1728983190095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1728983190367 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout " "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728983190563 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728983190563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728983190564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728983190595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728983190595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.297 " "Worst-case setup slack is -22.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.297           -2026.411 KEY\[1\]  " "  -22.297           -2026.411 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243              -9.267 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -4.243              -9.267 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983190599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.734 " "Worst-case hold slack is -3.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.734              -6.071 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -3.734              -6.071 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -42.914 KEY\[1\]  " "   -3.721             -42.914 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983190618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983190624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983190631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -466.885 KEY\[1\]  " "   -3.000            -466.885 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "    0.373               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983190635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983190635 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1728983190919 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout " "Cell: cpu\|ex_stage\|alu_oper\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1728983190996 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1728983190996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1728983190996 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1728983191009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1728983191009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.192 " "Worst-case setup slack is -12.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.192           -1037.454 KEY\[1\]  " "  -12.192           -1037.454 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.083              -4.165 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -2.083              -4.165 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983191012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.604 " "Worst-case hold slack is -2.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.604             -43.081 KEY\[1\]  " "   -2.604             -43.081 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359              -4.138 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "   -2.359              -4.138 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983191030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983191036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1728983191042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -422.484 KEY\[1\]  " "   -3.000            -422.484 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\]  " "    0.262               0.000 CPU5STAGE:cpu\|ID_EX_buffer:id_ex_buffer\|EX_opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728983191047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1728983191047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728983191597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1728983191598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728983191684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 12:06:31 2024 " "Processing ended: Tue Oct 15 12:06:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728983191684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728983191684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728983191684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1728983191684 ""}
