TimeQuest Timing Analyzer report for reaction_game
Wed Apr 18 22:05:23 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk_1ms:clock_1ms|clk_out'
 12. Setup: 'clk'
 13. Setup: 'clk_1ms:clock_1ms|count[0]'
 14. Setup: 'react'
 15. Hold: 'react'
 16. Hold: 'clk'
 17. Hold: 'clk_1ms:clock_1ms|clk_out'
 18. Hold: 'clk_1ms:clock_1ms|count[0]'
 19. Setup Transfers
 20. Hold Transfers
 21. Report TCCS
 22. Report RSKM
 23. Unconstrained Paths Summary
 24. Clock Status Summary
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Unconstrained Input Ports
 28. Unconstrained Output Ports
 29. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; reaction_game                                       ;
; Device Family         ; MAX V                                               ;
; Device Name           ; 5M1270ZT144C5                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                        ;
; clk_1ms:clock_1ms|clk_out  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_1ms:clock_1ms|clk_out }  ;
; clk_1ms:clock_1ms|count[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_1ms:clock_1ms|count[0] } ;
; react                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { react }                      ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+-----------------------------------------------------------------+
; Fmax Summary                                                    ;
+------------+-----------------+---------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note ;
+------------+-----------------+---------------------------+------+
; 116.77 MHz ; 116.77 MHz      ; clk_1ms:clock_1ms|clk_out ;      ;
; 144.09 MHz ; 144.09 MHz      ; clk                       ;      ;
+------------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Setup Summary                                        ;
+----------------------------+---------+---------------+
; Clock                      ; Slack   ; End Point TNS ;
+----------------------------+---------+---------------+
; clk_1ms:clock_1ms|clk_out  ; -11.829 ; -259.836      ;
; clk                        ; -5.940  ; -109.300      ;
; clk_1ms:clock_1ms|count[0] ; -4.200  ; -4.200        ;
; react                      ; 2.589   ; 0.000         ;
+----------------------------+---------+---------------+


+-----------------------------------------------------+
; Hold Summary                                        ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; react                      ; -4.146 ; -33.207       ;
; clk                        ; -1.938 ; -6.669        ;
; clk_1ms:clock_1ms|clk_out  ; 0.885  ; 0.000         ;
; clk_1ms:clock_1ms|count[0] ; 1.178  ; 0.000         ;
+----------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-----------------------------------------------------+
; Minimum Pulse Width Summary                         ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -2.289 ; -2.289        ;
; react                      ; -2.289 ; -2.289        ;
; clk_1ms:clock_1ms|clk_out  ; 0.234  ; 0.000         ;
; clk_1ms:clock_1ms|count[0] ; 0.500  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_1ms:clock_1ms|clk_out'                                                                                                                                      ;
+---------+--------------------------------+-----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                     ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+-----------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -11.829 ; rand_gen:randgen|rand[3]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.391      ;
; -11.825 ; rand_gen:randgen|rand[3]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.387      ;
; -11.678 ; rand_gen:randgen|rand[4]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.240      ;
; -11.674 ; rand_gen:randgen|rand[4]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.236      ;
; -11.641 ; rand_gen:randgen|rand[6]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.203      ;
; -11.637 ; rand_gen:randgen|rand[6]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.199      ;
; -11.601 ; rand_gen:randgen|rand[0]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.163      ;
; -11.597 ; rand_gen:randgen|rand[0]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 8.159      ;
; -11.437 ; rand_gen:randgen|rand[1]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.999      ;
; -11.433 ; rand_gen:randgen|rand[1]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.995      ;
; -11.342 ; rand_gen:randgen|rand[8]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.904      ;
; -11.338 ; rand_gen:randgen|rand[8]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.900      ;
; -11.185 ; rand_gen:randgen|rand[9]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.747      ;
; -11.181 ; rand_gen:randgen|rand[9]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.743      ;
; -11.145 ; rand_gen:randgen|rand[2]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.707      ;
; -11.141 ; rand_gen:randgen|rand[2]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.703      ;
; -11.110 ; rand_gen:randgen|rand[5]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.672      ;
; -11.106 ; rand_gen:randgen|rand[5]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.668      ;
; -10.948 ; rand_gen:randgen|rand[7]       ; rtl_state.HALT              ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.510      ;
; -10.944 ; rand_gen:randgen|rand[7]       ; rtl_state.LED_OFF           ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.506      ;
; -10.466 ; rand_gen:randgen|rand[3]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 7.028      ;
; -10.315 ; rand_gen:randgen|rand[4]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.877      ;
; -10.278 ; rand_gen:randgen|rand[6]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.840      ;
; -10.238 ; rand_gen:randgen|rand[0]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.800      ;
; -10.074 ; rand_gen:randgen|rand[1]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.636      ;
; -9.782  ; rand_gen:randgen|rand[2]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.344      ;
; -9.747  ; rand_gen:randgen|rand[5]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.309      ;
; -9.585  ; rand_gen:randgen|rand[7]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.147      ;
; -9.557  ; rand_gen:randgen|rand[8]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 6.119      ;
; -9.400  ; rand_gen:randgen|rand[9]       ; rtl_state.LED_ON            ; react                     ; clk_1ms:clock_1ms|clk_out ; 1.000        ; -4.105     ; 5.962      ;
; -7.564  ; counter3:counter1|count_out[3] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.231      ;
; -7.560  ; counter3:counter1|count_out[3] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.227      ;
; -7.378  ; counter3:counter1|count_out[7] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.045      ;
; -7.374  ; counter3:counter1|count_out[7] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.041      ;
; -7.340  ; counter3:counter1|count_out[5] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.007      ;
; -7.336  ; counter3:counter1|count_out[5] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 8.003      ;
; -7.199  ; counter3:counter1|count_out[1] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.866      ;
; -7.195  ; counter3:counter1|count_out[1] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.862      ;
; -6.944  ; button:master_reset_button|op  ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.611      ;
; -6.823  ; button:master_reset_button|op  ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.490      ;
; -6.577  ; counter3:counter2|done         ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.244      ;
; -6.538  ; turn[2]                        ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.205      ;
; -6.526  ; counter3:counter1|count_out[2] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.193      ;
; -6.522  ; counter3:counter1|count_out[2] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.189      ;
; -6.516  ; counter3:counter1|count_out[9] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.183      ;
; -6.512  ; counter3:counter1|count_out[9] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.179      ;
; -6.353  ; counter3:counter2|done         ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.020      ;
; -6.341  ; counter3:counter1|count_out[6] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.008      ;
; -6.337  ; counter3:counter1|count_out[6] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 7.004      ;
; -6.314  ; turn[2]                        ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.981      ;
; -6.285  ; button:master_reset_button|op  ; turn[3]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.952      ;
; -6.285  ; counter3:counter1|count_out[0] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.952      ;
; -6.281  ; counter3:counter1|count_out[0] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.948      ;
; -6.228  ; turn[0]                        ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.895      ;
; -6.201  ; counter3:counter1|count_out[3] ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.868      ;
; -6.177  ; button:master_reset_button|op  ; turn[0]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.844      ;
; -6.175  ; button:master_reset_button|op  ; turn[1]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.842      ;
; -6.169  ; button:master_reset_button|op  ; turn[2]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.836      ;
; -6.126  ; button:react_button|op         ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.793      ;
; -6.123  ; counter3:counter1|count_out[4] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.790      ;
; -6.119  ; counter3:counter1|count_out[4] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.786      ;
; -6.103  ; button:react_button|op         ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.770      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[5]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[6]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[7]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[8]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[9]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.029  ; counter3:counter2|count[4]     ; counter3:counter2|count[10] ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.696      ;
; -6.027  ; counter3:counter2|done         ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.694      ;
; -6.015  ; counter3:counter1|count_out[7] ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.682      ;
; -6.004  ; turn[0]                        ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.671      ;
; -5.991  ; turn[2]                        ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.658      ;
; -5.977  ; counter3:counter1|count_out[5] ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.644      ;
; -5.944  ; rtl_state.LED_ON               ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.611      ;
; -5.857  ; turn[1]                        ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.524      ;
; -5.836  ; counter3:counter1|count_out[1] ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.503      ;
; -5.823  ; rtl_state.LED_ON               ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.490      ;
; -5.732  ; counter3:counter2|done         ; turn[3]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.399      ;
; -5.721  ; counter3:counter1|count[0]     ; counter3:counter1|count[4]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.388      ;
; -5.721  ; counter3:counter1|count[0]     ; counter3:counter1|count[0]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.388      ;
; -5.721  ; counter3:counter1|count[0]     ; counter3:counter1|count[1]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.388      ;
; -5.721  ; counter3:counter1|count[0]     ; counter3:counter1|count[2]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.388      ;
; -5.721  ; counter3:counter1|count[0]     ; counter3:counter1|count[3]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.388      ;
; -5.696  ; turn[2]                        ; turn[3]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.363      ;
; -5.691  ; counter3:counter2|count[4]     ; counter3:counter2|count[0]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.358      ;
; -5.691  ; counter3:counter2|count[4]     ; counter3:counter2|count[1]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.358      ;
; -5.691  ; counter3:counter2|count[4]     ; counter3:counter2|count[2]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.358      ;
; -5.691  ; counter3:counter2|count[4]     ; counter3:counter2|count[3]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.358      ;
; -5.691  ; counter3:counter2|count[4]     ; counter3:counter2|count[4]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.358      ;
; -5.681  ; turn[0]                        ; rtl_state.LED_ON            ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.348      ;
; -5.664  ; button:master_reset_button|op  ; rst_c2                      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.331      ;
; -5.663  ; button:master_reset_button|op  ; rst_c1                      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.330      ;
; -5.633  ; turn[1]                        ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.300      ;
; -5.629  ; counter3:counter1|count_out[8] ; rtl_state.HALT              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.296      ;
; -5.625  ; counter3:counter1|count_out[8] ; rtl_state.LED_OFF           ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.292      ;
; -5.624  ; counter3:counter2|done         ; turn[0]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.291      ;
; -5.622  ; counter3:counter2|done         ; turn[1]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.289      ;
; -5.616  ; counter3:counter2|done         ; turn[2]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.283      ;
; -5.588  ; turn[2]                        ; turn[0]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.255      ;
; -5.586  ; turn[2]                        ; turn[1]                     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 1.000        ; 0.000      ; 6.253      ;
+---------+--------------------------------+-----------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -5.940 ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 6.607      ;
; -5.935 ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 6.602      ;
; -5.768 ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 6.435      ;
; -5.720 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.387      ;
; -5.630 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.297      ;
; -5.471 ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 6.138      ;
; -5.426 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.093      ;
; -5.411 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.078      ;
; -5.389 ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 6.056      ;
; -5.362 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.029      ;
; -5.336 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 6.003      ;
; -5.325 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.992      ;
; -5.321 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.988      ;
; -5.314 ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.981      ;
; -5.286 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.953      ;
; -5.286 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.953      ;
; -5.234 ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.901      ;
; -5.231 ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.898      ;
; -5.216 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.883      ;
; -5.208 ; rand_gen:randgen|count[6]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.875      ;
; -5.196 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.863      ;
; -5.176 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.843      ;
; -5.174 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.841      ;
; -5.136 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.803      ;
; -5.086 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.753      ;
; -5.084 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.751      ;
; -5.080 ; rand_gen:randgen|count[5]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.747      ;
; -5.068 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.735      ;
; -5.053 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.720      ;
; -5.031 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.698      ;
; -5.022 ; rand_gen:randgen|count[6]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.689      ;
; -5.016 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.683      ;
; -4.992 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.659      ;
; -4.977 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.644      ;
; -4.928 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.595      ;
; -4.896 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.563      ;
; -4.894 ; rand_gen:randgen|count[5]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.561      ;
; -4.890 ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 5.557      ;
; -4.852 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.519      ;
; -4.852 ; rand_gen:randgen|count[7]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.519      ;
; -4.818 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.485      ;
; -4.816 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.483      ;
; -4.781 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.448      ;
; -4.779 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.446      ;
; -4.773 ; rand_gen:randgen|count[8]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.440      ;
; -4.742 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[5]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.409      ;
; -4.740 ; rand_gen:randgen|count[3]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.407      ;
; -4.666 ; rand_gen:randgen|count[7]   ; rand_gen:randgen|count[9]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.333      ;
; -4.615 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.282      ;
; -4.545 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.212      ;
; -4.540 ; rand_gen:randgen|count[5]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.207      ;
; -4.539 ; rand_gen:randgen|count[6]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.206      ;
; -4.525 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.192      ;
; -4.490 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.157      ;
; -4.411 ; rand_gen:randgen|count[5]   ; rand_gen:randgen|count[7]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.078      ;
; -4.400 ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[2]   ; clk          ; clk         ; 1.000        ; 0.000      ; 5.067      ;
; -4.329 ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 4.996      ;
; -4.257 ; rand_gen:randgen|count[2]   ; rand_gen:randgen|count[3]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.924      ;
; -4.203 ; rand_gen:randgen|count[8]   ; rand_gen:randgen|count[8]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.870      ;
; -4.185 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 4.852      ;
; -4.174 ; rand_gen:randgen|count[4]   ; rand_gen:randgen|count[4]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.841      ;
; -4.173 ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 4.840      ;
; -4.059 ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|rtl_state ; clk          ; clk         ; 1.000        ; 0.000      ; 4.726      ;
; -4.001 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.668      ;
; -4.001 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.668      ;
; -4.001 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.668      ;
; -4.001 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.668      ;
; -4.001 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.668      ;
; -3.988 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.655      ;
; -3.988 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.655      ;
; -3.988 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.655      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.912 ; rand_gen:randgen|count[6]   ; rand_gen:randgen|count[6]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.579      ;
; -3.879 ; rand_gen:randgen|count[1]   ; rand_gen:randgen|count[1]   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.879 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.879 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.879 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.879 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.879 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.546      ;
; -3.866 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.836 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.503      ;
; -3.836 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.503      ;
; -3.836 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.503      ;
; -3.836 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.503      ;
; -3.836 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.503      ;
; -3.823 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.490      ;
; -3.823 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.490      ;
; -3.823 ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.490      ;
; -3.671 ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
; -3.671 ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
; -3.671 ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.338      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_1ms:clock_1ms|count[0]'                                                                                                                   ;
+--------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+
; -4.200 ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 5.340      ;
; -4.195 ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 5.335      ;
; -4.028 ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 5.168      ;
; -3.731 ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.871      ;
; -3.574 ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.714      ;
; -3.494 ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.634      ;
; -3.491 ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.631      ;
; -3.396 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.536      ;
; -3.150 ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.290      ;
; -3.050 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 4.190      ;
; -2.589 ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 3.729      ;
; -2.433 ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 3.573      ;
; -2.319 ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; 0.500        ; 2.781      ; 3.459      ;
+--------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'react'                                                                                                                     ;
+-------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 2.589 ; rand_gen:randgen|count[0] ; rand_gen:randgen|rand[0] ; clk          ; react       ; 1.000        ; 6.156      ; 4.234      ;
; 3.347 ; rand_gen:randgen|count[5] ; rand_gen:randgen|rand[5] ; clk          ; react       ; 1.000        ; 6.156      ; 3.476      ;
; 3.608 ; rand_gen:randgen|count[8] ; rand_gen:randgen|rand[8] ; clk          ; react       ; 1.000        ; 6.156      ; 3.215      ;
; 3.756 ; rand_gen:randgen|count[9] ; rand_gen:randgen|rand[9] ; clk          ; react       ; 1.000        ; 6.156      ; 3.067      ;
; 3.880 ; rand_gen:randgen|count[4] ; rand_gen:randgen|rand[4] ; clk          ; react       ; 1.000        ; 6.156      ; 2.943      ;
; 3.898 ; rand_gen:randgen|count[1] ; rand_gen:randgen|rand[1] ; clk          ; react       ; 1.000        ; 6.156      ; 2.925      ;
; 3.933 ; rand_gen:randgen|count[3] ; rand_gen:randgen|rand[3] ; clk          ; react       ; 1.000        ; 6.156      ; 2.890      ;
; 4.021 ; rand_gen:randgen|count[6] ; rand_gen:randgen|rand[6] ; clk          ; react       ; 1.000        ; 6.156      ; 2.802      ;
; 4.043 ; rand_gen:randgen|count[7] ; rand_gen:randgen|rand[7] ; clk          ; react       ; 1.000        ; 6.156      ; 2.780      ;
; 4.592 ; rand_gen:randgen|count[2] ; rand_gen:randgen|rand[2] ; clk          ; react       ; 1.000        ; 6.156      ; 2.231      ;
+-------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'react'                                                                                                                       ;
+--------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -4.146 ; rand_gen:randgen|count[2] ; rand_gen:randgen|rand[2] ; clk          ; react       ; 0.000        ; 6.156      ; 2.231      ;
; -3.597 ; rand_gen:randgen|count[7] ; rand_gen:randgen|rand[7] ; clk          ; react       ; 0.000        ; 6.156      ; 2.780      ;
; -3.575 ; rand_gen:randgen|count[6] ; rand_gen:randgen|rand[6] ; clk          ; react       ; 0.000        ; 6.156      ; 2.802      ;
; -3.487 ; rand_gen:randgen|count[3] ; rand_gen:randgen|rand[3] ; clk          ; react       ; 0.000        ; 6.156      ; 2.890      ;
; -3.452 ; rand_gen:randgen|count[1] ; rand_gen:randgen|rand[1] ; clk          ; react       ; 0.000        ; 6.156      ; 2.925      ;
; -3.434 ; rand_gen:randgen|count[4] ; rand_gen:randgen|rand[4] ; clk          ; react       ; 0.000        ; 6.156      ; 2.943      ;
; -3.310 ; rand_gen:randgen|count[9] ; rand_gen:randgen|rand[9] ; clk          ; react       ; 0.000        ; 6.156      ; 3.067      ;
; -3.162 ; rand_gen:randgen|count[8] ; rand_gen:randgen|rand[8] ; clk          ; react       ; 0.000        ; 6.156      ; 3.215      ;
; -2.901 ; rand_gen:randgen|count[5] ; rand_gen:randgen|rand[5] ; clk          ; react       ; 0.000        ; 6.156      ; 3.476      ;
; -2.143 ; rand_gen:randgen|count[0] ; rand_gen:randgen|rand[0] ; clk          ; react       ; 0.000        ; 6.156      ; 4.234      ;
+--------+---------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                            ;
+--------+-----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.938 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 2.358      ;
; -1.438 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 2.358      ;
; -1.106 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.190      ;
; -0.995 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.301      ;
; -0.606 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.190      ;
; -0.526 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.770      ;
; -0.526 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.770      ;
; -0.526 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.770      ;
; -0.526 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.770      ;
; -0.526 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 3.770      ;
; -0.495 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.301      ;
; -0.026 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.770      ;
; -0.026 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.770      ;
; -0.026 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.770      ;
; -0.026 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.770      ;
; -0.026 ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 3.770      ;
; 0.069  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.365      ;
; 0.069  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.365      ;
; 0.069  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.365      ;
; 0.082  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.378      ;
; 0.082  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.378      ;
; 0.082  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.378      ;
; 0.082  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.378      ;
; 0.082  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 4.378      ;
; 0.569  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.365      ;
; 0.569  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.365      ;
; 0.569  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.365      ;
; 0.582  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.378      ;
; 0.582  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.378      ;
; 0.582  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.378      ;
; 0.582  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.378      ;
; 0.582  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 4.378      ;
; 0.880  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[0] ; clk         ; 0.000        ; 3.699      ; 5.176      ;
; 1.380  ; clk_1ms:clock_1ms|count[0]  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[0] ; clk         ; -0.500       ; 3.699      ; 5.176      ;
; 1.649  ; rand_gen:randgen|count[0]   ; rand_gen:randgen|count[0]   ; clk                        ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 2.116  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[8]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|count[15] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.143  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[9]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[10] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.248  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[2]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.469      ;
; 2.249  ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|count[14] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.470      ;
; 2.251  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[11] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.472      ;
; 2.251  ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.472      ;
; 2.251  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[1]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.472      ;
; 2.258  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[3]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.479      ;
; 2.259  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[4]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.480      ;
; 2.260  ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|count[13] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.481      ;
; 2.477  ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|count[12] ; clk                        ; clk         ; 0.000        ; 0.000      ; 2.698      ;
; 2.948  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[9]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.169      ;
; 2.958  ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.179      ;
; 2.975  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[10] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.196      ;
; 2.976  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[11] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.197      ;
; 3.059  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[10] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.280      ;
; 3.069  ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.290      ;
; 3.086  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[11] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.307      ;
; 3.087  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[12] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.308      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[3]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[4]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[0]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[1]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.168  ; clk_1ms:clock_1ms|rtl_state ; clk_1ms:clock_1ms|count[2]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.389      ;
; 3.170  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[11] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.391      ;
; 3.189  ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|count[15] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.410      ;
; 3.191  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[2]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.412      ;
; 3.191  ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.412      ;
; 3.191  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[12] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.412      ;
; 3.197  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[12] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.418      ;
; 3.198  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[4]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.419      ;
; 3.199  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.420      ;
; 3.200  ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|count[14] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.421      ;
; 3.281  ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|count[12] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.502      ;
; 3.309  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.530      ;
; 3.310  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.531      ;
; 3.311  ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|count[15] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.532      ;
; 3.420  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.421  ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.642      ;
; 3.509  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[3]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.730      ;
; 3.509  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[4]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.730      ;
; 3.509  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.730      ;
; 3.509  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.730      ;
; 3.509  ; clk_1ms:clock_1ms|count[2]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.730      ;
; 3.531  ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.752      ;
; 3.556  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[13] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.777      ;
; 3.556  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[14] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.777      ;
; 3.556  ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|count[15] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.777      ;
; 3.633  ; rand_gen:randgen|count[9]   ; rand_gen:randgen|count[9]   ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.854      ;
; 3.660  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[3]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[4]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[5]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[6]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[1]  ; clk_1ms:clock_1ms|count[7]  ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[13] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[14] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.660  ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|count[15] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.881      ;
; 3.666  ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|count[13] ; clk                        ; clk         ; 0.000        ; 0.000      ; 3.887      ;
+--------+-----------------------------+-----------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_1ms:clock_1ms|clk_out'                                                                                                                                               ;
+-------+--------------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.885 ; react                                ; button:react_button|rtl_state   ; react                     ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 5.750      ; 6.856      ;
; 0.887 ; react                                ; button:react_button|op          ; react                     ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 5.750      ; 6.858      ;
; 1.385 ; react                                ; button:react_button|rtl_state   ; react                     ; clk_1ms:clock_1ms|clk_out ; -0.500       ; 5.750      ; 6.856      ;
; 1.387 ; react                                ; button:react_button|op          ; react                     ; clk_1ms:clock_1ms|clk_out ; -0.500       ; 5.750      ; 6.858      ;
; 1.640 ; button:react_button|op               ; button:react_button|op          ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 1.861      ;
; 1.900 ; button:react_button|rtl_state        ; button:react_button|op          ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.121      ;
; 1.908 ; button:master_reset_button|rtl_state ; button:master_reset_button|op   ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.129      ;
; 1.969 ; turn[0]                              ; turn[1]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.190      ;
; 2.061 ; button:master_reset_button|op        ; button:master_reset_button|op   ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.282      ;
; 2.107 ; counter3:counter1|count[4]           ; counter3:counter1|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.328      ;
; 2.126 ; counter3:counter2|count[2]           ; counter3:counter2|count[2]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; counter3:counter2|count[5]           ; counter3:counter2|count[5]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; counter3:counter1|count[2]           ; counter3:counter1|count[2]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; counter3:counter1|count[5]           ; counter3:counter1|count[5]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.347      ;
; 2.136 ; counter3:counter2|count[4]           ; counter3:counter2|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.357      ;
; 2.142 ; counter3:counter2|count[6]           ; counter3:counter2|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.363      ;
; 2.145 ; counter3:counter2|count[7]           ; counter3:counter2|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.366      ;
; 2.152 ; counter3:counter2|rtl_state          ; counter3:counter2|done          ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.373      ;
; 2.158 ; turn[3]                              ; turn[3]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.379      ;
; 2.158 ; counter3:counter1|count[6]           ; counter3:counter1|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.379      ;
; 2.160 ; counter3:counter1|count[7]           ; counter3:counter1|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.381      ;
; 2.211 ; start_c2                             ; start_c2                        ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.432      ;
; 2.212 ; rst_c1                               ; rst_c1                          ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.433      ;
; 2.231 ; counter3:counter2|count[9]           ; counter3:counter2|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.452      ;
; 2.232 ; counter3:counter1|count[3]           ; counter3:counter1|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.453      ;
; 2.233 ; counter3:counter2|count[8]           ; counter3:counter2|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.454      ;
; 2.233 ; counter3:counter1|count[8]           ; counter3:counter1|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.454      ;
; 2.239 ; counter3:counter2|count[10]          ; counter3:counter2|count[10]     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.460      ;
; 2.249 ; counter3:counter2|count[3]           ; counter3:counter2|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; counter3:counter1|count[9]           ; counter3:counter1|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; counter3:counter1|count[1]           ; counter3:counter1|count[1]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.470      ;
; 2.251 ; counter3:counter1|count[0]           ; counter3:counter1|count[0]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.472      ;
; 2.257 ; counter3:counter1|count[10]          ; counter3:counter1|count[10]     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.478      ;
; 2.261 ; turn[2]                              ; turn[2]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.482      ;
; 2.267 ; counter3:counter2|count[0]           ; counter3:counter2|count[0]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.488      ;
; 2.269 ; counter3:counter2|count[1]           ; counter3:counter2|count[1]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.490      ;
; 2.273 ; turn[1]                              ; turn[1]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.494      ;
; 2.281 ; turn[0]                              ; turn[0]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.502      ;
; 2.388 ; counter3:counter1|count[2]           ; counter3:counter1|count_out[2]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.609      ;
; 2.524 ; start_c1                             ; start_c1                        ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.745      ;
; 2.610 ; counter3:counter1|count[0]           ; counter3:counter1|count_out[0]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.831      ;
; 2.621 ; rst_c2                               ; rst_c2                          ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.842      ;
; 2.626 ; counter3:counter1|count[3]           ; counter3:counter1|count_out[3]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.847      ;
; 2.673 ; rtl_state.HALT                       ; show_state[1]~reg0              ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.894      ;
; 2.688 ; rtl_state.LED_ON                     ; turn[3]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.909      ;
; 2.692 ; rtl_state.LED_ON                     ; soft_reset                      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.913      ;
; 2.720 ; rtl_state.LED_OFF                    ; rtl_state.LED_OFF               ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 2.941      ;
; 2.811 ; counter3:counter2|rtl_state          ; counter3:counter2|count[0]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.032      ;
; 2.811 ; counter3:counter2|rtl_state          ; counter3:counter2|count[1]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.032      ;
; 2.811 ; counter3:counter2|rtl_state          ; counter3:counter2|count[2]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.032      ;
; 2.811 ; counter3:counter2|rtl_state          ; counter3:counter2|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.032      ;
; 2.811 ; counter3:counter2|rtl_state          ; counter3:counter2|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.032      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[10]     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[5]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.813 ; counter3:counter1|rtl_state          ; counter3:counter1|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.034      ;
; 2.840 ; rtl_state.LED_ON                     ; led~reg0                        ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.061      ;
; 2.841 ; rtl_state.LED_ON                     ; start_c2                        ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.062      ;
; 2.909 ; turn[1]                              ; turn[2]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.130      ;
; 2.958 ; counter3:counter2|count[2]           ; counter3:counter2|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; counter3:counter2|count[5]           ; counter3:counter2|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; counter3:counter1|count[2]           ; counter3:counter1|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; counter3:counter1|count[5]           ; counter3:counter1|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.179      ;
; 2.966 ; counter3:counter1|count[6]           ; counter3:counter1|count_out[6]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.187      ;
; 2.974 ; counter3:counter2|count[6]           ; counter3:counter2|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.195      ;
; 2.977 ; counter3:counter2|count[7]           ; counter3:counter2|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.198      ;
; 2.982 ; counter3:counter1|count[7]           ; counter3:counter1|count_out[7]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.203      ;
; 2.990 ; counter3:counter1|count[6]           ; counter3:counter1|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.211      ;
; 2.992 ; counter3:counter1|count[9]           ; counter3:counter1|count_out[9]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.213      ;
; 2.992 ; counter3:counter1|count[7]           ; counter3:counter1|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.213      ;
; 3.007 ; counter3:counter1|rtl_state          ; counter3:counter1|rtl_state     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.228      ;
; 3.023 ; rtl_state.LED_ON                     ; turn[0]                         ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.244      ;
; 3.042 ; counter3:counter1|count[4]           ; counter3:counter1|count_out[4]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.263      ;
; 3.069 ; counter3:counter2|count[2]           ; counter3:counter2|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; counter3:counter1|count[2]           ; counter3:counter1|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; counter3:counter2|count[5]           ; counter3:counter2|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; counter3:counter1|count[5]           ; counter3:counter1|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.290      ;
; 3.084 ; counter3:counter1|count[8]           ; counter3:counter1|count_out[8]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.305      ;
; 3.085 ; counter3:counter2|count[6]           ; counter3:counter2|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.306      ;
; 3.088 ; counter3:counter2|count[7]           ; counter3:counter2|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.309      ;
; 3.090 ; rtl_state.LED_OFF                    ; soft_reset                      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.311      ;
; 3.096 ; counter3:counter1|count[10]          ; counter3:counter1|count_out[10] ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.317      ;
; 3.101 ; counter3:counter1|count[6]           ; counter3:counter1|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.322      ;
; 3.103 ; counter3:counter1|count[7]           ; counter3:counter1|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.324      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[5]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[6]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[7]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[8]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.147 ; counter3:counter2|rtl_state          ; counter3:counter2|count[10]     ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.368      ;
; 3.153 ; counter3:counter1|count[5]           ; counter3:counter1|count_out[5]  ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.374      ;
; 3.156 ; counter3:counter1|rtl_state          ; counter3:counter1|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.377      ;
; 3.156 ; counter3:counter1|rtl_state          ; counter3:counter1|count[0]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.377      ;
; 3.156 ; counter3:counter1|rtl_state          ; counter3:counter1|count[1]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.377      ;
; 3.156 ; counter3:counter1|rtl_state          ; counter3:counter1|count[2]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.377      ;
; 3.156 ; counter3:counter1|rtl_state          ; counter3:counter1|count[3]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.377      ;
; 3.172 ; counter3:counter1|count[3]           ; counter3:counter1|count[4]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.393      ;
; 3.173 ; counter3:counter2|count[8]           ; counter3:counter2|count[9]      ; clk_1ms:clock_1ms|clk_out ; clk_1ms:clock_1ms|clk_out ; 0.000        ; 0.000      ; 3.394      ;
+-------+--------------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_1ms:clock_1ms|count[0]'                                                                                                                   ;
+-------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+
; 1.178 ; clk_1ms:clock_1ms|count[7]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 3.459      ;
; 1.292 ; clk_1ms:clock_1ms|count[15] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 3.573      ;
; 1.448 ; clk_1ms:clock_1ms|count[14] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 3.729      ;
; 1.909 ; clk_1ms:clock_1ms|count[3]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.190      ;
; 2.009 ; clk_1ms:clock_1ms|count[8]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.290      ;
; 2.255 ; clk_1ms:clock_1ms|count[4]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.536      ;
; 2.350 ; clk_1ms:clock_1ms|count[11] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.631      ;
; 2.353 ; clk_1ms:clock_1ms|count[13] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.634      ;
; 2.433 ; clk_1ms:clock_1ms|count[6]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.714      ;
; 2.590 ; clk_1ms:clock_1ms|count[5]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 4.871      ;
; 2.887 ; clk_1ms:clock_1ms|count[9]  ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 5.168      ;
; 3.054 ; clk_1ms:clock_1ms|count[12] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 5.335      ;
; 3.059 ; clk_1ms:clock_1ms|count[10] ; clk_1ms:clock_1ms|clk_out ; clk          ; clk_1ms:clock_1ms|count[0] ; -0.500       ; 2.781      ; 5.340      ;
+-------+-----------------------------+---------------------------+--------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk                        ; clk                        ; 342      ; 0        ; 0        ; 0        ;
; clk_1ms:clock_1ms|count[0] ; clk                        ; 32       ; 32       ; 0        ; 0        ;
; clk_1ms:clock_1ms|clk_out  ; clk_1ms:clock_1ms|clk_out  ; 846      ; 0        ; 0        ; 0        ;
; react                      ; clk_1ms:clock_1ms|clk_out  ; 72       ; 2        ; 0        ; 0        ;
; clk                        ; clk_1ms:clock_1ms|count[0] ; 0        ; 0        ; 13       ; 0        ;
; clk                        ; react                      ; 10       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk                        ; clk                        ; 342      ; 0        ; 0        ; 0        ;
; clk_1ms:clock_1ms|count[0] ; clk                        ; 32       ; 32       ; 0        ; 0        ;
; clk_1ms:clock_1ms|clk_out  ; clk_1ms:clock_1ms|clk_out  ; 846      ; 0        ; 0        ; 0        ;
; react                      ; clk_1ms:clock_1ms|clk_out  ; 72       ; 2        ; 0        ; 0        ;
; clk                        ; clk_1ms:clock_1ms|count[0] ; 0        ; 0        ; 13       ; 0        ;
; clk                        ; react                      ; 10       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------+
; Clock Status Summary                                                         ;
+----------------------------+----------------------------+------+-------------+
; Target                     ; Clock                      ; Type ; Status      ;
+----------------------------+----------------------------+------+-------------+
; clk                        ; clk                        ; Base ; Constrained ;
; clk_1ms:clock_1ms|clk_out  ; clk_1ms:clock_1ms|clk_out  ; Base ; Constrained ;
; clk_1ms:clock_1ms|count[0] ; clk_1ms:clock_1ms|count[0] ; Base ; Constrained ;
; react                      ; react                      ; Base ; Constrained ;
+----------------------------+----------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; mreset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; led           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; show_state[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; show_state[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; mreset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; led           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; show_state[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; show_state[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Apr 18 22:05:23 2018
Info: Command: quartus_sta reaction_game -c reaction_game
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'reaction_game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_1ms:clock_1ms|clk_out clk_1ms:clock_1ms|clk_out
    Info (332105): create_clock -period 1.000 -name react react
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_1ms:clock_1ms|count[0] clk_1ms:clock_1ms|count[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.829            -259.836 clk_1ms:clock_1ms|clk_out 
    Info (332119):    -5.940            -109.300 clk 
    Info (332119):    -4.200              -4.200 clk_1ms:clock_1ms|count[0] 
    Info (332119):     2.589               0.000 react 
Info (332146): Worst-case hold slack is -4.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.146             -33.207 react 
    Info (332119):    -1.938              -6.669 clk 
    Info (332119):     0.885               0.000 clk_1ms:clock_1ms|clk_out 
    Info (332119):     1.178               0.000 clk_1ms:clock_1ms|count[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 react 
    Info (332119):     0.234               0.000 clk_1ms:clock_1ms|clk_out 
    Info (332119):     0.500               0.000 clk_1ms:clock_1ms|count[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1013 megabytes
    Info: Processing ended: Wed Apr 18 22:05:23 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


