<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: Drivers/CMSIS/Include/core_sc000.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_5d6a8c3e4e61116f4938be35d8adfd18.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_sc000.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__sc000_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2018 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_SC000_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define __CORE_SC000_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/*  CMSIS SC000 definitions */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#a9cca46bbd181abedd1cd6e84ef0b3cf4">   66</a></span><span class="preprocessor">#define __SC000_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#af4db9bbe5ff5726d8a8c388e52d5685d">   67</a></span><span class="preprocessor">#define __SC000_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#a794ed22b926ab39924705178f2441270">   69</a></span><span class="preprocessor">                                      __SC000_CMSIS_VERSION_SUB           )  </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">   71</a></span><span class="preprocessor">#define __CORTEX_SC                 (000U)                                   </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">   76</a></span><span class="preprocessor">#define __FPU_USED       0U</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>}</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC000_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#ifndef __CORE_SC000_H_DEPENDANT</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define __CORE_SC000_H_DEPENDANT</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">  #ifndef __SC000_REV</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">    #define __SC000_REV             0x0000U</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">    #warning &quot;__SC000_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#af63697ed9952cc71e1225efe205f6cd3">  167</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#a7e25d9380f9ef903923964322e71f2f6">  169</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="core__sc000_8h.html#aec43007d9998a0a0e01faede4133d6be">  170</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>{</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac30b79749332ec0fcec9ebd145ea5cc1">  209</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac30b79749332ec0fcec9ebd145ea5cc1">_reserved0</a>:28;              </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa261ee8e592da51bad137dadae5f2fab">  210</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa261ee8e592da51bad137dadae5f2fab">V</a>:1;                        </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6960bfc22f70a22c3eeb519ecd297205">  211</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6960bfc22f70a22c3eeb519ecd297205">C</a>:1;                        </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4d472e12ea3c97801110cc646c4f6102">  212</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4d472e12ea3c97801110cc646c4f6102">Z</a>:1;                        </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga567fdce7d93291bc57fc33b05d75de59">  213</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga567fdce7d93291bc57fc33b05d75de59">N</a>:1;                        </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga563bf37b374b7ccd1443a976e286acbc">  214</a></span>  } b;                                   </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  uint32_t w;                            </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  219</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  220</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  222</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  223</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  225</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  226</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  228</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  229</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5bac54f87373d3dc0866829b09a2ccc5">  239</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5bac54f87373d3dc0866829b09a2ccc5">ISR</a>:9;                      </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga634729763d3ccae5acf6341255490120">  240</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga634729763d3ccae5acf6341255490120">_reserved0</a>:23;              </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaac9f24bb1ba75ad7a13e37b667a918e6">  241</a></span>  } b;                                   </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  uint32_t w;                            </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  246</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  247</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabe17eef1083416d87f6cfb278d7de3ed">  257</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabe17eef1083416d87f6cfb278d7de3ed">ISR</a>:9;                      </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa67ecf13a998e7606a2ef75df6b55a5f">  258</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa67ecf13a998e7606a2ef75df6b55a5f">_reserved0</a>:15;              </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5782e852bd330b71a629a263b0961866">  259</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5782e852bd330b71a629a263b0961866">T</a>:1;                        </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0e401500e06de129e1624d1abd081d9d">  260</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0e401500e06de129e1624d1abd081d9d">_reserved1</a>:3;               </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabbf5d7f25bef70065d403118fc5480da">  261</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabbf5d7f25bef70065d403118fc5480da">V</a>:1;                        </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa590ef0718c4fddfcc472892391f8fbd">  262</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa590ef0718c4fddfcc472892391f8fbd">C</a>:1;                        </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga54237d0d40f91c9ea5e46d91b29f9980">  263</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga54237d0d40f91c9ea5e46d91b29f9980">Z</a>:1;                        </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2ff255d30778e6d2eadf8f65c5f800f6">  264</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2ff255d30778e6d2eadf8f65c5f800f6">N</a>:1;                        </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0c796715819816f5ee07ce46360be5a7">  265</a></span>  } b;                                   </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  uint32_t w;                            </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  270</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  271</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  273</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  274</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  276</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  277</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  279</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  280</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  282</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  283</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  285</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  286</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>{</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad9ea43078ca02861ad3382d8b8b4c746">  296</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad9ea43078ca02861ad3382d8b8b4c746">_reserved0</a>:1;               </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2b0eb520c33cbe04a59adfe3c32dbcf4">  297</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2b0eb520c33cbe04a59adfe3c32dbcf4">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5af375888ac7ae49057a48832d29c648">  298</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5af375888ac7ae49057a48832d29c648">_reserved1</a>:30;              </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1007c91cacc75decb03a78e027822213">  299</a></span>  } b;                                   </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  uint32_t w;                            </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  304</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  305</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  __IOM uint32_t ISER[1U];               </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>        uint32_t RESERVED0[31U];</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  __IOM uint32_t ICER[1U];               </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        uint32_t RSERVED1[31U];</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  __IOM uint32_t ISPR[1U];               </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        uint32_t RESERVED2[31U];</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  __IOM uint32_t ICPR[1U];               </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>        uint32_t RESERVED3[31U];</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        uint32_t RESERVED4[64U];</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  __IOM uint32_t IP[8U];                 </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  __IOM uint32_t SHP[2U];                </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        uint32_t RESERVED1[154U];</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga82273352d2e8c7a28a7b7cbdfc3d6a75">  359</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga82273352d2e8c7a28a7b7cbdfc3d6a75">SFCR</a>;                   </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  363</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  364</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  366</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  367</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  369</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  370</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  372</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  373</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  375</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  376</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  379</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31U                                            </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  380</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  382</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  383</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  385</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  386</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  388</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  389</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  391</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  392</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  394</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  395</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  397</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  398</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  400</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  401</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  403</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  404</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  407</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  408</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  411</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  412</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  414</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  415</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  417</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  418</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  420</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  421</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  423</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  424</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  427</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  428</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  430</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  431</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  433</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  434</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  437</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9U                                            </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  438</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  440</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  441</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  444</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  445</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>{</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  __IOM uint32_t ACTLR;                  </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  467</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  468</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>{</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  492</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  493</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  495</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  496</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  498</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  499</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  501</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  502</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  505</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  506</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  509</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  510</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  513</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  514</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  516</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  517</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  519</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  520</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>{</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  __IOM uint32_t RASR;                   </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>} MPU_Type;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   8U                                            </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)              </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4U                                            </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0U                                            </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/* MPU Region Attribute and Size Register Definitions */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16U                                            </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define MPU_RASR_XN_Pos                    28U                                            </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define MPU_RASR_AP_Pos                    24U                                            </span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define MPU_RASR_TEX_Pos                   19U                                            </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define MPU_RASR_S_Pos                     18U                                            </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define MPU_RASR_C_Pos                     17U                                            </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define MPU_RASR_B_Pos                     16U                                            </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define MPU_RASR_SRD_Pos                    8U                                            </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1U                                            </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">  636</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">  644</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">  657</a></span><span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">  658</a></span><span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">  659</a></span><span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  660</a></span><span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">  662</a></span><span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  663</a></span><span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">  664</a></span><span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">  665</a></span><span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for SC000 */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for SC000 */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/*#define NVIC_GetActive              __NVIC_GetActive             not available for SC000 */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/* The following EXC_RETURN values are saved the LR on exception entry */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     </span><span class="comment">/* return to Handler mode, uses MSP after return                               */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     </span><span class="comment">/* return to Thread mode, uses MSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     </span><span class="comment">/* return to Thread mode, uses PSP after return                                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">/* Interrupt Priorities are WORD accessible only under Armv6-M                  */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>{</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  }</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>}</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>{</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  {</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0U] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  }</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  {</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  }</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>}</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>{</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  {</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  }</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>}</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>{</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  {</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  }</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  {</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  }</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>}</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>{</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  {</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  }</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>{</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  {</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0U] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  }</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>}</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>{</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  {</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  = ((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  }</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] = ((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  }</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>}</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>{</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  {</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  {</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  }</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>}</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>{</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="comment">/* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>}</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>{</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>}</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>{</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>                 <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  {</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  }</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>}</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>{</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>}</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>{</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  {</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  }</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>}</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>}</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC000_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:458</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:447</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:416</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2506</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2479</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2495</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2382</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2276</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2187</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2261</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2204</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2223</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:2404</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga0e401500e06de129e1624d1abd081d9d"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0e401500e06de129e1624d1abd081d9d">xPSR_Type::@57::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_sc000.h:260</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga2b0eb520c33cbe04a59adfe3c32dbcf4"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2b0eb520c33cbe04a59adfe3c32dbcf4">CONTROL_Type::@58::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> core_sc000.h:297</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga2ff255d30778e6d2eadf8f65c5f800f6"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2ff255d30778e6d2eadf8f65c5f800f6">xPSR_Type::@57::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_sc000.h:264</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga4d472e12ea3c97801110cc646c4f6102"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4d472e12ea3c97801110cc646c4f6102">APSR_Type::@55::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_sc000.h:212</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga54237d0d40f91c9ea5e46d91b29f9980"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga54237d0d40f91c9ea5e46d91b29f9980">xPSR_Type::@57::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> core_sc000.h:263</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga567fdce7d93291bc57fc33b05d75de59"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga567fdce7d93291bc57fc33b05d75de59">APSR_Type::@55::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> core_sc000.h:213</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga5782e852bd330b71a629a263b0961866"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5782e852bd330b71a629a263b0961866">xPSR_Type::@57::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> core_sc000.h:259</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga5af375888ac7ae49057a48832d29c648"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5af375888ac7ae49057a48832d29c648">CONTROL_Type::@58::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> core_sc000.h:298</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga5bac54f87373d3dc0866829b09a2ccc5"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5bac54f87373d3dc0866829b09a2ccc5">IPSR_Type::@56::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_sc000.h:239</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga634729763d3ccae5acf6341255490120"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga634729763d3ccae5acf6341255490120">IPSR_Type::@56::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc000.h:240</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga6960bfc22f70a22c3eeb519ecd297205"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6960bfc22f70a22c3eeb519ecd297205">APSR_Type::@55::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_sc000.h:211</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga82273352d2e8c7a28a7b7cbdfc3d6a75"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga82273352d2e8c7a28a7b7cbdfc3d6a75">SCB_Type::SFCR</a></div><div class="ttdeci">__IOM uint32_t SFCR</div><div class="ttdef"><b>Definition:</b> core_sc000.h:359</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gaa261ee8e592da51bad137dadae5f2fab"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa261ee8e592da51bad137dadae5f2fab">APSR_Type::@55::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_sc000.h:210</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gaa590ef0718c4fddfcc472892391f8fbd"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa590ef0718c4fddfcc472892391f8fbd">xPSR_Type::@57::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> core_sc000.h:262</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gaa67ecf13a998e7606a2ef75df6b55a5f"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gaa67ecf13a998e7606a2ef75df6b55a5f">xPSR_Type::@57::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc000.h:258</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gabbf5d7f25bef70065d403118fc5480da"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gabbf5d7f25bef70065d403118fc5480da">xPSR_Type::@57::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> core_sc000.h:261</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gabe17eef1083416d87f6cfb278d7de3ed"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gabe17eef1083416d87f6cfb278d7de3ed">xPSR_Type::@57::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> core_sc000.h:257</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gac30b79749332ec0fcec9ebd145ea5cc1"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gac30b79749332ec0fcec9ebd145ea5cc1">APSR_Type::@55::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc000.h:209</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gad9ea43078ca02861ad3382d8b8b4c746"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gad9ea43078ca02861ad3382d8b8b4c746">CONTROL_Type::@58::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> core_sc000.h:296</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_sc000.h:411</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:421</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:502</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:506</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:499</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_sc000.h:496</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_sc000.h:663</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_sc000.h:665</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_sc000.h:664</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32G4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:76</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:463</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:499</div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1011</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:1036</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:316</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:424</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:355</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:373</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
