#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002826eae9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002826eb293e0_0 .net "PC", 31 0, v000002826eb23130_0;  1 drivers
v000002826eb27ea0_0 .var "clk", 0 0;
v000002826eb28300_0 .net "clkout", 0 0, L_000002826eb2a620;  1 drivers
v000002826eb286c0_0 .net "cycles_consumed", 31 0, v000002826eb27fe0_0;  1 drivers
v000002826eb28d00_0 .var "rst", 0 0;
S_000002826eae9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002826eae9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002826eb00260 .param/l "RType" 0 4 2, C4<000000>;
P_000002826eb00298 .param/l "add" 0 4 5, C4<100000>;
P_000002826eb002d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002826eb00308 .param/l "addu" 0 4 5, C4<100001>;
P_000002826eb00340 .param/l "and_" 0 4 5, C4<100100>;
P_000002826eb00378 .param/l "andi" 0 4 8, C4<001100>;
P_000002826eb003b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002826eb003e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002826eb00420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002826eb00458 .param/l "j" 0 4 12, C4<000010>;
P_000002826eb00490 .param/l "jal" 0 4 12, C4<000011>;
P_000002826eb004c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002826eb00500 .param/l "lw" 0 4 8, C4<100011>;
P_000002826eb00538 .param/l "nor_" 0 4 5, C4<100111>;
P_000002826eb00570 .param/l "or_" 0 4 5, C4<100101>;
P_000002826eb005a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002826eb005e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002826eb00618 .param/l "sll" 0 4 6, C4<000000>;
P_000002826eb00650 .param/l "slt" 0 4 5, C4<101010>;
P_000002826eb00688 .param/l "slti" 0 4 8, C4<101010>;
P_000002826eb006c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002826eb006f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002826eb00730 .param/l "subu" 0 4 5, C4<100011>;
P_000002826eb00768 .param/l "sw" 0 4 8, C4<101011>;
P_000002826eb007a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002826eb007d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002826eb29f20 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb29f90 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a3f0 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a4d0 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a000 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2ab60 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a1c0 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a150 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a620 .functor OR 1, v000002826eb27ea0_0, v000002826eaf5850_0, C4<0>, C4<0>;
L_000002826eb2a460 .functor OR 1, L_000002826ec7bcb0, L_000002826ec7a810, C4<0>, C4<0>;
L_000002826eb2a070 .functor AND 1, L_000002826ec79e10, L_000002826ec79eb0, C4<1>, C4<1>;
L_000002826eb2a0e0 .functor NOT 1, v000002826eb28d00_0, C4<0>, C4<0>, C4<0>;
L_000002826eb2a700 .functor OR 1, L_000002826ec7b170, L_000002826ec7bad0, C4<0>, C4<0>;
L_000002826eb2a540 .functor OR 1, L_000002826eb2a700, L_000002826ec7aef0, C4<0>, C4<0>;
L_000002826eb2a850 .functor OR 1, L_000002826ec8d410, L_000002826ec8cfb0, C4<0>, C4<0>;
L_000002826eb2a770 .functor AND 1, L_000002826ec7b670, L_000002826eb2a850, C4<1>, C4<1>;
L_000002826eb29e40 .functor OR 1, L_000002826ec8bf70, L_000002826ec8c470, C4<0>, C4<0>;
L_000002826eb2a7e0 .functor AND 1, L_000002826ec8be30, L_000002826eb29e40, C4<1>, C4<1>;
L_000002826eb2a230 .functor NOT 1, L_000002826eb2a620, C4<0>, C4<0>, C4<0>;
v000002826eb22190_0 .net "ALUOp", 3 0, v000002826eaf69d0_0;  1 drivers
v000002826eb22230_0 .net "ALUResult", 31 0, v000002826eb22a50_0;  1 drivers
v000002826eb23660_0 .net "ALUSrc", 0 0, v000002826eaf6a70_0;  1 drivers
v000002826eb24560_0 .net "ALUin2", 31 0, L_000002826ec8d550;  1 drivers
v000002826eb23f20_0 .net "MemReadEn", 0 0, v000002826eaf55d0_0;  1 drivers
v000002826eb24a60_0 .net "MemWriteEn", 0 0, v000002826eaf6b10_0;  1 drivers
v000002826eb241a0_0 .net "MemtoReg", 0 0, v000002826eaf5df0_0;  1 drivers
v000002826eb24b00_0 .net "PC", 31 0, v000002826eb23130_0;  alias, 1 drivers
v000002826eb23ac0_0 .net "PCPlus1", 31 0, L_000002826ec7ad10;  1 drivers
v000002826eb23b60_0 .net "PCsrc", 0 0, v000002826eb22f50_0;  1 drivers
v000002826eb250a0_0 .net "RegDst", 0 0, v000002826eaf4f90_0;  1 drivers
v000002826eb25320_0 .net "RegWriteEn", 0 0, v000002826eaf6070_0;  1 drivers
v000002826eb23c00_0 .net "WriteRegister", 4 0, L_000002826ec7abd0;  1 drivers
v000002826eb24420_0 .net *"_ivl_0", 0 0, L_000002826eb29f20;  1 drivers
L_000002826ec31e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002826eb242e0_0 .net/2u *"_ivl_10", 4 0, L_000002826ec31e00;  1 drivers
L_000002826ec321f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb23700_0 .net *"_ivl_101", 15 0, L_000002826ec321f0;  1 drivers
v000002826eb244c0_0 .net *"_ivl_102", 31 0, L_000002826ec7a8b0;  1 drivers
L_000002826ec32238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb251e0_0 .net *"_ivl_105", 25 0, L_000002826ec32238;  1 drivers
L_000002826ec32280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb237a0_0 .net/2u *"_ivl_106", 31 0, L_000002826ec32280;  1 drivers
v000002826eb23520_0 .net *"_ivl_108", 0 0, L_000002826ec79e10;  1 drivers
L_000002826ec322c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002826eb24100_0 .net/2u *"_ivl_110", 5 0, L_000002826ec322c8;  1 drivers
v000002826eb24240_0 .net *"_ivl_112", 0 0, L_000002826ec79eb0;  1 drivers
v000002826eb24e20_0 .net *"_ivl_115", 0 0, L_000002826eb2a070;  1 drivers
v000002826eb235c0_0 .net *"_ivl_116", 47 0, L_000002826ec7a450;  1 drivers
L_000002826ec32310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb246a0_0 .net *"_ivl_119", 15 0, L_000002826ec32310;  1 drivers
L_000002826ec31e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002826eb247e0_0 .net/2u *"_ivl_12", 5 0, L_000002826ec31e48;  1 drivers
v000002826eb24600_0 .net *"_ivl_120", 47 0, L_000002826ec79ff0;  1 drivers
L_000002826ec32358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb23a20_0 .net *"_ivl_123", 15 0, L_000002826ec32358;  1 drivers
v000002826eb24740_0 .net *"_ivl_125", 0 0, L_000002826ec7a950;  1 drivers
v000002826eb23840_0 .net *"_ivl_126", 31 0, L_000002826ec7adb0;  1 drivers
v000002826eb253c0_0 .net *"_ivl_128", 47 0, L_000002826ec7a090;  1 drivers
v000002826eb24c40_0 .net *"_ivl_130", 47 0, L_000002826ec7b710;  1 drivers
v000002826eb24d80_0 .net *"_ivl_132", 47 0, L_000002826ec7a130;  1 drivers
v000002826eb25140_0 .net *"_ivl_134", 47 0, L_000002826ec7a630;  1 drivers
v000002826eb24ec0_0 .net *"_ivl_14", 0 0, L_000002826eb29020;  1 drivers
v000002826eb23ca0_0 .net *"_ivl_140", 0 0, L_000002826eb2a0e0;  1 drivers
L_000002826ec323e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb24880_0 .net/2u *"_ivl_142", 31 0, L_000002826ec323e8;  1 drivers
L_000002826ec324c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002826eb23980_0 .net/2u *"_ivl_146", 5 0, L_000002826ec324c0;  1 drivers
v000002826eb24f60_0 .net *"_ivl_148", 0 0, L_000002826ec7b170;  1 drivers
L_000002826ec32508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002826eb24380_0 .net/2u *"_ivl_150", 5 0, L_000002826ec32508;  1 drivers
v000002826eb24920_0 .net *"_ivl_152", 0 0, L_000002826ec7bad0;  1 drivers
v000002826eb25280_0 .net *"_ivl_155", 0 0, L_000002826eb2a700;  1 drivers
L_000002826ec32550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002826eb238e0_0 .net/2u *"_ivl_156", 5 0, L_000002826ec32550;  1 drivers
v000002826eb23d40_0 .net *"_ivl_158", 0 0, L_000002826ec7aef0;  1 drivers
L_000002826ec31e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002826eb24060_0 .net/2u *"_ivl_16", 4 0, L_000002826ec31e90;  1 drivers
v000002826eb249c0_0 .net *"_ivl_161", 0 0, L_000002826eb2a540;  1 drivers
L_000002826ec32598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb23de0_0 .net/2u *"_ivl_162", 15 0, L_000002826ec32598;  1 drivers
v000002826eb24ba0_0 .net *"_ivl_164", 31 0, L_000002826ec7b030;  1 drivers
v000002826eb24ce0_0 .net *"_ivl_167", 0 0, L_000002826ec7b210;  1 drivers
v000002826eb25000_0 .net *"_ivl_168", 15 0, L_000002826ec7bb70;  1 drivers
v000002826eb23e80_0 .net *"_ivl_170", 31 0, L_000002826ec7b0d0;  1 drivers
v000002826eb23fc0_0 .net *"_ivl_174", 31 0, L_000002826ec7b530;  1 drivers
L_000002826ec325e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb25670_0 .net *"_ivl_177", 25 0, L_000002826ec325e0;  1 drivers
L_000002826ec32628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb25710_0 .net/2u *"_ivl_178", 31 0, L_000002826ec32628;  1 drivers
v000002826eb26f70_0 .net *"_ivl_180", 0 0, L_000002826ec7b670;  1 drivers
L_000002826ec32670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002826eb26110_0 .net/2u *"_ivl_182", 5 0, L_000002826ec32670;  1 drivers
v000002826eb26390_0 .net *"_ivl_184", 0 0, L_000002826ec8d410;  1 drivers
L_000002826ec326b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002826eb27150_0 .net/2u *"_ivl_186", 5 0, L_000002826ec326b8;  1 drivers
v000002826eb25530_0 .net *"_ivl_188", 0 0, L_000002826ec8cfb0;  1 drivers
v000002826eb261b0_0 .net *"_ivl_19", 4 0, L_000002826eb28c60;  1 drivers
v000002826eb257b0_0 .net *"_ivl_191", 0 0, L_000002826eb2a850;  1 drivers
v000002826eb273d0_0 .net *"_ivl_193", 0 0, L_000002826eb2a770;  1 drivers
L_000002826ec32700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002826eb25fd0_0 .net/2u *"_ivl_194", 5 0, L_000002826ec32700;  1 drivers
v000002826eb26bb0_0 .net *"_ivl_196", 0 0, L_000002826ec8c3d0;  1 drivers
L_000002826ec32748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002826eb25850_0 .net/2u *"_ivl_198", 31 0, L_000002826ec32748;  1 drivers
L_000002826ec31db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002826eb25a30_0 .net/2u *"_ivl_2", 5 0, L_000002826ec31db8;  1 drivers
v000002826eb258f0_0 .net *"_ivl_20", 4 0, L_000002826eb28f80;  1 drivers
v000002826eb25c10_0 .net *"_ivl_200", 31 0, L_000002826ec8dcd0;  1 drivers
v000002826eb271f0_0 .net *"_ivl_204", 31 0, L_000002826ec8d2d0;  1 drivers
L_000002826ec32790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb26890_0 .net *"_ivl_207", 25 0, L_000002826ec32790;  1 drivers
L_000002826ec327d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb27010_0 .net/2u *"_ivl_208", 31 0, L_000002826ec327d8;  1 drivers
v000002826eb27290_0 .net *"_ivl_210", 0 0, L_000002826ec8be30;  1 drivers
L_000002826ec32820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002826eb269d0_0 .net/2u *"_ivl_212", 5 0, L_000002826ec32820;  1 drivers
v000002826eb26c50_0 .net *"_ivl_214", 0 0, L_000002826ec8bf70;  1 drivers
L_000002826ec32868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002826eb25cb0_0 .net/2u *"_ivl_216", 5 0, L_000002826ec32868;  1 drivers
v000002826eb264d0_0 .net *"_ivl_218", 0 0, L_000002826ec8c470;  1 drivers
v000002826eb270b0_0 .net *"_ivl_221", 0 0, L_000002826eb29e40;  1 drivers
v000002826eb26250_0 .net *"_ivl_223", 0 0, L_000002826eb2a7e0;  1 drivers
L_000002826ec328b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002826eb27330_0 .net/2u *"_ivl_224", 5 0, L_000002826ec328b0;  1 drivers
v000002826eb26070_0 .net *"_ivl_226", 0 0, L_000002826ec8c5b0;  1 drivers
v000002826eb26b10_0 .net *"_ivl_228", 31 0, L_000002826ec8ca10;  1 drivers
v000002826eb255d0_0 .net *"_ivl_24", 0 0, L_000002826eb2a3f0;  1 drivers
L_000002826ec31ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002826eb26cf0_0 .net/2u *"_ivl_26", 4 0, L_000002826ec31ed8;  1 drivers
v000002826eb25990_0 .net *"_ivl_29", 4 0, L_000002826eb29200;  1 drivers
v000002826eb262f0_0 .net *"_ivl_32", 0 0, L_000002826eb2a4d0;  1 drivers
L_000002826ec31f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002826eb25ad0_0 .net/2u *"_ivl_34", 4 0, L_000002826ec31f20;  1 drivers
v000002826eb26d90_0 .net *"_ivl_37", 4 0, L_000002826ec7a590;  1 drivers
v000002826eb26430_0 .net *"_ivl_40", 0 0, L_000002826eb2a000;  1 drivers
L_000002826ec31f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb26570_0 .net/2u *"_ivl_42", 15 0, L_000002826ec31f68;  1 drivers
v000002826eb25b70_0 .net *"_ivl_45", 15 0, L_000002826ec7a770;  1 drivers
v000002826eb25d50_0 .net *"_ivl_48", 0 0, L_000002826eb2ab60;  1 drivers
v000002826eb25df0_0 .net *"_ivl_5", 5 0, L_000002826eb28760;  1 drivers
L_000002826ec31fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb25e90_0 .net/2u *"_ivl_50", 36 0, L_000002826ec31fb0;  1 drivers
L_000002826ec31ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb25f30_0 .net/2u *"_ivl_52", 31 0, L_000002826ec31ff8;  1 drivers
v000002826eb26610_0 .net *"_ivl_55", 4 0, L_000002826ec7a310;  1 drivers
v000002826eb266b0_0 .net *"_ivl_56", 36 0, L_000002826ec7ba30;  1 drivers
v000002826eb26750_0 .net *"_ivl_58", 36 0, L_000002826ec7af90;  1 drivers
v000002826eb267f0_0 .net *"_ivl_62", 0 0, L_000002826eb2a1c0;  1 drivers
L_000002826ec32040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002826eb26930_0 .net/2u *"_ivl_64", 5 0, L_000002826ec32040;  1 drivers
v000002826eb26a70_0 .net *"_ivl_67", 5 0, L_000002826ec7b2b0;  1 drivers
v000002826eb26e30_0 .net *"_ivl_70", 0 0, L_000002826eb2a150;  1 drivers
L_000002826ec32088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb26ed0_0 .net/2u *"_ivl_72", 57 0, L_000002826ec32088;  1 drivers
L_000002826ec320d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb29160_0 .net/2u *"_ivl_74", 31 0, L_000002826ec320d0;  1 drivers
v000002826eb28120_0 .net *"_ivl_77", 25 0, L_000002826ec7a3b0;  1 drivers
v000002826eb28da0_0 .net *"_ivl_78", 57 0, L_000002826ec7a9f0;  1 drivers
v000002826eb279a0_0 .net *"_ivl_8", 0 0, L_000002826eb29f90;  1 drivers
v000002826eb28580_0 .net *"_ivl_80", 57 0, L_000002826ec7b7b0;  1 drivers
L_000002826ec32118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002826eb277c0_0 .net/2u *"_ivl_84", 31 0, L_000002826ec32118;  1 drivers
L_000002826ec32160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002826eb283a0_0 .net/2u *"_ivl_88", 5 0, L_000002826ec32160;  1 drivers
v000002826eb27540_0 .net *"_ivl_90", 0 0, L_000002826ec7bcb0;  1 drivers
L_000002826ec321a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002826eb28440_0 .net/2u *"_ivl_92", 5 0, L_000002826ec321a8;  1 drivers
v000002826eb275e0_0 .net *"_ivl_94", 0 0, L_000002826ec7a810;  1 drivers
v000002826eb27b80_0 .net *"_ivl_97", 0 0, L_000002826eb2a460;  1 drivers
v000002826eb27c20_0 .net *"_ivl_98", 47 0, L_000002826ec7ac70;  1 drivers
v000002826eb28800_0 .net "adderResult", 31 0, L_000002826ec7a270;  1 drivers
v000002826eb27a40_0 .net "address", 31 0, L_000002826ec79f50;  1 drivers
v000002826eb289e0_0 .net "clk", 0 0, L_000002826eb2a620;  alias, 1 drivers
v000002826eb27fe0_0 .var "cycles_consumed", 31 0;
v000002826eb27720_0 .net "extImm", 31 0, L_000002826ec7b490;  1 drivers
v000002826eb27ae0_0 .net "funct", 5 0, L_000002826ec7a4f0;  1 drivers
v000002826eb27680_0 .net "hlt", 0 0, v000002826eaf5850_0;  1 drivers
v000002826eb27d60_0 .net "imm", 15 0, L_000002826ec7b5d0;  1 drivers
v000002826eb27860_0 .net "immediate", 31 0, L_000002826ec8cab0;  1 drivers
v000002826eb28bc0_0 .net "input_clk", 0 0, v000002826eb27ea0_0;  1 drivers
v000002826eb28620_0 .net "instruction", 31 0, L_000002826ec7a1d0;  1 drivers
v000002826eb28080_0 .net "memoryReadData", 31 0, v000002826eb22ff0_0;  1 drivers
v000002826eb27e00_0 .net "nextPC", 31 0, L_000002826ec7b850;  1 drivers
v000002826eb28a80_0 .net "opcode", 5 0, L_000002826eb28b20;  1 drivers
v000002826eb292a0_0 .net "rd", 4 0, L_000002826eb290c0;  1 drivers
v000002826eb27cc0_0 .net "readData1", 31 0, L_000002826eb2a690;  1 drivers
v000002826eb288a0_0 .net "readData1_w", 31 0, L_000002826ec8ce70;  1 drivers
v000002826eb28e40_0 .net "readData2", 31 0, L_000002826eb29eb0;  1 drivers
v000002826eb28ee0_0 .net "rs", 4 0, L_000002826eb29340;  1 drivers
v000002826eb27f40_0 .net "rst", 0 0, v000002826eb28d00_0;  1 drivers
v000002826eb281c0_0 .net "rt", 4 0, L_000002826ec7bc10;  1 drivers
v000002826eb284e0_0 .net "shamt", 31 0, L_000002826ec7a6d0;  1 drivers
v000002826eb27900_0 .net "wire_instruction", 31 0, L_000002826eb29dd0;  1 drivers
v000002826eb28940_0 .net "writeData", 31 0, L_000002826ec8d230;  1 drivers
v000002826eb28260_0 .net "zero", 0 0, L_000002826ec8c6f0;  1 drivers
L_000002826eb28760 .part L_000002826ec7a1d0, 26, 6;
L_000002826eb28b20 .functor MUXZ 6, L_000002826eb28760, L_000002826ec31db8, L_000002826eb29f20, C4<>;
L_000002826eb29020 .cmp/eq 6, L_000002826eb28b20, L_000002826ec31e48;
L_000002826eb28c60 .part L_000002826ec7a1d0, 11, 5;
L_000002826eb28f80 .functor MUXZ 5, L_000002826eb28c60, L_000002826ec31e90, L_000002826eb29020, C4<>;
L_000002826eb290c0 .functor MUXZ 5, L_000002826eb28f80, L_000002826ec31e00, L_000002826eb29f90, C4<>;
L_000002826eb29200 .part L_000002826ec7a1d0, 21, 5;
L_000002826eb29340 .functor MUXZ 5, L_000002826eb29200, L_000002826ec31ed8, L_000002826eb2a3f0, C4<>;
L_000002826ec7a590 .part L_000002826ec7a1d0, 16, 5;
L_000002826ec7bc10 .functor MUXZ 5, L_000002826ec7a590, L_000002826ec31f20, L_000002826eb2a4d0, C4<>;
L_000002826ec7a770 .part L_000002826ec7a1d0, 0, 16;
L_000002826ec7b5d0 .functor MUXZ 16, L_000002826ec7a770, L_000002826ec31f68, L_000002826eb2a000, C4<>;
L_000002826ec7a310 .part L_000002826ec7a1d0, 6, 5;
L_000002826ec7ba30 .concat [ 5 32 0 0], L_000002826ec7a310, L_000002826ec31ff8;
L_000002826ec7af90 .functor MUXZ 37, L_000002826ec7ba30, L_000002826ec31fb0, L_000002826eb2ab60, C4<>;
L_000002826ec7a6d0 .part L_000002826ec7af90, 0, 32;
L_000002826ec7b2b0 .part L_000002826ec7a1d0, 0, 6;
L_000002826ec7a4f0 .functor MUXZ 6, L_000002826ec7b2b0, L_000002826ec32040, L_000002826eb2a1c0, C4<>;
L_000002826ec7a3b0 .part L_000002826ec7a1d0, 0, 26;
L_000002826ec7a9f0 .concat [ 26 32 0 0], L_000002826ec7a3b0, L_000002826ec320d0;
L_000002826ec7b7b0 .functor MUXZ 58, L_000002826ec7a9f0, L_000002826ec32088, L_000002826eb2a150, C4<>;
L_000002826ec79f50 .part L_000002826ec7b7b0, 0, 32;
L_000002826ec7ad10 .arith/sum 32, v000002826eb23130_0, L_000002826ec32118;
L_000002826ec7bcb0 .cmp/eq 6, L_000002826eb28b20, L_000002826ec32160;
L_000002826ec7a810 .cmp/eq 6, L_000002826eb28b20, L_000002826ec321a8;
L_000002826ec7ac70 .concat [ 32 16 0 0], L_000002826ec79f50, L_000002826ec321f0;
L_000002826ec7a8b0 .concat [ 6 26 0 0], L_000002826eb28b20, L_000002826ec32238;
L_000002826ec79e10 .cmp/eq 32, L_000002826ec7a8b0, L_000002826ec32280;
L_000002826ec79eb0 .cmp/eq 6, L_000002826ec7a4f0, L_000002826ec322c8;
L_000002826ec7a450 .concat [ 32 16 0 0], L_000002826eb2a690, L_000002826ec32310;
L_000002826ec79ff0 .concat [ 32 16 0 0], v000002826eb23130_0, L_000002826ec32358;
L_000002826ec7a950 .part L_000002826ec7b5d0, 15, 1;
LS_000002826ec7adb0_0_0 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_4 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_8 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_12 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_16 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_20 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_24 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_0_28 .concat [ 1 1 1 1], L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950, L_000002826ec7a950;
LS_000002826ec7adb0_1_0 .concat [ 4 4 4 4], LS_000002826ec7adb0_0_0, LS_000002826ec7adb0_0_4, LS_000002826ec7adb0_0_8, LS_000002826ec7adb0_0_12;
LS_000002826ec7adb0_1_4 .concat [ 4 4 4 4], LS_000002826ec7adb0_0_16, LS_000002826ec7adb0_0_20, LS_000002826ec7adb0_0_24, LS_000002826ec7adb0_0_28;
L_000002826ec7adb0 .concat [ 16 16 0 0], LS_000002826ec7adb0_1_0, LS_000002826ec7adb0_1_4;
L_000002826ec7a090 .concat [ 16 32 0 0], L_000002826ec7b5d0, L_000002826ec7adb0;
L_000002826ec7b710 .arith/sum 48, L_000002826ec79ff0, L_000002826ec7a090;
L_000002826ec7a130 .functor MUXZ 48, L_000002826ec7b710, L_000002826ec7a450, L_000002826eb2a070, C4<>;
L_000002826ec7a630 .functor MUXZ 48, L_000002826ec7a130, L_000002826ec7ac70, L_000002826eb2a460, C4<>;
L_000002826ec7a270 .part L_000002826ec7a630, 0, 32;
L_000002826ec7b850 .functor MUXZ 32, L_000002826ec7ad10, L_000002826ec7a270, v000002826eb22f50_0, C4<>;
L_000002826ec7a1d0 .functor MUXZ 32, L_000002826eb29dd0, L_000002826ec323e8, L_000002826eb2a0e0, C4<>;
L_000002826ec7b170 .cmp/eq 6, L_000002826eb28b20, L_000002826ec324c0;
L_000002826ec7bad0 .cmp/eq 6, L_000002826eb28b20, L_000002826ec32508;
L_000002826ec7aef0 .cmp/eq 6, L_000002826eb28b20, L_000002826ec32550;
L_000002826ec7b030 .concat [ 16 16 0 0], L_000002826ec7b5d0, L_000002826ec32598;
L_000002826ec7b210 .part L_000002826ec7b5d0, 15, 1;
LS_000002826ec7bb70_0_0 .concat [ 1 1 1 1], L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210;
LS_000002826ec7bb70_0_4 .concat [ 1 1 1 1], L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210;
LS_000002826ec7bb70_0_8 .concat [ 1 1 1 1], L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210;
LS_000002826ec7bb70_0_12 .concat [ 1 1 1 1], L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210, L_000002826ec7b210;
L_000002826ec7bb70 .concat [ 4 4 4 4], LS_000002826ec7bb70_0_0, LS_000002826ec7bb70_0_4, LS_000002826ec7bb70_0_8, LS_000002826ec7bb70_0_12;
L_000002826ec7b0d0 .concat [ 16 16 0 0], L_000002826ec7b5d0, L_000002826ec7bb70;
L_000002826ec7b490 .functor MUXZ 32, L_000002826ec7b0d0, L_000002826ec7b030, L_000002826eb2a540, C4<>;
L_000002826ec7b530 .concat [ 6 26 0 0], L_000002826eb28b20, L_000002826ec325e0;
L_000002826ec7b670 .cmp/eq 32, L_000002826ec7b530, L_000002826ec32628;
L_000002826ec8d410 .cmp/eq 6, L_000002826ec7a4f0, L_000002826ec32670;
L_000002826ec8cfb0 .cmp/eq 6, L_000002826ec7a4f0, L_000002826ec326b8;
L_000002826ec8c3d0 .cmp/eq 6, L_000002826eb28b20, L_000002826ec32700;
L_000002826ec8dcd0 .functor MUXZ 32, L_000002826ec7b490, L_000002826ec32748, L_000002826ec8c3d0, C4<>;
L_000002826ec8cab0 .functor MUXZ 32, L_000002826ec8dcd0, L_000002826ec7a6d0, L_000002826eb2a770, C4<>;
L_000002826ec8d2d0 .concat [ 6 26 0 0], L_000002826eb28b20, L_000002826ec32790;
L_000002826ec8be30 .cmp/eq 32, L_000002826ec8d2d0, L_000002826ec327d8;
L_000002826ec8bf70 .cmp/eq 6, L_000002826ec7a4f0, L_000002826ec32820;
L_000002826ec8c470 .cmp/eq 6, L_000002826ec7a4f0, L_000002826ec32868;
L_000002826ec8c5b0 .cmp/eq 6, L_000002826eb28b20, L_000002826ec328b0;
L_000002826ec8ca10 .functor MUXZ 32, L_000002826eb2a690, v000002826eb23130_0, L_000002826ec8c5b0, C4<>;
L_000002826ec8ce70 .functor MUXZ 32, L_000002826ec8ca10, L_000002826eb29eb0, L_000002826eb2a7e0, C4<>;
S_000002826eae9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002826eae7d40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002826eb2a310 .functor NOT 1, v000002826eaf6a70_0, C4<0>, C4<0>, C4<0>;
v000002826eaf5210_0 .net *"_ivl_0", 0 0, L_000002826eb2a310;  1 drivers
v000002826eaf6890_0 .net "in1", 31 0, L_000002826eb29eb0;  alias, 1 drivers
v000002826eaf5d50_0 .net "in2", 31 0, L_000002826ec8cab0;  alias, 1 drivers
v000002826eaf6930_0 .net "out", 31 0, L_000002826ec8d550;  alias, 1 drivers
v000002826eaf6bb0_0 .net "s", 0 0, v000002826eaf6a70_0;  alias, 1 drivers
L_000002826ec8d550 .functor MUXZ 32, L_000002826ec8cab0, L_000002826eb29eb0, L_000002826eb2a310, C4<>;
S_000002826ea934a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002826ec30090 .param/l "RType" 0 4 2, C4<000000>;
P_000002826ec300c8 .param/l "add" 0 4 5, C4<100000>;
P_000002826ec30100 .param/l "addi" 0 4 8, C4<001000>;
P_000002826ec30138 .param/l "addu" 0 4 5, C4<100001>;
P_000002826ec30170 .param/l "and_" 0 4 5, C4<100100>;
P_000002826ec301a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002826ec301e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002826ec30218 .param/l "bne" 0 4 10, C4<000101>;
P_000002826ec30250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002826ec30288 .param/l "j" 0 4 12, C4<000010>;
P_000002826ec302c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002826ec302f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002826ec30330 .param/l "lw" 0 4 8, C4<100011>;
P_000002826ec30368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002826ec303a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002826ec303d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002826ec30410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002826ec30448 .param/l "sll" 0 4 6, C4<000000>;
P_000002826ec30480 .param/l "slt" 0 4 5, C4<101010>;
P_000002826ec304b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002826ec304f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002826ec30528 .param/l "sub" 0 4 5, C4<100010>;
P_000002826ec30560 .param/l "subu" 0 4 5, C4<100011>;
P_000002826ec30598 .param/l "sw" 0 4 8, C4<101011>;
P_000002826ec305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002826ec30608 .param/l "xori" 0 4 8, C4<001110>;
v000002826eaf69d0_0 .var "ALUOp", 3 0;
v000002826eaf6a70_0 .var "ALUSrc", 0 0;
v000002826eaf55d0_0 .var "MemReadEn", 0 0;
v000002826eaf6b10_0 .var "MemWriteEn", 0 0;
v000002826eaf5df0_0 .var "MemtoReg", 0 0;
v000002826eaf4f90_0 .var "RegDst", 0 0;
v000002826eaf6070_0 .var "RegWriteEn", 0 0;
v000002826eaf50d0_0 .net "funct", 5 0, L_000002826ec7a4f0;  alias, 1 drivers
v000002826eaf5850_0 .var "hlt", 0 0;
v000002826eaf5ad0_0 .net "opcode", 5 0, L_000002826eb28b20;  alias, 1 drivers
v000002826eaf5350_0 .net "rst", 0 0, v000002826eb28d00_0;  alias, 1 drivers
E_000002826eae7dc0 .event anyedge, v000002826eaf5350_0, v000002826eaf5ad0_0, v000002826eaf50d0_0;
S_000002826ea93630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002826eae7400 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002826eb29dd0 .functor BUFZ 32, L_000002826ec7b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002826eaf6250_0 .net "Data_Out", 31 0, L_000002826eb29dd0;  alias, 1 drivers
v000002826eaf5490 .array "InstMem", 0 1023, 31 0;
v000002826eaf5530_0 .net *"_ivl_0", 31 0, L_000002826ec7b350;  1 drivers
v000002826eaf5990_0 .net *"_ivl_3", 9 0, L_000002826ec7b3f0;  1 drivers
v000002826eaf5670_0 .net *"_ivl_4", 11 0, L_000002826ec7b8f0;  1 drivers
L_000002826ec323a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002826eaf58f0_0 .net *"_ivl_7", 1 0, L_000002826ec323a0;  1 drivers
v000002826eaf5a30_0 .net "addr", 31 0, v000002826eb23130_0;  alias, 1 drivers
v000002826eaf5b70_0 .var/i "i", 31 0;
L_000002826ec7b350 .array/port v000002826eaf5490, L_000002826ec7b8f0;
L_000002826ec7b3f0 .part v000002826eb23130_0, 0, 10;
L_000002826ec7b8f0 .concat [ 10 2 0 0], L_000002826ec7b3f0, L_000002826ec323a0;
S_000002826ebf69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002826eb2a690 .functor BUFZ 32, L_000002826ec7aa90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002826eb29eb0 .functor BUFZ 32, L_000002826ec7b990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002826eaf62f0_0 .net *"_ivl_0", 31 0, L_000002826ec7aa90;  1 drivers
v000002826ead42b0_0 .net *"_ivl_10", 6 0, L_000002826ec7ae50;  1 drivers
L_000002826ec32478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002826ead2f50_0 .net *"_ivl_13", 1 0, L_000002826ec32478;  1 drivers
v000002826eb22410_0 .net *"_ivl_2", 6 0, L_000002826ec7ab30;  1 drivers
L_000002826ec32430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002826eb21970_0 .net *"_ivl_5", 1 0, L_000002826ec32430;  1 drivers
v000002826eb224b0_0 .net *"_ivl_8", 31 0, L_000002826ec7b990;  1 drivers
v000002826eb21c90_0 .net "clk", 0 0, L_000002826eb2a620;  alias, 1 drivers
v000002826eb21650_0 .var/i "i", 31 0;
v000002826eb22550_0 .net "readData1", 31 0, L_000002826eb2a690;  alias, 1 drivers
v000002826eb22d70_0 .net "readData2", 31 0, L_000002826eb29eb0;  alias, 1 drivers
v000002826eb21790_0 .net "readRegister1", 4 0, L_000002826eb29340;  alias, 1 drivers
v000002826eb21b50_0 .net "readRegister2", 4 0, L_000002826ec7bc10;  alias, 1 drivers
v000002826eb22050 .array "registers", 31 0, 31 0;
v000002826eb231d0_0 .net "rst", 0 0, v000002826eb28d00_0;  alias, 1 drivers
v000002826eb215b0_0 .net "we", 0 0, v000002826eaf6070_0;  alias, 1 drivers
v000002826eb225f0_0 .net "writeData", 31 0, L_000002826ec8d230;  alias, 1 drivers
v000002826eb233b0_0 .net "writeRegister", 4 0, L_000002826ec7abd0;  alias, 1 drivers
E_000002826eae7740/0 .event negedge, v000002826eaf5350_0;
E_000002826eae7740/1 .event posedge, v000002826eb21c90_0;
E_000002826eae7740 .event/or E_000002826eae7740/0, E_000002826eae7740/1;
L_000002826ec7aa90 .array/port v000002826eb22050, L_000002826ec7ab30;
L_000002826ec7ab30 .concat [ 5 2 0 0], L_000002826eb29340, L_000002826ec32430;
L_000002826ec7b990 .array/port v000002826eb22050, L_000002826ec7ae50;
L_000002826ec7ae50 .concat [ 5 2 0 0], L_000002826ec7bc10, L_000002826ec32478;
S_000002826ebf6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002826ebf69c0;
 .timescale 0 0;
v000002826eaf5cb0_0 .var/i "i", 31 0;
S_000002826ea91b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002826eae7840 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002826eb2a5b0 .functor NOT 1, v000002826eaf4f90_0, C4<0>, C4<0>, C4<0>;
v000002826eb22910_0 .net *"_ivl_0", 0 0, L_000002826eb2a5b0;  1 drivers
v000002826eb21510_0 .net "in1", 4 0, L_000002826ec7bc10;  alias, 1 drivers
v000002826eb21e70_0 .net "in2", 4 0, L_000002826eb290c0;  alias, 1 drivers
v000002826eb218d0_0 .net "out", 4 0, L_000002826ec7abd0;  alias, 1 drivers
v000002826eb22690_0 .net "s", 0 0, v000002826eaf4f90_0;  alias, 1 drivers
L_000002826ec7abd0 .functor MUXZ 5, L_000002826eb290c0, L_000002826ec7bc10, L_000002826eb2a5b0, C4<>;
S_000002826ea91ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002826eae8f80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002826eb2a380 .functor NOT 1, v000002826eaf5df0_0, C4<0>, C4<0>, C4<0>;
v000002826eb22370_0 .net *"_ivl_0", 0 0, L_000002826eb2a380;  1 drivers
v000002826eb216f0_0 .net "in1", 31 0, v000002826eb22a50_0;  alias, 1 drivers
v000002826eb22870_0 .net "in2", 31 0, v000002826eb22ff0_0;  alias, 1 drivers
v000002826eb22e10_0 .net "out", 31 0, L_000002826ec8d230;  alias, 1 drivers
v000002826eb22730_0 .net "s", 0 0, v000002826eaf5df0_0;  alias, 1 drivers
L_000002826ec8d230 .functor MUXZ 32, v000002826eb22ff0_0, v000002826eb22a50_0, L_000002826eb2a380, C4<>;
S_000002826ea7a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002826ea7aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002826ea7aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000002826ea7aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002826ea7ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000002826ea7ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000002826ea7ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000002826ea7abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002826ea7abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002826ea7ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000002826ea7ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000002826ea7ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002826ea7acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002826ec328f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002826eb222d0_0 .net/2u *"_ivl_0", 31 0, L_000002826ec328f8;  1 drivers
v000002826eb227d0_0 .net "opSel", 3 0, v000002826eaf69d0_0;  alias, 1 drivers
v000002826eb229b0_0 .net "operand1", 31 0, L_000002826ec8ce70;  alias, 1 drivers
v000002826eb220f0_0 .net "operand2", 31 0, L_000002826ec8d550;  alias, 1 drivers
v000002826eb22a50_0 .var "result", 31 0;
v000002826eb21830_0 .net "zero", 0 0, L_000002826ec8c6f0;  alias, 1 drivers
E_000002826eae9280 .event anyedge, v000002826eaf69d0_0, v000002826eb229b0_0, v000002826eaf6930_0;
L_000002826ec8c6f0 .cmp/eq 32, v000002826eb22a50_0, L_000002826ec328f8;
S_000002826eabf1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002826ec31660 .param/l "RType" 0 4 2, C4<000000>;
P_000002826ec31698 .param/l "add" 0 4 5, C4<100000>;
P_000002826ec316d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002826ec31708 .param/l "addu" 0 4 5, C4<100001>;
P_000002826ec31740 .param/l "and_" 0 4 5, C4<100100>;
P_000002826ec31778 .param/l "andi" 0 4 8, C4<001100>;
P_000002826ec317b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002826ec317e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002826ec31820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002826ec31858 .param/l "j" 0 4 12, C4<000010>;
P_000002826ec31890 .param/l "jal" 0 4 12, C4<000011>;
P_000002826ec318c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002826ec31900 .param/l "lw" 0 4 8, C4<100011>;
P_000002826ec31938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002826ec31970 .param/l "or_" 0 4 5, C4<100101>;
P_000002826ec319a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002826ec319e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002826ec31a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002826ec31a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002826ec31a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002826ec31ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002826ec31af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002826ec31b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002826ec31b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002826ec31ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002826ec31bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002826eb22f50_0 .var "PCsrc", 0 0;
v000002826eb21a10_0 .net "funct", 5 0, L_000002826ec7a4f0;  alias, 1 drivers
v000002826eb21f10_0 .net "opcode", 5 0, L_000002826eb28b20;  alias, 1 drivers
v000002826eb22eb0_0 .net "operand1", 31 0, L_000002826eb2a690;  alias, 1 drivers
v000002826eb22af0_0 .net "operand2", 31 0, L_000002826ec8d550;  alias, 1 drivers
v000002826eb21ab0_0 .net "rst", 0 0, v000002826eb28d00_0;  alias, 1 drivers
E_000002826eae86c0/0 .event anyedge, v000002826eaf5350_0, v000002826eaf5ad0_0, v000002826eb22550_0, v000002826eaf6930_0;
E_000002826eae86c0/1 .event anyedge, v000002826eaf50d0_0;
E_000002826eae86c0 .event/or E_000002826eae86c0/0, E_000002826eae86c0/1;
S_000002826eabf330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002826eb23270 .array "DataMem", 0 1023, 31 0;
v000002826eb22b90_0 .net "address", 31 0, v000002826eb22a50_0;  alias, 1 drivers
v000002826eb22c30_0 .net "clock", 0 0, L_000002826eb2a230;  1 drivers
v000002826eb21bf0_0 .net "data", 31 0, L_000002826eb29eb0;  alias, 1 drivers
v000002826eb22cd0_0 .var/i "i", 31 0;
v000002826eb22ff0_0 .var "q", 31 0;
v000002826eb21d30_0 .net "rden", 0 0, v000002826eaf55d0_0;  alias, 1 drivers
v000002826eb23090_0 .net "wren", 0 0, v000002826eaf6b10_0;  alias, 1 drivers
E_000002826eae8840 .event posedge, v000002826eb22c30_0;
S_000002826ec31c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002826eae9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002826eae8c00 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002826eb21fb0_0 .net "PCin", 31 0, L_000002826ec7b850;  alias, 1 drivers
v000002826eb23130_0 .var "PCout", 31 0;
v000002826eb23310_0 .net "clk", 0 0, L_000002826eb2a620;  alias, 1 drivers
v000002826eb21dd0_0 .net "rst", 0 0, v000002826eb28d00_0;  alias, 1 drivers
    .scope S_000002826eabf1a0;
T_0 ;
    %wait E_000002826eae86c0;
    %load/vec4 v000002826eb21ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002826eb22f50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002826eb21f10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002826eb22eb0_0;
    %load/vec4 v000002826eb22af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002826eb21f10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002826eb22eb0_0;
    %load/vec4 v000002826eb22af0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002826eb21f10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002826eb21f10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002826eb21f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002826eb21a10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002826eb22f50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002826ec31c20;
T_1 ;
    %wait E_000002826eae7740;
    %load/vec4 v000002826eb21dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002826eb23130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002826eb21fb0_0;
    %assign/vec4 v000002826eb23130_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002826ea93630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002826eaf5b70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002826eaf5b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002826eaf5b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %load/vec4 v000002826eaf5b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002826eaf5b70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eaf5490, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002826ea934a0;
T_3 ;
    %wait E_000002826eae7dc0;
    %load/vec4 v000002826eaf5350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002826eaf5850_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826eaf6b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826eaf5df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002826eaf55d0_0, 0;
    %assign/vec4 v000002826eaf4f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002826eaf5850_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002826eaf69d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002826eaf6a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826eaf6070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826eaf6b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826eaf5df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002826eaf55d0_0, 0, 1;
    %store/vec4 v000002826eaf4f90_0, 0, 1;
    %load/vec4 v000002826eaf5ad0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf5850_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %load/vec4 v000002826eaf50d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002826eaf4f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf5df0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002826eaf6a70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002826eaf69d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002826ebf69c0;
T_4 ;
    %wait E_000002826eae7740;
    %fork t_1, S_000002826ebf6b50;
    %jmp t_0;
    .scope S_000002826ebf6b50;
t_1 ;
    %load/vec4 v000002826eb231d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002826eaf5cb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002826eaf5cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002826eaf5cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eb22050, 0, 4;
    %load/vec4 v000002826eaf5cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002826eaf5cb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002826eb215b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002826eb225f0_0;
    %load/vec4 v000002826eb233b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eb22050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eb22050, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002826ebf69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002826ebf69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002826eb21650_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002826eb21650_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002826eb21650_0;
    %ix/getv/s 4, v000002826eb21650_0;
    %load/vec4a v000002826eb22050, 4;
    %ix/getv/s 4, v000002826eb21650_0;
    %load/vec4a v000002826eb22050, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002826eb21650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002826eb21650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002826ea7a8d0;
T_6 ;
    %wait E_000002826eae9280;
    %load/vec4 v000002826eb227d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %add;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %sub;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %and;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %or;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %xor;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %or;
    %inv;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002826eb229b0_0;
    %load/vec4 v000002826eb220f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002826eb220f0_0;
    %load/vec4 v000002826eb229b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002826eb229b0_0;
    %ix/getv 4, v000002826eb220f0_0;
    %shiftl 4;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002826eb229b0_0;
    %ix/getv 4, v000002826eb220f0_0;
    %shiftr 4;
    %assign/vec4 v000002826eb22a50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002826eabf330;
T_7 ;
    %wait E_000002826eae8840;
    %load/vec4 v000002826eb21d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002826eb22b90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002826eb23270, 4;
    %assign/vec4 v000002826eb22ff0_0, 0;
T_7.0 ;
    %load/vec4 v000002826eb23090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002826eb21bf0_0;
    %ix/getv 3, v000002826eb22b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eb23270, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002826eabf330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002826eb22cd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002826eb22cd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002826eb22cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002826eb23270, 0, 4;
    %load/vec4 v000002826eb22cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002826eb22cd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002826eabf330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002826eb22cd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002826eb22cd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002826eb22cd0_0;
    %load/vec4a v000002826eb23270, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002826eb22cd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002826eb22cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002826eb22cd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002826eae9c20;
T_10 ;
    %wait E_000002826eae7740;
    %load/vec4 v000002826eb27f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002826eb27fe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002826eb27fe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002826eb27fe0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002826eae9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002826eb27ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002826eb28d00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002826eae9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002826eb27ea0_0;
    %inv;
    %assign/vec4 v000002826eb27ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002826eae9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002826eb28d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002826eb28d00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002826eb286c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
