{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762870553504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762870553505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:15:53 2025 " "Processing started: Tue Nov 11 11:15:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762870553505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762870553505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762870553505 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762870553730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762870553758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762870553773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8bit.bdf 1 1 " "Using design file mux8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8bit " "Found entity 1: Mux8bit" {  } { { "mux8bit.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/mux8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8bit Mux8bit:inst19 " "Elaborating entity \"Mux8bit\" for hierarchy \"Mux8bit:inst19\"" {  } { { "ULA.bdf" "inst19" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 312 1272 1400 408 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Mux8bit:inst19\|Multiplexador:inst1 " "Elaborating entity \"Multiplexador\" for hierarchy \"Mux8bit:inst19\|Multiplexador:inst1\"" {  } { { "mux8bit.bdf" "inst1" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/mux8bit.bdf" { { -296 352 448 -200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.bdf 1 1 " "Using design file multiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst13 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst13\"" {  } { { "ULA.bdf" "inst13" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 568 312 440 664 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.bdf 1 1 " "Using design file halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553889 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder multiplier:inst13\|halfAdder:inst1 " "Elaborating entity \"halfAdder\" for hierarchy \"multiplier:inst13\|halfAdder:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { { 160 -424 -328 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder multiplier:inst13\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"multiplier:inst13\|FullAdder:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/multiplier.bdf" { { 160 -240 -144 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcla.bdf 1 1 " "Using design file sumcla.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sumCLA " "Found entity 1: sumCLA" {  } { { "sumcla.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumCLA sumCLA:inst " "Elaborating entity \"sumCLA\" for hierarchy \"sumCLA:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 -80 48 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clalogic.bdf 1 1 " "Using design file clalogic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLAlogic " "Found entity 1: CLAlogic" {  } { { "clalogic.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/clalogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAlogic sumCLA:inst\|CLAlogic:inst4 " "Elaborating entity \"CLAlogic\" for hierarchy \"sumCLA:inst\|CLAlogic:inst4\"" {  } { { "sumcla.bdf" "inst4" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { { 208 624 752 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderunit.bdf 1 1 " "Using design file adderunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderUnit " "Found entity 1: adderUnit" {  } { { "adderunit.bdf" "" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/adderunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762870553990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1762870553990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderUnit sumCLA:inst\|adderUnit:inst " "Elaborating entity \"adderUnit\" for hierarchy \"sumCLA:inst\|adderUnit:inst\"" {  } { { "sumcla.bdf" "inst" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/sumcla.bdf" { { 48 320 416 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762870553990 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[7\] " "Node \"STA\[7\]\" is missing source" {  } { { "ULA.bdf" "STA\[7\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[6\] " "Node \"STA\[6\]\" is missing source" {  } { { "ULA.bdf" "STA\[6\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[5\] " "Node \"STA\[5\]\" is missing source" {  } { { "ULA.bdf" "STA\[5\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[4\] " "Node \"STA\[4\]\" is missing source" {  } { { "ULA.bdf" "STA\[4\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[3\] " "Node \"STA\[3\]\" is missing source" {  } { { "ULA.bdf" "STA\[3\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[2\] " "Node \"STA\[2\]\" is missing source" {  } { { "ULA.bdf" "STA\[2\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[1\] " "Node \"STA\[1\]\" is missing source" {  } { { "ULA.bdf" "STA\[1\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "STA\[0\] " "Node \"STA\[0\]\" is missing source" {  } { { "ULA.bdf" "STA\[0\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 176 624 752 192 "STA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[7\] " "Node \"LDA\[7\]\" is missing source" {  } { { "ULA.bdf" "LDA\[7\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[6\] " "Node \"LDA\[6\]\" is missing source" {  } { { "ULA.bdf" "LDA\[6\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[5\] " "Node \"LDA\[5\]\" is missing source" {  } { { "ULA.bdf" "LDA\[5\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[4\] " "Node \"LDA\[4\]\" is missing source" {  } { { "ULA.bdf" "LDA\[4\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[3\] " "Node \"LDA\[3\]\" is missing source" {  } { { "ULA.bdf" "LDA\[3\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[2\] " "Node \"LDA\[2\]\" is missing source" {  } { { "ULA.bdf" "LDA\[2\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[1\] " "Node \"LDA\[1\]\" is missing source" {  } { { "ULA.bdf" "LDA\[1\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "LDA\[0\] " "Node \"LDA\[0\]\" is missing source" {  } { { "ULA.bdf" "LDA\[0\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 288 616 752 304 "LDA\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[7\] " "Node \"ADD\[7\]\" is missing source" {  } { { "ULA.bdf" "ADD\[7\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[6\] " "Node \"ADD\[6\]\" is missing source" {  } { { "ULA.bdf" "ADD\[6\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[5\] " "Node \"ADD\[5\]\" is missing source" {  } { { "ULA.bdf" "ADD\[5\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[4\] " "Node \"ADD\[4\]\" is missing source" {  } { { "ULA.bdf" "ADD\[4\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[3\] " "Node \"ADD\[3\]\" is missing source" {  } { { "ULA.bdf" "ADD\[3\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[2\] " "Node \"ADD\[2\]\" is missing source" {  } { { "ULA.bdf" "ADD\[2\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[1\] " "Node \"ADD\[1\]\" is missing source" {  } { { "ULA.bdf" "ADD\[1\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ADD\[0\] " "Node \"ADD\[0\]\" is missing source" {  } { { "ULA.bdf" "ADD\[0\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 304 616 752 320 "ADD\[7..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[3\] " "Node \"A\[3\]\" is missing source" {  } { { "ULA.bdf" "A\[3\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 584 208 312 600 "A\[3..0\]" "" } { 600 208 312 616 "A\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[2\] " "Node \"A\[2\]\" is missing source" {  } { { "ULA.bdf" "A\[2\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 584 208 312 600 "A\[3..0\]" "" } { 600 208 312 616 "A\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[1\] " "Node \"A\[1\]\" is missing source" {  } { { "ULA.bdf" "A\[1\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 584 208 312 600 "A\[3..0\]" "" } { 600 208 312 616 "A\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "A\[0\] " "Node \"A\[0\]\" is missing source" {  } { { "ULA.bdf" "A\[0\]" { Schematic "C:/Users/joaop/Circuitos/INF01058/TRFINAL/ULA/ULA.bdf" { { 584 208 312 600 "A\[3..0\]" "" } { 600 208 312 616 "A\[3..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1762870554082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 28 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762870554200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 11 11:15:54 2025 " "Processing ended: Tue Nov 11 11:15:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762870554200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762870554200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762870554200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762870554200 ""}
