

================================================================
== Vitis HLS Report for 'add_vectors_1'
================================================================
* Date:           Tue Jun 28 01:00:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %v2"   --->   Operation 62 'read' 'v2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_offset_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %out_offset"   --->   Operation 63 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [computeP2/c/computeP2.cpp:117]   --->   Operation 65 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln117, void %.split, i6 0, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 67 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 68 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp_eq  i6 %i, i6 60" [computeP2/c/computeP2.cpp:117]   --->   Operation 69 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 71 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %i, i6 4" [computeP2/c/computeP2.cpp:117]   --->   Operation 72 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln119_8 = add i15 %zext_ln117_3, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 73 'add' 'add_ln119_8' <Predicate = (!icmp_ln117)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i15 %add_ln119_8" [computeP2/c/computeP2.cpp:119]   --->   Operation 74 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i5 %v1, i64 0, i64 %zext_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 75 'getelementptr' 'out_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%out_load = load i15 %out_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 76 'load' 'out_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_2 : Operation 77 [1/1] (2.10ns)   --->   "%add_ln119 = add i17 %zext_ln117, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 77 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119_36 = zext i17 %add_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 78 'zext' 'zext_ln119_36' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%P1_addr = getelementptr i8 %P1, i64 0, i64 %zext_ln119_36" [computeP2/c/computeP2.cpp:119]   --->   Operation 79 'getelementptr' 'P1_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 80 'load' 'P1_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [computeP2/c/computeP2.cpp:123]   --->   Operation 81 'ret' 'ret_ln123' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%out_load = load i15 %out_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 82 'load' 'out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln119_35 = zext i5 %out_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 83 'zext' 'zext_ln119_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 84 'load' 'P1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln119_37 = zext i8 %P1_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 85 'zext' 'zext_ln119_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.91ns)   --->   "%tmp = add i9 %zext_ln119_37, i9 %zext_ln119_35" [computeP2/c/computeP2.cpp:119]   --->   Operation 86 'add' 'tmp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 87 [13/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 87 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 88 [12/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 88 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 89 [11/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 89 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 90 [10/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 90 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 91 [9/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 91 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 92 [8/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 92 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 93 [7/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 93 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 94 [6/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 94 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 95 [5/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 95 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 96 [4/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 96 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 97 [3/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 97 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 98 [2/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 98 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.69>
ST_16 : Operation 99 [1/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 99 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %urem_ln121" [computeP2/c/computeP2.cpp:121]   --->   Operation 100 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121, i15 %out_addr" [computeP2/c/computeP2.cpp:121]   --->   Operation 101 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 17 <SV = 16> <Delay = 5.36>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln117 = or i6 %i, i6 1" [computeP2/c/computeP2.cpp:117]   --->   Operation 102 'or' 'or_ln117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln119_38 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 103 'zext' 'zext_ln119_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln119_39 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 104 'zext' 'zext_ln119_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (1.94ns)   --->   "%add_ln119_12 = add i15 %zext_ln119_39, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 105 'add' 'add_ln119_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln119_40 = zext i15 %add_ln119_12" [computeP2/c/computeP2.cpp:119]   --->   Operation 106 'zext' 'zext_ln119_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_40" [computeP2/c/computeP2.cpp:119]   --->   Operation 107 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [2/2] (3.25ns)   --->   "%out_load_1 = load i15 %out_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 108 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_17 : Operation 109 [1/1] (2.10ns)   --->   "%add_ln119_9 = add i17 %zext_ln119_38, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 109 'add' 'add_ln119_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln119_42 = zext i17 %add_ln119_9" [computeP2/c/computeP2.cpp:119]   --->   Operation 110 'zext' 'zext_ln119_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%P1_addr_1 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_42" [computeP2/c/computeP2.cpp:119]   --->   Operation 111 'getelementptr' 'P1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (3.25ns)   --->   "%P1_load_1 = load i17 %P1_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 112 'load' 'P1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 18 <SV = 17> <Delay = 5.16>
ST_18 : Operation 113 [1/2] (3.25ns)   --->   "%out_load_1 = load i15 %out_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 113 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln119_41 = zext i5 %out_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 114 'zext' 'zext_ln119_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/2] (3.25ns)   --->   "%P1_load_1 = load i17 %P1_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 115 'load' 'P1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln119_43 = zext i8 %P1_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 116 'zext' 'zext_ln119_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (1.91ns)   --->   "%tmp_7 = add i9 %zext_ln119_43, i9 %zext_ln119_41" [computeP2/c/computeP2.cpp:119]   --->   Operation 117 'add' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.44>
ST_19 : Operation 118 [13/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 118 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.44>
ST_20 : Operation 119 [12/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 119 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.44>
ST_21 : Operation 120 [11/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 120 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.44>
ST_22 : Operation 121 [10/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 121 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.44>
ST_23 : Operation 122 [9/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 122 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.44>
ST_24 : Operation 123 [8/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 123 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 124 [7/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 124 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 125 [6/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 125 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.44>
ST_27 : Operation 126 [5/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 126 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.44>
ST_28 : Operation 127 [4/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 127 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.44>
ST_29 : Operation 128 [3/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 128 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.44>
ST_30 : Operation 129 [2/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 129 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.69>
ST_31 : Operation 130 [1/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 130 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln121_7 = trunc i5 %urem_ln121_4" [computeP2/c/computeP2.cpp:121]   --->   Operation 131 'trunc' 'trunc_ln121_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_7, i15 %out_addr_1" [computeP2/c/computeP2.cpp:121]   --->   Operation 132 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 32 <SV = 31> <Delay = 5.36>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln117_3 = or i6 %i, i6 2" [computeP2/c/computeP2.cpp:117]   --->   Operation 133 'or' 'or_ln117_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln119_44 = zext i6 %or_ln117_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 134 'zext' 'zext_ln119_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln119_45 = zext i6 %or_ln117_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 135 'zext' 'zext_ln119_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [1/1] (1.94ns)   --->   "%add_ln119_15 = add i15 %zext_ln119_45, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 136 'add' 'add_ln119_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln119_46 = zext i15 %add_ln119_15" [computeP2/c/computeP2.cpp:119]   --->   Operation 137 'zext' 'zext_ln119_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_46" [computeP2/c/computeP2.cpp:119]   --->   Operation 138 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [2/2] (3.25ns)   --->   "%out_load_2 = load i15 %out_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 139 'load' 'out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_32 : Operation 140 [1/1] (2.10ns)   --->   "%add_ln119_11 = add i17 %zext_ln119_44, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 140 'add' 'add_ln119_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln119_48 = zext i17 %add_ln119_11" [computeP2/c/computeP2.cpp:119]   --->   Operation 141 'zext' 'zext_ln119_48' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%P1_addr_2 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_48" [computeP2/c/computeP2.cpp:119]   --->   Operation 142 'getelementptr' 'P1_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 143 [2/2] (3.25ns)   --->   "%P1_load_2 = load i17 %P1_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 143 'load' 'P1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln117_4 = or i6 %i, i6 3" [computeP2/c/computeP2.cpp:117]   --->   Operation 144 'or' 'or_ln117_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln119_50 = zext i6 %or_ln117_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 145 'zext' 'zext_ln119_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln119_51 = zext i6 %or_ln117_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 146 'zext' 'zext_ln119_51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (1.94ns)   --->   "%add_ln119_17 = add i15 %zext_ln119_51, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 147 'add' 'add_ln119_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 148 [1/1] (2.10ns)   --->   "%add_ln119_13 = add i17 %zext_ln119_50, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 148 'add' 'add_ln119_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln119_54 = zext i17 %add_ln119_13" [computeP2/c/computeP2.cpp:119]   --->   Operation 149 'zext' 'zext_ln119_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%P1_addr_3 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_54" [computeP2/c/computeP2.cpp:119]   --->   Operation 150 'getelementptr' 'P1_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [2/2] (3.25ns)   --->   "%P1_load_3 = load i17 %P1_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 151 'load' 'P1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 33 <SV = 32> <Delay = 5.16>
ST_33 : Operation 152 [1/2] (3.25ns)   --->   "%out_load_2 = load i15 %out_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 152 'load' 'out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln119_47 = zext i5 %out_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 153 'zext' 'zext_ln119_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 154 [1/2] (3.25ns)   --->   "%P1_load_2 = load i17 %P1_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 154 'load' 'P1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln119_49 = zext i8 %P1_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 155 'zext' 'zext_ln119_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (1.91ns)   --->   "%tmp_8 = add i9 %zext_ln119_49, i9 %zext_ln119_47" [computeP2/c/computeP2.cpp:119]   --->   Operation 156 'add' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [1/2] (3.25ns)   --->   "%P1_load_3 = load i17 %P1_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 157 'load' 'P1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 34 <SV = 33> <Delay = 3.44>
ST_34 : Operation 158 [13/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 158 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.44>
ST_35 : Operation 159 [12/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 159 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.44>
ST_36 : Operation 160 [11/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 160 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.44>
ST_37 : Operation 161 [10/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 161 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 162 [9/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 162 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 163 [8/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 163 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 164 [7/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 164 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 165 [6/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 165 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 166 [5/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 166 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 167 [4/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 167 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 168 [3/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 168 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 169 [2/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 169 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.69>
ST_46 : Operation 170 [1/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 170 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln121_8 = trunc i5 %urem_ln121_5" [computeP2/c/computeP2.cpp:121]   --->   Operation 171 'trunc' 'trunc_ln121_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_8, i15 %out_addr_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 172 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln119_52 = zext i15 %add_ln119_17" [computeP2/c/computeP2.cpp:119]   --->   Operation 173 'zext' 'zext_ln119_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 174 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_52" [computeP2/c/computeP2.cpp:119]   --->   Operation 174 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 175 [2/2] (3.25ns)   --->   "%out_load_3 = load i15 %out_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 175 'load' 'out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 48 <SV = 47> <Delay = 5.16>
ST_48 : Operation 176 [1/2] (3.25ns)   --->   "%out_load_3 = load i15 %out_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 176 'load' 'out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_48 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln119_53 = zext i5 %out_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 177 'zext' 'zext_ln119_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln119_55 = zext i8 %P1_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 178 'zext' 'zext_ln119_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 179 [1/1] (1.91ns)   --->   "%tmp_9 = add i9 %zext_ln119_55, i9 %zext_ln119_53" [computeP2/c/computeP2.cpp:119]   --->   Operation 179 'add' 'tmp_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.44>
ST_49 : Operation 180 [13/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 180 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.44>
ST_50 : Operation 181 [12/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 181 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.44>
ST_51 : Operation 182 [11/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 182 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.44>
ST_52 : Operation 183 [10/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 183 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.44>
ST_53 : Operation 184 [9/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 184 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.44>
ST_54 : Operation 185 [8/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 185 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.44>
ST_55 : Operation 186 [7/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 186 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.44>
ST_56 : Operation 187 [6/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 187 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.44>
ST_57 : Operation 188 [5/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 188 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.44>
ST_58 : Operation 189 [4/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 189 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.44>
ST_59 : Operation 190 [3/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 190 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.44>
ST_60 : Operation 191 [2/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 191 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.69>
ST_61 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [computeP2/c/computeP2.cpp:117]   --->   Operation 192 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 193 [1/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 193 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln121_9 = trunc i5 %urem_ln121_6" [computeP2/c/computeP2.cpp:121]   --->   Operation 194 'trunc' 'trunc_ln121_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_9, i15 %out_addr_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 195 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_61 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ P1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v2_read            (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
out_offset_read    (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln117           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
i                  (phi              ) [ 00111111111111111111111111111111100000000000000000000000000000]
zext_ln117         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln117_3       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln117         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln117           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln117          (add              ) [ 01111111111111111111111111111111111111111111111111111111111111]
add_ln119_8        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
out_addr           (getelementptr    ) [ 00011111111111111000000000000000000000000000000000000000000000]
add_ln119          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_36      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_addr            (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000]
ret_ln123          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000]
out_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_35      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_37      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp                (add              ) [ 00001111111111111000000000000000000000000000000000000000000000]
urem_ln121         (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln117           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_38      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_39      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_12       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_40      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
out_addr_1         (getelementptr    ) [ 00000000000000000011111111111111000000000000000000000000000000]
add_ln119_9        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_42      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_addr_1          (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000]
out_load_1         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_41      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_load_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_43      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_7              (add              ) [ 00000000000000000001111111111111000000000000000000000000000000]
urem_ln121_4       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_7      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln117_3         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_44      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_45      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_15       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_46      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
out_addr_2         (getelementptr    ) [ 00000000000000000000000000000000011111111111111000000000000000]
add_ln119_11       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_48      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_addr_2          (getelementptr    ) [ 00000000000000000000000000000000010000000000000000000000000000]
or_ln117_4         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_50      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_51      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln119_17       (add              ) [ 00000000000000000000000000000000011111111111111100000000000000]
add_ln119_13       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_54      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_addr_3          (getelementptr    ) [ 00000000000000000000000000000000010000000000000000000000000000]
out_load_2         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_47      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
P1_load_2          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_49      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_8              (add              ) [ 00000000000000000000000000000000001111111111111000000000000000]
P1_load_3          (load             ) [ 00000000000000000000000000000000001111111111111110000000000000]
urem_ln121_5       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_8      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_52      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
out_addr_3         (getelementptr    ) [ 00000000000000000000000000000000000000000000000011111111111111]
out_load_3         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_53      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119_55      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_9              (add              ) [ 00000000000000000000000000000000000000000000000001111111111111]
specloopname_ln117 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
urem_ln121_6       (urem             ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln121_9      (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln121        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 01111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="P1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="17" slack="0"/>
<pin id="48" dir="0" index="1" bw="17" slack="0"/>
<pin id="49" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v2_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="out_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="15" slack="0"/>
<pin id="54" dir="0" index="1" bw="15" slack="0"/>
<pin id="55" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="out_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="15" slack="0"/>
<pin id="62" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="15" slack="0"/>
<pin id="67" dir="0" index="1" bw="5" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_load/2 store_ln121/16 out_load_1/17 store_ln121/31 out_load_2/32 store_ln121/46 out_load_3/47 store_ln121/61 "/>
</bind>
</comp>

<comp id="71" class="1004" name="P1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="17" slack="0"/>
<pin id="75" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
<pin id="118" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P1_load/2 P1_load_1/17 P1_load_2/32 P1_load_3/32 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="15" slack="0"/>
<pin id="88" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/17 "/>
</bind>
</comp>

<comp id="92" class="1004" name="P1_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="17" slack="0"/>
<pin id="96" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_addr_1/17 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/32 "/>
</bind>
</comp>

<comp id="108" class="1004" name="P1_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="17" slack="0"/>
<pin id="112" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_addr_2/32 "/>
</bind>
</comp>

<comp id="120" class="1004" name="P1_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="17" slack="0"/>
<pin id="124" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_addr_3/32 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="15" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_3/47 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="1"/>
<pin id="138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln117_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln117_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln117_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln117_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln119_8_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="15" slack="1"/>
<pin id="171" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_8/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln119_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln119_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="17" slack="1"/>
<pin id="181" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln119_36_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_36/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln119_35_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_35/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln119_37_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_37/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="1"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln121_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/16 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln117_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="15"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln119_38_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_38/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln119_39_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_39/17 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln119_12_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="16"/>
<pin id="229" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_12/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln119_40_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_40/17 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln119_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="17" slack="16"/>
<pin id="239" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_9/17 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln119_42_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="17" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_42/17 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln119_41_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_41/18 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln119_43_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_43/18 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/18 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="1"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_4/19 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln121_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_7/31 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln117_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="30"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_3/32 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln119_44_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_44/32 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln119_45_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_45/32 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln119_15_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="15" slack="31"/>
<pin id="287" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_15/32 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln119_46_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_46/32 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln119_11_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="17" slack="31"/>
<pin id="297" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_11/32 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln119_48_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_48/32 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln117_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="30"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117_4/32 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln119_50_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_50/32 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln119_51_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_51/32 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln119_17_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="15" slack="31"/>
<pin id="321" dir="1" index="2" bw="15" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_17/32 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln119_13_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="17" slack="31"/>
<pin id="326" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_13/32 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln119_54_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="17" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_54/32 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln119_47_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_47/33 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln119_49_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_49/33 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_8_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/33 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_5/34 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln121_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_8/46 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln119_52_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="15"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_52/47 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln119_53_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_53/48 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln119_55_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="15"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_55/48 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_9_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/48 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln121_6/49 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln121_9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_9/61 "/>
</bind>
</comp>

<comp id="384" class="1005" name="v2_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="17" slack="1"/>
<pin id="386" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="v2_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="out_offset_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="1"/>
<pin id="394" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_offset_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="add_ln117_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="408" class="1005" name="out_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="1"/>
<pin id="410" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="P1_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="1"/>
<pin id="415" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="P1_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="1"/>
<pin id="420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="423" class="1005" name="out_addr_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="1"/>
<pin id="425" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="P1_addr_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="17" slack="1"/>
<pin id="430" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="P1_addr_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_7_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="1"/>
<pin id="435" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="438" class="1005" name="out_addr_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="15" slack="1"/>
<pin id="440" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="P1_addr_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="17" slack="1"/>
<pin id="445" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="P1_addr_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln119_17_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="15"/>
<pin id="450" dir="1" index="1" bw="15" slack="15"/>
</pin_list>
<bind>
<opset="add_ln119_17 "/>
</bind>
</comp>

<comp id="453" class="1005" name="P1_addr_3_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="1"/>
<pin id="455" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="P1_addr_3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_8_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="463" class="1005" name="P1_load_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="15"/>
<pin id="465" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="P1_load_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="out_addr_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="1"/>
<pin id="470" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_9_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="1"/>
<pin id="475" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="140" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="140" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="140" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="140" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="152" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="182"><net_src comp="148" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="191"><net_src comp="65" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="216"><net_src comp="136" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="240"><net_src comp="218" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="249"><net_src comp="65" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="78" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="274"><net_src comp="136" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="298"><net_src comp="276" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="308"><net_src comp="136" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="310" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="336"><net_src comp="65" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="78" pin="7"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="364"><net_src comp="65" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="387"><net_src comp="46" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="395"><net_src comp="52" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="406"><net_src comp="162" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="411"><net_src comp="58" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="416"><net_src comp="71" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="421"><net_src comp="196" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="426"><net_src comp="84" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="431"><net_src comp="92" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="436"><net_src comp="254" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="441"><net_src comp="100" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="446"><net_src comp="108" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="451"><net_src comp="318" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="456"><net_src comp="120" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="461"><net_src comp="341" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="466"><net_src comp="78" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="471"><net_src comp="128" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="476"><net_src comp="368" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="374" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v1 | {16 31 46 61 }
 - Input state : 
	Port: add_vectors.1 : P1 | {2 3 17 18 32 33 }
	Port: add_vectors.1 : v1 | {2 3 17 18 32 33 47 48 }
	Port: add_vectors.1 : out_offset | {1 }
	Port: add_vectors.1 : v2 | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln117 : 1
		zext_ln117_3 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		add_ln117 : 1
		add_ln119_8 : 2
		zext_ln119 : 3
		out_addr : 4
		out_load : 5
		add_ln119 : 2
		zext_ln119_36 : 3
		P1_addr : 4
		P1_load : 5
	State 3
		zext_ln119_35 : 1
		zext_ln119_37 : 1
		tmp : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln121 : 1
		store_ln121 : 2
	State 17
		add_ln119_12 : 1
		zext_ln119_40 : 2
		out_addr_1 : 3
		out_load_1 : 4
		add_ln119_9 : 1
		zext_ln119_42 : 2
		P1_addr_1 : 3
		P1_load_1 : 4
	State 18
		zext_ln119_41 : 1
		zext_ln119_43 : 1
		tmp_7 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		trunc_ln121_7 : 1
		store_ln121 : 2
	State 32
		add_ln119_15 : 1
		zext_ln119_46 : 2
		out_addr_2 : 3
		out_load_2 : 4
		add_ln119_11 : 1
		zext_ln119_48 : 2
		P1_addr_2 : 3
		P1_load_2 : 4
		add_ln119_17 : 1
		add_ln119_13 : 1
		zext_ln119_54 : 2
		P1_addr_3 : 3
		P1_load_3 : 4
	State 33
		zext_ln119_47 : 1
		zext_ln119_49 : 1
		tmp_8 : 2
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		trunc_ln121_8 : 1
		store_ln121 : 2
	State 47
		out_addr_3 : 1
		out_load_3 : 2
	State 48
		zext_ln119_53 : 1
		tmp_9 : 2
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		trunc_ln121_9 : 1
		store_ln121 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_202         |   118   |    53   |
|   urem   |         grp_fu_260         |   118   |    53   |
|          |         grp_fu_347         |   118   |    53   |
|          |         grp_fu_374         |   118   |    53   |
|----------|----------------------------|---------|---------|
|          |      add_ln117_fu_162      |    0    |    14   |
|          |     add_ln119_8_fu_168     |    0    |    20   |
|          |      add_ln119_fu_178      |    0    |    24   |
|          |         tmp_fu_196         |    0    |    15   |
|          |     add_ln119_12_fu_226    |    0    |    20   |
|          |     add_ln119_9_fu_236     |    0    |    24   |
|    add   |        tmp_7_fu_254        |    0    |    15   |
|          |     add_ln119_15_fu_284    |    0    |    20   |
|          |     add_ln119_11_fu_294    |    0    |    24   |
|          |     add_ln119_17_fu_318    |    0    |    20   |
|          |     add_ln119_13_fu_323    |    0    |    24   |
|          |        tmp_8_fu_341        |    0    |    15   |
|          |        tmp_9_fu_368        |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln117_fu_156     |    0    |    10   |
|----------|----------------------------|---------|---------|
|   read   |     v2_read_read_fu_46     |    0    |    0    |
|          | out_offset_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln117_fu_148     |    0    |    0    |
|          |     zext_ln117_3_fu_152    |    0    |    0    |
|          |      zext_ln119_fu_173     |    0    |    0    |
|          |    zext_ln119_36_fu_183    |    0    |    0    |
|          |    zext_ln119_35_fu_188    |    0    |    0    |
|          |    zext_ln119_37_fu_192    |    0    |    0    |
|          |    zext_ln119_38_fu_218    |    0    |    0    |
|          |    zext_ln119_39_fu_222    |    0    |    0    |
|          |    zext_ln119_40_fu_231    |    0    |    0    |
|          |    zext_ln119_42_fu_241    |    0    |    0    |
|          |    zext_ln119_41_fu_246    |    0    |    0    |
|   zext   |    zext_ln119_43_fu_250    |    0    |    0    |
|          |    zext_ln119_44_fu_276    |    0    |    0    |
|          |    zext_ln119_45_fu_280    |    0    |    0    |
|          |    zext_ln119_46_fu_289    |    0    |    0    |
|          |    zext_ln119_48_fu_299    |    0    |    0    |
|          |    zext_ln119_50_fu_310    |    0    |    0    |
|          |    zext_ln119_51_fu_314    |    0    |    0    |
|          |    zext_ln119_54_fu_328    |    0    |    0    |
|          |    zext_ln119_47_fu_333    |    0    |    0    |
|          |    zext_ln119_49_fu_337    |    0    |    0    |
|          |    zext_ln119_52_fu_357    |    0    |    0    |
|          |    zext_ln119_53_fu_361    |    0    |    0    |
|          |    zext_ln119_55_fu_365    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln121_fu_207     |    0    |    0    |
|   trunc  |    trunc_ln121_7_fu_265    |    0    |    0    |
|          |    trunc_ln121_8_fu_352    |    0    |    0    |
|          |    trunc_ln121_9_fu_379    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       or_ln117_fu_212      |    0    |    0    |
|    or    |      or_ln117_3_fu_270     |    0    |    0    |
|          |      or_ln117_4_fu_304     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   472   |   472   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   P1_addr_1_reg_428   |   17   |
|   P1_addr_2_reg_443   |   17   |
|   P1_addr_3_reg_453   |   17   |
|    P1_addr_reg_413    |   17   |
|   P1_load_3_reg_463   |    8   |
|   add_ln117_reg_403   |    6   |
|  add_ln119_17_reg_448 |   15   |
|       i_reg_136       |    6   |
|   out_addr_1_reg_423  |   15   |
|   out_addr_2_reg_438  |   15   |
|   out_addr_3_reg_468  |   15   |
|    out_addr_reg_408   |   15   |
|out_offset_read_reg_392|   15   |
|     tmp_7_reg_433     |    9   |
|     tmp_8_reg_458     |    9   |
|     tmp_9_reg_473     |    9   |
|      tmp_reg_418      |    9   |
|    v2_read_reg_384    |   17   |
+-----------------------+--------+
|         Total         |   231  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   8  |  15  |   120  ||    42   |
| grp_access_fu_65 |  p1  |   4  |   5  |   20   ||    20   |
| grp_access_fu_78 |  p0  |   6  |  17  |   102  ||    31   |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_136    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   254  ||  9.3716 ||   111   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   472  |   472  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   111  |
|  Register |    -   |   231  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   703  |   583  |
+-----------+--------+--------+--------+
