{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@98:108@HdlStmAssign", "wire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n\t.clk(m_axi_aclk),\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@95:105", "wire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\nsplitter #(\n"], ["hdl/library/axi_dmac/src_axi_mm.v@94:104", "\nwire address_enabled;\n\nwire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\n"], ["hdl/library/axi_dmac/src_axi_mm.v@97:107", "wire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n"]], "Diff Content": {"Delete": [], "Add": [[103, "assign response_valid = 1'b0;\n"], [103, "assign response_resp = RESP_OKAY;\n"]]}}