// Seed: 3692390653
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    output wor  id_2,
    input  tri0 id_3
);
  assign id_1 = id_0;
  assign id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7,
    output uwire id_8,
    input supply0 id_9,
    output wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    input tri1 id_15,
    inout logic id_16
);
  final
    if (1) begin : LABEL_0
      if (1) id_16 <= id_2;
      id_0 = $realtime;
    end
  module_0 modCall_1 (
      id_6,
      id_8,
      id_4,
      id_5
  );
endmodule
