 ==  Bambu executed with: bambu -O2 -falign-loops -fno-cse-follow-jumps -fno-dce -fno-gcse-lm -fno-inline-functions-called-once -fno-schedule-insns2 -fno-tree-ccp -fno-tree-copyrename -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_22 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 11
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 1280
    Internally allocated memory: 1280
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.20 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.25 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.13 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.14 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 40
    Minimum slack: 0.98279999599999901
    Estimated max frequency (MHz): 248.92960246049023
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 38
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function find_min:
    Number of control steps: 32
    Minimum slack: 0.0419999970000281
    Estimated max frequency (MHz): 201.69423142293726
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function find_min:
    Number of states: 30
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 33
    Minimum slack: 1.1127999949999996
    Estimated max frequency (MHz): 257.2545788006089
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 31
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 55
    Minimum slack: 0.12424999900000178
    Estimated max frequency (MHz): 205.09665175509485
  Time to perform scheduling: 0.05 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 53
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:76/141
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:97/177
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:74/119
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:135/180
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 67
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 84
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 34
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 92
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 42 registers(LB:26)
  Time to perform register binding: 0.01 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:26)
  Time to perform register binding: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 56 registers(LB:26)
  Time to perform register binding: 0.01 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 116
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 579
    Estimated area of MUX21: 168
    Total estimated area: 747
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.03 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 56 registers(LB:26)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 28
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 343

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:35)
  Time to perform register binding: 0.02 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 73 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 73 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 159
    Number of possible conflicts for possible false paths introduced by resource sharing: 33
    Estimated resources area (no Muxes and address logic): 1868
    Estimated area of MUX21: 265
    Total estimated area: 2133
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.03 seconds
  Time to perform module binding: 0.05 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 73 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 43
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 541

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.12 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 65
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.06 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 65
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:125/181
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 69
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 105
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 431
    Estimated area of MUX21: 167
    Total estimated area: 598
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:23)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 22
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 147

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 61 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 62 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 153
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9209
    Estimated area of MUX21: 463
    Total estimated area: 9672
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 62 registers(LB:35)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 34
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function kruskal: 565

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 81 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 75 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 75 registers(LB:44)
  Time to perform register binding: 0.02 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 157
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 748
    Estimated area of MUX21: 389.16666666666669
    Total estimated area: 1137.1666666666667
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.06 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 75 registers(LB:44)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 51
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 652

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function main:
    Number of control steps: 10
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 11
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:15/19
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 17
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7867
    Estimated area of MUX21: 132
    Total estimated area: 7999
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:5)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 3
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 46
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_22/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 4001 cycles
  Number of executions     : 1
  Average execution        : 4001 cycles
