{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y_timed_input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 53>, 0>&",
      "srcSize": "848",
      "hwRefs": [{
          "type": "interface",
          "interface": "y_timed_input",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer10_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<nnet::array<ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>, 1>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "layer10_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_compile -complex-mul-dsp=0",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "0.625",
    "IsCombinational": "0",
    "II": "1272",
    "Latency": "1274"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113689642",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd",
      "impl\/vhdl\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s.vhd",
      "impl\/vhdl\/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s.vhd",
      "impl\/vhdl\/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem.vhd",
      "impl\/vhdl\/myproject_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd",
      "impl\/vhdl\/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_outidx_ROM_AeOg.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_w10_ROM_AUTOfYi.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_outidx_ROM_AHfu.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_w13_ROM_AUTOIfE.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_outidx_1_ROMbkb.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_w2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_outidx_2_RObkb.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_w2_ROM_AUTOcud.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_w16_ROM_AUTOJfO.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_w10_ROM_AUTeOg.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_outidx_ROM_cud.vhd",
      "impl\/vhdl\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_w6_ROM_AUTOdEe.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rcU.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_sc4.vhd",
      "impl\/vhdl\/myproject_fifo_w16_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w16_d150_A.vhd",
      "impl\/vhdl\/myproject_fifo_w40_d104_A.vhd",
      "impl\/vhdl\/myproject_fifo_w45_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w48_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w64_d24_A.vhd",
      "impl\/vhdl\/myproject_fifo_w64_d48_A.vhd",
      "impl\/vhdl\/myproject_fifo_w64_d104_A.vhd",
      "impl\/vhdl\/myproject_fifo_w70_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w70_d24_A.vhd",
      "impl\/vhdl\/myproject_fifo_w112_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w112_d6_S.vhd",
      "impl\/vhdl\/myproject_fifo_w112_d24_A.vhd",
      "impl\/vhdl\/myproject_fifo_w180_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w192_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w240_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w256_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w360_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w384_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w480_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w512_d1_S.vhd",
      "impl\/vhdl\/myproject_fifo_w688_d1_S.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/myproject_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_3u_linear_config11_s.vhd",
      "impl\/vhdl\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_16u_linear_config7_s.vhd",
      "impl\/vhdl\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_32u_linear_config3_s.vhd",
      "impl\/vhdl\/myproject_mul_10s_10ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_10s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_14ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_17s_31_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_13ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_14ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_18s_17ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mux_3_2_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_4_2_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_7_3_10_1_1.vhd",
      "impl\/vhdl\/myproject_mux_7_3_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_9_4_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_12_4_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_16_4_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_16_4_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_24_5_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_32_5_15_1_1.vhd",
      "impl\/vhdl\/myproject_mux_32_5_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_36_6_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_43_6_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_53_6_16_1_1.vhd",
      "impl\/vhdl\/myproject_mux_105_7_16_1_1.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_ufixed_16u_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd",
      "impl\/vhdl\/myproject_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.vhd",
      "impl\/vhdl\/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.vhd",
      "impl\/vhdl\/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi.vhd",
      "impl\/vhdl\/myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s.vhd",
      "impl\/vhdl\/myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde.vhd",
      "impl\/vhdl\/myproject_regslice_both.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_15_0_4_0_0_16u_relu_config8_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_array_ap_fixed_32u_array_ap_ufixed_15_0_4_0_0_32u_relu_config4_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.vhd",
      "impl\/vhdl\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_p_ZZN4nnet26conv_2d_jbC.vhd",
      "impl\/vhdl\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s.vhd",
      "impl\/vhdl\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_RKfY.vhd",
      "impl\/vhdl\/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_exp_tablg8j.vhd",
      "impl\/vhdl\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_invert_thbi.vhd",
      "impl\/vhdl\/myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0.vhd",
      "impl\/vhdl\/myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0.vhd",
      "impl\/vhdl\/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0.vhd",
      "impl\/vhdl\/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0.vhd",
      "impl\/vhdl\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_3u_linear_config11_U0.vhd",
      "impl\/vhdl\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_16u_linear_config7_U0.vhd",
      "impl\/vhdl\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_32u_linear_config3_U0.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_U0.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14lbW.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13ibs.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_ufixed_16u_array_ap_fixed_16_6_5_3_0_16u_config9ncg.vhd",
      "impl\/vhdl\/myproject_start_for_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5kbM.vhd",
      "impl\/vhdl\/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configLf8.vhd",
      "impl\/vhdl\/myproject_start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_configNgs.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9g8j.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_15_0_4_0_0_16u_relu_config8mb6.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5fYi.vhd",
      "impl\/vhdl\/myproject_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_15_0_4_0_0_32u_relu_config4jbC.vhd",
      "impl\/vhdl\/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0.vhd",
      "impl\/vhdl\/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_U0.vhd",
      "impl\/vhdl\/myproject_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2Mgi.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_1u_config19_Pipeline_PadBottomWidth.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_4u_config20_Pipeline_PadBottomWidth.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadMain.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadTopWidth.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config20_Pipeline_PadMain.vhd",
      "impl\/vhdl\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config20_Pipeline_PadTopWidth.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.v",
      "impl\/verilog\/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s.v",
      "impl\/verilog\/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s.v",
      "impl\/verilog\/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem.v",
      "impl\/verilog\/myproject_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.v",
      "impl\/verilog\/myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_outidx_ROM_AeOg.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_outidx_ROM_AeOg.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_w10_ROM_AUTOfYi.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_w10_ROM_AUTOfYi.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_outidx_ROM_AHfu.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_outidx_ROM_AHfu.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_w13_ROM_AUTOIfE.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s_w13_ROM_AUTOIfE.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_outidx_1_ROMbkb.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_outidx_1_ROMbkb.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_w2_ROM_AUTO_1R.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s_w2_ROM_AUTO_1R.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_outidx_2_RObkb.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_outidx_2_RObkb.v",
      "impl\/verilog\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_w2_ROM_AUTOcud.dat",
      "impl\/verilog\/myproject_dense_array_ap_fixed_105u_array_ap_fixed_16_6_5_3_0_32u_config2_s_w2_ROM_AUTOcud.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_w16_ROM_AUTOJfO.dat",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_w16_ROM_AUTOJfO.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_w10_ROM_AUTeOg.dat",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s_w10_ROM_AUTeOg.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_outidx_ROM_cud.dat",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_outidx_ROM_cud.v",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_w6_ROM_AUTOdEe.dat",
      "impl\/verilog\/myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_w6_ROM_AUTOdEe.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe.dat",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg.dat",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rcU.dat",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_outidx_rcU.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_sc4.dat",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_sc4.v",
      "impl\/verilog\/myproject_fifo_w16_d1_S.v",
      "impl\/verilog\/myproject_fifo_w16_d150_A.v",
      "impl\/verilog\/myproject_fifo_w40_d104_A.v",
      "impl\/verilog\/myproject_fifo_w45_d1_S.v",
      "impl\/verilog\/myproject_fifo_w48_d1_S.v",
      "impl\/verilog\/myproject_fifo_w64_d24_A.v",
      "impl\/verilog\/myproject_fifo_w64_d48_A.v",
      "impl\/verilog\/myproject_fifo_w64_d104_A.v",
      "impl\/verilog\/myproject_fifo_w70_d1_S.v",
      "impl\/verilog\/myproject_fifo_w70_d24_A.v",
      "impl\/verilog\/myproject_fifo_w112_d1_S.v",
      "impl\/verilog\/myproject_fifo_w112_d6_S.v",
      "impl\/verilog\/myproject_fifo_w112_d24_A.v",
      "impl\/verilog\/myproject_fifo_w180_d1_S.v",
      "impl\/verilog\/myproject_fifo_w192_d1_S.v",
      "impl\/verilog\/myproject_fifo_w240_d1_S.v",
      "impl\/verilog\/myproject_fifo_w256_d1_S.v",
      "impl\/verilog\/myproject_fifo_w360_d1_S.v",
      "impl\/verilog\/myproject_fifo_w384_d1_S.v",
      "impl\/verilog\/myproject_fifo_w480_d1_S.v",
      "impl\/verilog\/myproject_fifo_w512_d1_S.v",
      "impl\/verilog\/myproject_fifo_w688_d1_S.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe.v",
      "impl\/verilog\/myproject_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_3u_linear_config11_s.v",
      "impl\/verilog\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_16u_linear_config7_s.v",
      "impl\/verilog\/myproject_linear_array_array_ap_fixed_16_6_5_3_0_32u_linear_config3_s.v",
      "impl\/verilog\/myproject_mul_10s_10ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_9s_24_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_10s_25_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_14ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_17s_31_1_1.v",
      "impl\/verilog\/myproject_mul_16s_9s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_10s_24_1_1.v",
      "impl\/verilog\/myproject_mul_16s_13ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_16s_14ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_18s_17ns_26_1_1.v",
      "impl\/verilog\/myproject_mux_3_2_15_1_1.v",
      "impl\/verilog\/myproject_mux_4_2_15_1_1.v",
      "impl\/verilog\/myproject_mux_7_3_10_1_1.v",
      "impl\/verilog\/myproject_mux_7_3_15_1_1.v",
      "impl\/verilog\/myproject_mux_9_4_16_1_1.v",
      "impl\/verilog\/myproject_mux_12_4_15_1_1.v",
      "impl\/verilog\/myproject_mux_16_4_15_1_1.v",
      "impl\/verilog\/myproject_mux_16_4_16_1_1.v",
      "impl\/verilog\/myproject_mux_24_5_15_1_1.v",
      "impl\/verilog\/myproject_mux_32_5_15_1_1.v",
      "impl\/verilog\/myproject_mux_32_5_16_1_1.v",
      "impl\/verilog\/myproject_mux_36_6_16_1_1.v",
      "impl\/verilog\/myproject_mux_43_6_16_1_1.v",
      "impl\/verilog\/myproject_mux_53_6_16_1_1.v",
      "impl\/verilog\/myproject_mux_105_7_16_1_1.v",
      "impl\/verilog\/myproject_normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_ufixed_16u_array_ap_fixed_16_6_5_3_0_16u_config9_s.v",
      "impl\/verilog\/myproject_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.v",
      "impl\/verilog\/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s.v",
      "impl\/verilog\/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_void_pfYi.v",
      "impl\/verilog\/myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s.v",
      "impl\/verilog\/myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s_void_ptde.v",
      "impl\/verilog\/myproject_regslice_both.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_15_0_4_0_0_16u_relu_config8_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_array_ap_fixed_32u_array_ap_ufixed_15_0_4_0_0_32u_relu_config4_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s.v",
      "impl\/verilog\/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s_p_ZZN4nnet26conv_2d_jbC.v",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s.v",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_RKfY.dat",
      "impl\/verilog\/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_RKfY.v",
      "impl\/verilog\/myproject_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s.v",
      "impl\/verilog\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s.v",
      "impl\/verilog\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_exp_tablg8j.dat",
      "impl\/verilog\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_exp_tablg8j.v",
      "impl\/verilog\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_invert_thbi.dat",
      "impl\/verilog\/myproject_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_s_invert_thbi.v",
      "impl\/verilog\/myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0.v",
      "impl\/verilog\/myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0.v",
      "impl\/verilog\/myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0.v",
      "impl\/verilog\/myproject_start_for_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0.v",
      "impl\/verilog\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_3u_linear_config11_U0.v",
      "impl\/verilog\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_16u_linear_config7_U0.v",
      "impl\/verilog\/myproject_start_for_linear_array_array_ap_fixed_16_6_5_3_0_32u_linear_config3_U0.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_fixed_3u_array_ap_fixed_15_5_5_3_0_3u_config15_U0.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_fixed_16u_array_ap_fixed_15_5_5_3_0_16u_config14lbW.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13ibs.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_ufixed_16u_array_ap_fixed_16_6_5_3_0_16u_config9ncg.v",
      "impl\/verilog\/myproject_start_for_normalize_array_ap_ufixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5kbM.v",
      "impl\/verilog\/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configLf8.v",
      "impl\/verilog\/myproject_start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_configNgs.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9g8j.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_15_0_4_0_0_16u_relu_config8mb6.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5fYi.v",
      "impl\/verilog\/myproject_start_for_relu_array_ap_fixed_32u_array_ap_ufixed_15_0_4_0_0_32u_relu_config4jbC.v",
      "impl\/verilog\/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0.v",
      "impl\/verilog\/myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config12_U0.v",
      "impl\/verilog\/myproject_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2Mgi.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_1u_config19_Pipeline_PadBottomWidth.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_4u_config20_Pipeline_PadBottomWidth.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadMain.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadTopWidth.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config20_Pipeline_PadMain.v",
      "impl\/verilog\/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_4u_config20_Pipeline_PadTopWidth.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "y_timed_input": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "848",
      "portPrefix": "y_timed_input_",
      "ports": [
        "y_timed_input_TDATA",
        "y_timed_input_TREADY",
        "y_timed_input_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "y_timed_input"
        }]
    },
    "layer10_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "layer10_out_",
      "ports": [
        "layer10_out_TDATA",
        "layer10_out_TREADY",
        "layer10_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "layer10_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "y_timed_input:layer10_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "y_timed_input_TDATA": {
      "dir": "in",
      "width": "848"
    },
    "y_timed_input_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "y_timed_input_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer10_out_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer10_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer10_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s",
          "InstanceName": "dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_U0"
        },
        {
          "ModuleName": "normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s",
          "InstanceName": "normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_U0"
        },
        {
          "ModuleName": "relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s",
          "InstanceName": "relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_U0"
        },
        {
          "ModuleName": "dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s",
          "InstanceName": "dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_U0"
        },
        {
          "ModuleName": "normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s",
          "InstanceName": "normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_U0"
        },
        {
          "ModuleName": "relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s",
          "InstanceName": "relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_U0"
        },
        {
          "ModuleName": "dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s",
          "InstanceName": "dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_U0"
        }
      ]
    },
    "Info": {
      "dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_array_ap_fixed_53u_array_ap_fixed_16_6_5_3_0_24u_config2_s": {
        "Latency": {
          "LatencyBest": "1274",
          "LatencyAvg": "1274",
          "LatencyWorst": "1275",
          "PipelineII": "1272",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.362"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "1272",
            "Latency": "1274",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2543",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3321",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "23",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "762",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1204",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_24u_array_ap_ufixed_15_0_4_0_0_24u_relu_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.901"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1622",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s": {
        "Latency": {
          "LatencyBest": "290",
          "LatencyAvg": "290",
          "LatencyWorst": "291",
          "PipelineII": "288",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.771"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "288",
            "Latency": "290",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "854",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1805",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.212"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "366",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "633",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_12u_array_ap_ufixed_15_0_4_0_0_12u_relu_config9_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.933"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "830",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_ufixed_12u_array_ap_fixed_16_6_5_3_0_1u_config10_s": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "15",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.694"
        },
        "Loops": [{
            "Name": "ReuseLoop",
            "TripCount": "12",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "668",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "628",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "1274",
          "LatencyAvg": "1274",
          "LatencyWorst": "1275",
          "PipelineII": "1272",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.212"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "DSP": "5",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "9831",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "12394",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-14 11:42:39 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
