

================================================================
== Vitis HLS Report for 'stencil'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39070|    39070|  0.195 ms|  0.195 ms|  39071|  39071|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132  |stencil_Pipeline_stencil_label1_stencil_label2  |    39064|    39064|  0.195 ms|  0.195 ms|  39064|  39064|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    27|      537|      878|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      296|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    27|      833|      978|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132  |stencil_Pipeline_stencil_label1_stencil_label2  |        0|  27|  537|  878|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|  27|  537|  878|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |filter_address0  |  31|          6|    4|         24|
    |filter_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 100|         19|    9|         52|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   7|   0|    7|          0|
    |filter_load_1_reg_171                                                   |  32|   0|   32|          0|
    |filter_load_2_reg_176                                                   |  32|   0|   32|          0|
    |filter_load_3_reg_191                                                   |  32|   0|   32|          0|
    |filter_load_4_reg_196                                                   |  32|   0|   32|          0|
    |filter_load_5_reg_211                                                   |  32|   0|   32|          0|
    |filter_load_6_reg_216                                                   |  32|   0|   32|          0|
    |filter_load_7_reg_231                                                   |  32|   0|   32|          0|
    |filter_load_8_reg_236                                                   |  32|   0|   32|          0|
    |filter_load_reg_156                                                     |  32|   0|   32|          0|
    |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 296|   0|  296|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|orig_address0    |  out|   13|   ap_memory|          orig|         array|
|orig_ce0         |  out|    1|   ap_memory|          orig|         array|
|orig_q0          |   in|   32|   ap_memory|          orig|         array|
|orig_address1    |  out|   13|   ap_memory|          orig|         array|
|orig_ce1         |  out|    1|   ap_memory|          orig|         array|
|orig_q1          |   in|   32|   ap_memory|          orig|         array|
|sol_address0     |  out|   13|   ap_memory|           sol|         array|
|sol_ce0          |  out|    1|   ap_memory|           sol|         array|
|sol_we0          |  out|    1|   ap_memory|           sol|         array|
|sol_d0           |  out|   32|   ap_memory|           sol|         array|
|filter_address0  |  out|    4|   ap_memory|        filter|         array|
|filter_ce0       |  out|    1|   ap_memory|        filter|         array|
|filter_q0        |   in|   32|   ap_memory|        filter|         array|
|filter_address1  |  out|    4|   ap_memory|        filter|         array|
|filter_ce1       |  out|    1|   ap_memory|        filter|         array|
|filter_q1        |   in|   32|   ap_memory|        filter|         array|
+-----------------+-----+-----+------------+--------------+--------------+

