
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011e  00800200  00001ca4  00001d38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001ca4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  0080031e  0080031e  00001e56  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e56  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000340  00000000  00000000  00001eb2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000026ab  00000000  00000000  000021f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001403  00000000  00000000  0000489d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001b08  00000000  00000000  00005ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007b0  00000000  00000000  000077a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000868  00000000  00000000  00007f58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000015e5  00000000  00000000  000087c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000250  00000000  00000000  00009da5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	a7 c1       	rjmp	.+846    	; 0x35c <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	3a c4       	rjmp	.+2164   	; 0x8b2 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ee c6       	rjmp	.+3548   	; 0xe7a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	58 07       	cpc	r21, r24
      e6:	aa 07       	cpc	r26, r26
      e8:	aa 07       	cpc	r26, r26
      ea:	aa 07       	cpc	r26, r26
      ec:	aa 07       	cpc	r26, r26
      ee:	aa 07       	cpc	r26, r26
      f0:	aa 07       	cpc	r26, r26
      f2:	aa 07       	cpc	r26, r26
      f4:	58 07       	cpc	r21, r24
      f6:	aa 07       	cpc	r26, r26
      f8:	aa 07       	cpc	r26, r26
      fa:	aa 07       	cpc	r26, r26
      fc:	aa 07       	cpc	r26, r26
      fe:	aa 07       	cpc	r26, r26
     100:	aa 07       	cpc	r26, r26
     102:	aa 07       	cpc	r26, r26
     104:	5a 07       	cpc	r21, r26
     106:	aa 07       	cpc	r26, r26
     108:	aa 07       	cpc	r26, r26
     10a:	aa 07       	cpc	r26, r26
     10c:	aa 07       	cpc	r26, r26
     10e:	aa 07       	cpc	r26, r26
     110:	aa 07       	cpc	r26, r26
     112:	aa 07       	cpc	r26, r26
     114:	aa 07       	cpc	r26, r26
     116:	aa 07       	cpc	r26, r26
     118:	aa 07       	cpc	r26, r26
     11a:	aa 07       	cpc	r26, r26
     11c:	aa 07       	cpc	r26, r26
     11e:	aa 07       	cpc	r26, r26
     120:	aa 07       	cpc	r26, r26
     122:	aa 07       	cpc	r26, r26
     124:	5a 07       	cpc	r21, r26
     126:	aa 07       	cpc	r26, r26
     128:	aa 07       	cpc	r26, r26
     12a:	aa 07       	cpc	r26, r26
     12c:	aa 07       	cpc	r26, r26
     12e:	aa 07       	cpc	r26, r26
     130:	aa 07       	cpc	r26, r26
     132:	aa 07       	cpc	r26, r26
     134:	aa 07       	cpc	r26, r26
     136:	aa 07       	cpc	r26, r26
     138:	aa 07       	cpc	r26, r26
     13a:	aa 07       	cpc	r26, r26
     13c:	aa 07       	cpc	r26, r26
     13e:	aa 07       	cpc	r26, r26
     140:	aa 07       	cpc	r26, r26
     142:	aa 07       	cpc	r26, r26
     144:	a6 07       	cpc	r26, r22
     146:	aa 07       	cpc	r26, r26
     148:	aa 07       	cpc	r26, r26
     14a:	aa 07       	cpc	r26, r26
     14c:	aa 07       	cpc	r26, r26
     14e:	aa 07       	cpc	r26, r26
     150:	aa 07       	cpc	r26, r26
     152:	aa 07       	cpc	r26, r26
     154:	83 07       	cpc	r24, r19
     156:	aa 07       	cpc	r26, r26
     158:	aa 07       	cpc	r26, r26
     15a:	aa 07       	cpc	r26, r26
     15c:	aa 07       	cpc	r26, r26
     15e:	aa 07       	cpc	r26, r26
     160:	aa 07       	cpc	r26, r26
     162:	aa 07       	cpc	r26, r26
     164:	aa 07       	cpc	r26, r26
     166:	aa 07       	cpc	r26, r26
     168:	aa 07       	cpc	r26, r26
     16a:	aa 07       	cpc	r26, r26
     16c:	aa 07       	cpc	r26, r26
     16e:	aa 07       	cpc	r26, r26
     170:	aa 07       	cpc	r26, r26
     172:	aa 07       	cpc	r26, r26
     174:	77 07       	cpc	r23, r23
     176:	aa 07       	cpc	r26, r26
     178:	aa 07       	cpc	r26, r26
     17a:	aa 07       	cpc	r26, r26
     17c:	aa 07       	cpc	r26, r26
     17e:	aa 07       	cpc	r26, r26
     180:	aa 07       	cpc	r26, r26
     182:	aa 07       	cpc	r26, r26
     184:	95 07       	cpc	r25, r21

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ea       	ldi	r30, 0xA4	; 164
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 31       	cpi	r26, 0x1E	; 30
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae e1       	ldi	r26, 0x1E	; 30
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 35       	cpi	r26, 0x56	; 86
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	4a d2       	rcall	.+1172   	; 0x656 <main>
     1c2:	0c 94 50 0e 	jmp	0x1ca0	; 0x1ca0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
 */ 

#include "CAN.h"

void CAN_init(uint8_t mode){
	mcp2515_init(mode);
     1c8:	ac d2       	rcall	.+1368   	; 0x722 <mcp2515_init>
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	8b e2       	ldi	r24, 0x2B	; 43
     1ce:	71 d2       	rcall	.+1250   	; 0x6b2 <mcp2515_write>

	cli(); // Disable global interrupts
     1d0:	f8 94       	cli

	set_bit(EIMSK,INT2); // Enable interrupt 2
     1d2:	ea 9a       	sbi	0x1d, 2	; 29
	set_bit(EIFR,INTF2); // Clear intrerrupt flag 2
     1d4:	e2 9a       	sbi	0x1c, 2	; 28

	sei(); // Enable global interrupts
     1d6:	78 94       	sei
     1d8:	08 95       	ret

000001da <CAN_message_send>:
	
}
void CAN_message_send(CAN_message* msg){
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	ec 01       	movw	r28, r24
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); 
     1e2:	68 81       	ld	r22, Y
     1e4:	79 81       	ldd	r23, Y+1	; 0x01
     1e6:	76 95       	lsr	r23
     1e8:	67 95       	ror	r22
     1ea:	76 95       	lsr	r23
     1ec:	67 95       	ror	r22
     1ee:	76 95       	lsr	r23
     1f0:	67 95       	ror	r22
     1f2:	81 e3       	ldi	r24, 0x31	; 49
     1f4:	5e d2       	rcall	.+1212   	; 0x6b2 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
     1f6:	68 81       	ld	r22, Y
     1f8:	62 95       	swap	r22
     1fa:	66 0f       	add	r22, r22
     1fc:	60 7e       	andi	r22, 0xE0	; 224
     1fe:	82 e3       	ldi	r24, 0x32	; 50
     200:	58 d2       	rcall	.+1200   	; 0x6b2 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, (msg->length));
     202:	6a 81       	ldd	r22, Y+2	; 0x02
     204:	85 e3       	ldi	r24, 0x35	; 53
     206:	55 d2       	rcall	.+1194   	; 0x6b2 <mcp2515_write>
	
	for (uint8_t i = 0; i < msg->length; i++){
     208:	8a 81       	ldd	r24, Y+2	; 0x02
     20a:	88 23       	and	r24, r24
     20c:	61 f0       	breq	.+24     	; 0x226 <CAN_message_send+0x4c>
     20e:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
     210:	fe 01       	movw	r30, r28
     212:	e1 0f       	add	r30, r17
     214:	f1 1d       	adc	r31, r1
     216:	63 81       	ldd	r22, Z+3	; 0x03
     218:	86 e3       	ldi	r24, 0x36	; 54
     21a:	81 0f       	add	r24, r17
     21c:	4a d2       	rcall	.+1172   	; 0x6b2 <mcp2515_write>
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); 
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
	mcp2515_write(MCP_TXB0DLC, (msg->length));
	
	for (uint8_t i = 0; i < msg->length; i++){
     21e:	1f 5f       	subi	r17, 0xFF	; 255
     220:	8a 81       	ldd	r24, Y+2	; 0x02
     222:	18 17       	cp	r17, r24
     224:	a8 f3       	brcs	.-22     	; 0x210 <CAN_message_send+0x36>
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
	}
	mcp2515_request_to_send(MCP_RTS_TX0);
     226:	81 e8       	ldi	r24, 0x81	; 129
     228:	57 d2       	rcall	.+1198   	; 0x6d8 <mcp2515_request_to_send>
}
     22a:	df 91       	pop	r29
     22c:	cf 91       	pop	r28
     22e:	1f 91       	pop	r17
     230:	08 95       	ret

00000232 <CAN_receive>:

uint8_t CAN_receive(CAN_message* msg){
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	ec 01       	movw	r28, r24
	if (CAN_int_flag){
     23a:	80 91 1e 03 	lds	r24, 0x031E
     23e:	88 23       	and	r24, r24
     240:	71 f1       	breq	.+92     	; 0x29e <CAN_receive+0x6c>
		uint8_t IDHI = mcp2515_read(MCP_RXB0SIDH); //(msg->id)>>3);
     242:	81 e6       	ldi	r24, 0x61	; 97
     244:	2b d2       	rcall	.+1110   	; 0x69c <mcp2515_read>
     246:	18 2f       	mov	r17, r24
		uint8_t IDLO = mcp2515_read(MCP_RXB0SIDL); //5<<(msg->id));
     248:	82 e6       	ldi	r24, 0x62	; 98
     24a:	28 d2       	rcall	.+1104   	; 0x69c <mcp2515_read>
		msg->id = (IDHI << 3| IDLO >> 5);
     24c:	48 2f       	mov	r20, r24
     24e:	42 95       	swap	r20
     250:	46 95       	lsr	r20
     252:	47 70       	andi	r20, 0x07	; 7
     254:	21 2f       	mov	r18, r17
     256:	30 e0       	ldi	r19, 0x00	; 0
     258:	c9 01       	movw	r24, r18
     25a:	88 0f       	add	r24, r24
     25c:	99 1f       	adc	r25, r25
     25e:	88 0f       	add	r24, r24
     260:	99 1f       	adc	r25, r25
     262:	88 0f       	add	r24, r24
     264:	99 1f       	adc	r25, r25
     266:	84 2b       	or	r24, r20
     268:	99 83       	std	Y+1, r25	; 0x01
     26a:	88 83       	st	Y, r24
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
     26c:	85 e6       	ldi	r24, 0x65	; 101
     26e:	16 d2       	rcall	.+1068   	; 0x69c <mcp2515_read>
		msg->length = length;
     270:	8a 83       	std	Y+2, r24	; 0x02
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     272:	88 23       	and	r24, r24
     274:	61 f0       	breq	.+24     	; 0x28e <CAN_receive+0x5c>
     276:	10 e0       	ldi	r17, 0x00	; 0
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
     278:	86 e6       	ldi	r24, 0x66	; 102
     27a:	81 0f       	add	r24, r17
     27c:	0f d2       	rcall	.+1054   	; 0x69c <mcp2515_read>
     27e:	fe 01       	movw	r30, r28
     280:	e1 0f       	add	r30, r17
     282:	f1 1d       	adc	r31, r1
     284:	83 83       	std	Z+3, r24	; 0x03
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
		msg->length = length;
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     286:	1f 5f       	subi	r17, 0xFF	; 255
     288:	8a 81       	ldd	r24, Y+2	; 0x02
     28a:	18 17       	cp	r17, r24
     28c:	a8 f3       	brcs	.-22     	; 0x278 <CAN_receive+0x46>
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
		}
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00); // reset interrupt flag
     28e:	40 e0       	ldi	r20, 0x00	; 0
     290:	61 e0       	ldi	r22, 0x01	; 1
     292:	8c e2       	ldi	r24, 0x2C	; 44
     294:	25 d2       	rcall	.+1098   	; 0x6e0 <mcp2515_bit_modify>
		CAN_int_flag = 0;
     296:	10 92 1e 03 	sts	0x031E, r1
		//CAN_print(msg);
		return 1;
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	01 c0       	rjmp	.+2      	; 0x2a0 <CAN_receive+0x6e>
	}
	return 0;
     29e:	80 e0       	ldi	r24, 0x00	; 0
}
     2a0:	df 91       	pop	r29
     2a2:	cf 91       	pop	r28
     2a4:	1f 91       	pop	r17
     2a6:	08 95       	ret

000002a8 <CAN_print>:

void CAN_print(CAN_message* msg){
     2a8:	cf 92       	push	r12
     2aa:	df 92       	push	r13
     2ac:	ef 92       	push	r14
     2ae:	ff 92       	push	r15
     2b0:	0f 93       	push	r16
     2b2:	1f 93       	push	r17
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	6c 01       	movw	r12, r24
	printf("CAN msg ID: %d \n", msg->id);
     2ba:	fc 01       	movw	r30, r24
     2bc:	81 81       	ldd	r24, Z+1	; 0x01
     2be:	8f 93       	push	r24
     2c0:	80 81       	ld	r24, Z
     2c2:	8f 93       	push	r24
     2c4:	87 e0       	ldi	r24, 0x07	; 7
     2c6:	92 e0       	ldi	r25, 0x02	; 2
     2c8:	9f 93       	push	r25
     2ca:	8f 93       	push	r24
     2cc:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <printf>
	printf("CAN msg length: %d \n", msg->length);
     2d0:	f6 01       	movw	r30, r12
     2d2:	82 81       	ldd	r24, Z+2	; 0x02
     2d4:	1f 92       	push	r1
     2d6:	8f 93       	push	r24
     2d8:	88 e1       	ldi	r24, 0x18	; 24
     2da:	92 e0       	ldi	r25, 0x02	; 2
     2dc:	9f 93       	push	r25
     2de:	8f 93       	push	r24
     2e0:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <printf>
	printf("CAN msg data: ");
     2e4:	8d e2       	ldi	r24, 0x2D	; 45
     2e6:	92 e0       	ldi	r25, 0x02	; 2
     2e8:	9f 93       	push	r25
     2ea:	8f 93       	push	r24
     2ec:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <printf>
	for (int i = 0; i < msg->length; i++){
     2f0:	f6 01       	movw	r30, r12
     2f2:	82 81       	ldd	r24, Z+2	; 0x02
     2f4:	2d b7       	in	r18, 0x3d	; 61
     2f6:	3e b7       	in	r19, 0x3e	; 62
     2f8:	26 5f       	subi	r18, 0xF6	; 246
     2fa:	3f 4f       	sbci	r19, 0xFF	; 255
     2fc:	0f b6       	in	r0, 0x3f	; 63
     2fe:	f8 94       	cli
     300:	3e bf       	out	0x3e, r19	; 62
     302:	0f be       	out	0x3f, r0	; 63
     304:	2d bf       	out	0x3d, r18	; 61
     306:	88 23       	and	r24, r24
     308:	e1 f0       	breq	.+56     	; 0x342 <CAN_print+0x9a>
     30a:	76 01       	movw	r14, r12
     30c:	33 e0       	ldi	r19, 0x03	; 3
     30e:	e3 0e       	add	r14, r19
     310:	f1 1c       	adc	r15, r1
     312:	c0 e0       	ldi	r28, 0x00	; 0
     314:	d0 e0       	ldi	r29, 0x00	; 0
		printf("%d \t",msg->data[i]);
     316:	01 e4       	ldi	r16, 0x41	; 65
     318:	12 e0       	ldi	r17, 0x02	; 2
     31a:	f7 01       	movw	r30, r14
     31c:	81 91       	ld	r24, Z+
     31e:	7f 01       	movw	r14, r30
     320:	1f 92       	push	r1
     322:	8f 93       	push	r24
     324:	1f 93       	push	r17
     326:	0f 93       	push	r16
     328:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <printf>

void CAN_print(CAN_message* msg){
	printf("CAN msg ID: %d \n", msg->id);
	printf("CAN msg length: %d \n", msg->length);
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
     32c:	21 96       	adiw	r28, 0x01	; 1
     32e:	f6 01       	movw	r30, r12
     330:	22 81       	ldd	r18, Z+2	; 0x02
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	0f 90       	pop	r0
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	c2 17       	cp	r28, r18
     33e:	d3 07       	cpc	r29, r19
     340:	64 f3       	brlt	.-40     	; 0x31a <CAN_print+0x72>
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
     342:	8a e0       	ldi	r24, 0x0A	; 10
     344:	90 e0       	ldi	r25, 0x00	; 0
     346:	0e 94 6f 0a 	call	0x14de	; 0x14de <putchar>
}
     34a:	df 91       	pop	r29
     34c:	cf 91       	pop	r28
     34e:	1f 91       	pop	r17
     350:	0f 91       	pop	r16
     352:	ff 90       	pop	r15
     354:	ef 90       	pop	r14
     356:	df 90       	pop	r13
     358:	cf 90       	pop	r12
     35a:	08 95       	ret

0000035c <__vector_3>:

ISR(INT2_vect) //interrupt handler
{
     35c:	1f 92       	push	r1
     35e:	0f 92       	push	r0
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	0f 92       	push	r0
     364:	11 24       	eor	r1, r1
     366:	8f 93       	push	r24
	CAN_int_flag = 1;
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	80 93 1e 03 	sts	0x031E, r24
}
     36e:	8f 91       	pop	r24
     370:	0f 90       	pop	r0
     372:	0f be       	out	0x3f, r0	; 63
     374:	0f 90       	pop	r0
     376:	1f 90       	pop	r1
     378:	18 95       	reti

0000037a <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     37a:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     37c:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA, ADEN); // ADC Control and Status Register A - Enable ADC, next coversion takes 25 adc clock cycles
     37e:	ea e7       	ldi	r30, 0x7A	; 122
     380:	f0 e0       	ldi	r31, 0x00	; 0
     382:	80 81       	ld	r24, Z
     384:	80 68       	ori	r24, 0x80	; 128
     386:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     388:	80 81       	ld	r24, Z
     38a:	81 60       	ori	r24, 0x01	; 1
     38c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     38e:	80 81       	ld	r24, Z
     390:	82 60       	ori	r24, 0x02	; 2
     392:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     394:	80 81       	ld	r24, Z
     396:	84 60       	ori	r24, 0x04	; 4
     398:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     39a:	ec e7       	ldi	r30, 0x7C	; 124
     39c:	f0 e0       	ldi	r31, 0x00	; 0
     39e:	80 81       	ld	r24, Z
     3a0:	80 68       	ori	r24, 0x80	; 128
     3a2:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     3a4:	80 81       	ld	r24, Z
     3a6:	80 64       	ori	r24, 0x40	; 64
     3a8:	80 83       	st	Z, r24
     3aa:	08 95       	ret

000003ac <ADC_read>:
}

uint16_t ADC_read(void){
	// Channel 0 is default
	set_bit(ADCSRA, ADSC); // Start single conversion, takes 13 adc clokc cycles
     3ac:	ea e7       	ldi	r30, 0x7A	; 122
     3ae:	f0 e0       	ldi	r31, 0x00	; 0
     3b0:	80 81       	ld	r24, Z
     3b2:	80 64       	ori	r24, 0x40	; 64
     3b4:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA, ADIF); // Wait for interrupt flag to be set
     3b6:	80 81       	ld	r24, Z
     3b8:	84 ff       	sbrs	r24, 4
     3ba:	fd cf       	rjmp	.-6      	; 0x3b6 <ADC_read+0xa>
	uint8_t data_low = ADCL; // Low data bits of coverted data
     3bc:	80 91 78 00 	lds	r24, 0x0078
	uint16_t data_high = ADCH; // High data bits of coverted data
     3c0:	20 91 79 00 	lds	r18, 0x0079
	uint16_t data = (data_high << 8)|(data_low); // Combining low and high
     3c4:	90 e0       	ldi	r25, 0x00	; 0
	return data;
}
     3c6:	92 2b       	or	r25, r18
     3c8:	08 95       	ret

000003ca <ADC_read_channel>:

uint16_t ADC_read_channel(uint8_t channel){
	switch(channel){
     3ca:	88 23       	and	r24, r24
     3cc:	19 f0       	breq	.+6      	; 0x3d4 <ADC_read_channel+0xa>
     3ce:	81 30       	cpi	r24, 0x01	; 1
     3d0:	41 f0       	breq	.+16     	; 0x3e2 <ADC_read_channel+0x18>
     3d2:	0e c0       	rjmp	.+28     	; 0x3f0 <ADC_read_channel+0x26>
		case(0):
			clear_bit(ADMUX,MUX0); // Choose channel 0
     3d4:	ec e7       	ldi	r30, 0x7C	; 124
     3d6:	f0 e0       	ldi	r31, 0x00	; 0
     3d8:	80 81       	ld	r24, Z
     3da:	8e 7f       	andi	r24, 0xFE	; 254
     3dc:	80 83       	st	Z, r24
			return ADC_read();
     3de:	e6 cf       	rjmp	.-52     	; 0x3ac <ADC_read>
     3e0:	08 95       	ret
		case(1):
			set_bit(ADMUX,MUX0); // Choose channel 1
     3e2:	ec e7       	ldi	r30, 0x7C	; 124
     3e4:	f0 e0       	ldi	r31, 0x00	; 0
     3e6:	80 81       	ld	r24, Z
     3e8:	81 60       	ori	r24, 0x01	; 1
     3ea:	80 83       	st	Z, r24
			return ADC_read();
     3ec:	df cf       	rjmp	.-66     	; 0x3ac <ADC_read>
     3ee:	08 95       	ret
		default:
			return 0;
     3f0:	80 e0       	ldi	r24, 0x00	; 0
     3f2:	90 e0       	ldi	r25, 0x00	; 0
	}
     3f4:	08 95       	ret

000003f6 <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init() {
	sei();
     3f6:	78 94       	sei
	TWI_Master_Initialise();
     3f8:	14 c5       	rjmp	.+2600   	; 0xe22 <TWI_Master_Initialise>
     3fa:	08 95       	ret

000003fc <DAC_send>:

}

void DAC_send(uint8_t data){
     3fc:	cf 93       	push	r28
     3fe:	df 93       	push	r29
     400:	00 d0       	rcall	.+0      	; 0x402 <DAC_send+0x6>
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     406:	90 e5       	ldi	r25, 0x50	; 80
     408:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     40a:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     40c:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     40e:	63 e0       	ldi	r22, 0x03	; 3
     410:	ce 01       	movw	r24, r28
     412:	01 96       	adiw	r24, 0x01	; 1
     414:	10 d5       	rcall	.+2592   	; 0xe36 <TWI_Start_Transceiver_With_Data>
     416:	0f 90       	pop	r0
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <IR_init>:
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t last_goal_status = 0;

void IR_init(void){
	ADC_init();
     422:	ab cf       	rjmp	.-170    	; 0x37a <ADC_init>
     424:	08 95       	ret

00000426 <IR_MM>:
	IR1_low = 4*last_read[IR1]/5;
	printf("IR0_low: %d\t", IR0_low);
	printf("IR1_low: %d\n", IR1_low);
}

void IR_MM(void){
     426:	ef 92       	push	r14
     428:	ff 92       	push	r15
     42a:	0f 93       	push	r16
     42c:	1f 93       	push	r17
     42e:	cf 93       	push	r28
     430:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     432:	80 91 29 03 	lds	r24, 0x0329
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	05 e2       	ldi	r16, 0x25	; 37
     43a:	13 e0       	ldi	r17, 0x03	; 3
     43c:	9c 01       	movw	r18, r24
     43e:	22 0f       	add	r18, r18
     440:	33 1f       	adc	r19, r19
     442:	a9 01       	movw	r20, r18
     444:	46 5d       	subi	r20, 0xD6	; 214
     446:	5c 4f       	sbci	r21, 0xFC	; 252
     448:	7a 01       	movw	r14, r20
     44a:	f8 01       	movw	r30, r16
     44c:	20 81       	ld	r18, Z
     44e:	31 81       	ldd	r19, Z+1	; 0x01
     450:	fa 01       	movw	r30, r20
     452:	40 81       	ld	r20, Z
     454:	51 81       	ldd	r21, Z+1	; 0x01
     456:	24 1b       	sub	r18, r20
     458:	35 0b       	sbc	r19, r21
     45a:	f8 01       	movw	r30, r16
     45c:	31 83       	std	Z+1, r19	; 0x01
     45e:	20 83       	st	Z, r18
	total_read[IR1]-= readings[IR1][read_index];
     460:	c7 e2       	ldi	r28, 0x27	; 39
     462:	d3 e0       	ldi	r29, 0x03	; 3
     464:	fc 01       	movw	r30, r24
     466:	ee 0f       	add	r30, r30
     468:	ff 1f       	adc	r31, r31
     46a:	ee 5c       	subi	r30, 0xCE	; 206
     46c:	fc 4f       	sbci	r31, 0xFC	; 252
     46e:	88 81       	ld	r24, Y
     470:	99 81       	ldd	r25, Y+1	; 0x01
     472:	20 81       	ld	r18, Z
     474:	31 81       	ldd	r19, Z+1	; 0x01
     476:	82 1b       	sub	r24, r18
     478:	93 0b       	sbc	r25, r19
     47a:	99 83       	std	Y+1, r25	; 0x01
     47c:	88 83       	st	Y, r24
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	a3 df       	rcall	.-186    	; 0x3ca <ADC_read_channel>
     484:	f7 01       	movw	r30, r14
     486:	91 83       	std	Z+1, r25	; 0x01
     488:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     48a:	e0 90 29 03 	lds	r14, 0x0329
     48e:	f1 2c       	mov	r15, r1
     490:	81 e0       	ldi	r24, 0x01	; 1
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	9a df       	rcall	.-204    	; 0x3ca <ADC_read_channel>
     496:	f7 01       	movw	r30, r14
     498:	ee 0f       	add	r30, r30
     49a:	ff 1f       	adc	r31, r31
     49c:	ee 5c       	subi	r30, 0xCE	; 206
     49e:	fc 4f       	sbci	r31, 0xFC	; 252
     4a0:	91 83       	std	Z+1, r25	; 0x01
     4a2:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     4a4:	60 91 29 03 	lds	r22, 0x0329
     4a8:	26 2f       	mov	r18, r22
     4aa:	30 e0       	ldi	r19, 0x00	; 0
     4ac:	f9 01       	movw	r30, r18
     4ae:	ee 0f       	add	r30, r30
     4b0:	ff 1f       	adc	r31, r31
     4b2:	e6 5d       	subi	r30, 0xD6	; 214
     4b4:	fc 4f       	sbci	r31, 0xFC	; 252
     4b6:	40 81       	ld	r20, Z
     4b8:	51 81       	ldd	r21, Z+1	; 0x01
     4ba:	f8 01       	movw	r30, r16
     4bc:	80 81       	ld	r24, Z
     4be:	91 81       	ldd	r25, Z+1	; 0x01
     4c0:	84 0f       	add	r24, r20
     4c2:	95 1f       	adc	r25, r21
     4c4:	91 83       	std	Z+1, r25	; 0x01
     4c6:	80 83       	st	Z, r24
	total_read[IR1] += readings[IR1][read_index];
     4c8:	f9 01       	movw	r30, r18
     4ca:	ee 0f       	add	r30, r30
     4cc:	ff 1f       	adc	r31, r31
     4ce:	ee 5c       	subi	r30, 0xCE	; 206
     4d0:	fc 4f       	sbci	r31, 0xFC	; 252
     4d2:	40 81       	ld	r20, Z
     4d4:	51 81       	ldd	r21, Z+1	; 0x01
     4d6:	28 81       	ld	r18, Y
     4d8:	39 81       	ldd	r19, Y+1	; 0x01
     4da:	24 0f       	add	r18, r20
     4dc:	35 1f       	adc	r19, r21
     4de:	39 83       	std	Y+1, r19	; 0x01
     4e0:	28 83       	st	Y, r18
	
	read_index++;
     4e2:	6f 5f       	subi	r22, 0xFF	; 255
	if(read_index >= num_reads){
     4e4:	64 30       	cpi	r22, 0x04	; 4
     4e6:	18 f4       	brcc	.+6      	; 0x4ee <IR_MM+0xc8>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     4e8:	60 93 29 03 	sts	0x0329, r22
     4ec:	02 c0       	rjmp	.+4      	; 0x4f2 <IR_MM+0xcc>
	if(read_index >= num_reads){
		read_index = 0;
     4ee:	10 92 29 03 	sts	0x0329, r1
	}

	printf("IR0: %d \t" ,total_read[IR0]);
     4f2:	9f 93       	push	r25
     4f4:	8f 93       	push	r24
     4f6:	8c e3       	ldi	r24, 0x3C	; 60
     4f8:	92 e0       	ldi	r25, 0x02	; 2
     4fa:	9f 93       	push	r25
     4fc:	8f 93       	push	r24
     4fe:	de d7       	rcall	.+4028   	; 0x14bc <printf>
	printf("IR1: %d \t" ,total_read[IR1]);
     500:	e7 e2       	ldi	r30, 0x27	; 39
     502:	f3 e0       	ldi	r31, 0x03	; 3
     504:	81 81       	ldd	r24, Z+1	; 0x01
     506:	8f 93       	push	r24
     508:	80 81       	ld	r24, Z
     50a:	8f 93       	push	r24
     50c:	86 e4       	ldi	r24, 0x46	; 70
     50e:	92 e0       	ldi	r25, 0x02	; 2
     510:	9f 93       	push	r25
     512:	8f 93       	push	r24
     514:	d3 d7       	rcall	.+4006   	; 0x14bc <printf>
	printf("IR0_low: %d\t", IR0_low);
     516:	80 91 24 03 	lds	r24, 0x0324
     51a:	8f 93       	push	r24
     51c:	80 91 23 03 	lds	r24, 0x0323
     520:	8f 93       	push	r24
     522:	80 e5       	ldi	r24, 0x50	; 80
     524:	92 e0       	ldi	r25, 0x02	; 2
     526:	9f 93       	push	r25
     528:	8f 93       	push	r24
     52a:	c8 d7       	rcall	.+3984   	; 0x14bc <printf>
	printf("IR1_low: %d\n", IR1_low);
     52c:	80 91 22 03 	lds	r24, 0x0322
     530:	8f 93       	push	r24
     532:	80 91 21 03 	lds	r24, 0x0321
     536:	8f 93       	push	r24
     538:	8d e5       	ldi	r24, 0x5D	; 93
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	9f 93       	push	r25
     53e:	8f 93       	push	r24
     540:	bd d7       	rcall	.+3962   	; 0x14bc <printf>
     542:	4d b7       	in	r20, 0x3d	; 61
     544:	5e b7       	in	r21, 0x3e	; 62
     546:	40 5f       	subi	r20, 0xF0	; 240
     548:	5f 4f       	sbci	r21, 0xFF	; 255
     54a:	0f b6       	in	r0, 0x3f	; 63
     54c:	f8 94       	cli
     54e:	5e bf       	out	0x3e, r21	; 62
     550:	0f be       	out	0x3f, r0	; 63
     552:	4d bf       	out	0x3d, r20	; 61
	
}
     554:	df 91       	pop	r29
     556:	cf 91       	pop	r28
     558:	1f 91       	pop	r17
     55a:	0f 91       	pop	r16
     55c:	ff 90       	pop	r15
     55e:	ef 90       	pop	r14
     560:	08 95       	ret

00000562 <IR_calibrate>:

void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
     562:	0f 93       	push	r16
     564:	1f 93       	push	r17
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	ce e1       	ldi	r28, 0x1E	; 30
	for(uint8_t i = 0; i <30; i++){
		IR_MM();
     56c:	5c df       	rcall	.-328    	; 0x426 <IR_MM>
     56e:	c1 50       	subi	r28, 0x01	; 1
void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <30; i++){
     570:	e9 f7       	brne	.-6      	; 0x56c <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     572:	00 91 25 03 	lds	r16, 0x0325
     576:	10 91 26 03 	lds	r17, 0x0326
		last_read[IR1] = total_read[IR1];
     57a:	c0 91 27 03 	lds	r28, 0x0327
     57e:	d0 91 28 03 	lds	r29, 0x0328
		IR_MM();
     582:	51 df       	rcall	.-350    	; 0x426 <IR_MM>
		diff = last_read-total_read[IR1];
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     584:	a8 01       	movw	r20, r16
     586:	56 95       	lsr	r21
     588:	47 95       	ror	r20
     58a:	50 93 24 03 	sts	0x0324, r21
     58e:	40 93 23 03 	sts	0x0323, r20
	IR1_low = 4*last_read[IR1]/5;
     592:	9e 01       	movw	r18, r28
     594:	22 0f       	add	r18, r18
     596:	33 1f       	adc	r19, r19
     598:	22 0f       	add	r18, r18
     59a:	33 1f       	adc	r19, r19
     59c:	ad ec       	ldi	r26, 0xCD	; 205
     59e:	bc ec       	ldi	r27, 0xCC	; 204
     5a0:	34 d7       	rcall	.+3688   	; 0x140a <__umulhisi3>
     5a2:	96 95       	lsr	r25
     5a4:	87 95       	ror	r24
     5a6:	96 95       	lsr	r25
     5a8:	87 95       	ror	r24
     5aa:	90 93 22 03 	sts	0x0322, r25
     5ae:	80 93 21 03 	sts	0x0321, r24
	printf("IR0_low: %d\t", IR0_low);
     5b2:	5f 93       	push	r21
     5b4:	4f 93       	push	r20
     5b6:	80 e5       	ldi	r24, 0x50	; 80
     5b8:	92 e0       	ldi	r25, 0x02	; 2
     5ba:	9f 93       	push	r25
     5bc:	8f 93       	push	r24
     5be:	7e d7       	rcall	.+3836   	; 0x14bc <printf>
	printf("IR1_low: %d\n", IR1_low);
     5c0:	80 91 22 03 	lds	r24, 0x0322
     5c4:	8f 93       	push	r24
     5c6:	80 91 21 03 	lds	r24, 0x0321
     5ca:	8f 93       	push	r24
     5cc:	8d e5       	ldi	r24, 0x5D	; 93
     5ce:	92 e0       	ldi	r25, 0x02	; 2
     5d0:	9f 93       	push	r25
     5d2:	8f 93       	push	r24
     5d4:	73 d7       	rcall	.+3814   	; 0x14bc <printf>
     5d6:	8d b7       	in	r24, 0x3d	; 61
     5d8:	9e b7       	in	r25, 0x3e	; 62
     5da:	08 96       	adiw	r24, 0x08	; 8
     5dc:	0f b6       	in	r0, 0x3f	; 63
     5de:	f8 94       	cli
     5e0:	9e bf       	out	0x3e, r25	; 62
     5e2:	0f be       	out	0x3f, r0	; 63
     5e4:	8d bf       	out	0x3d, r24	; 61
}
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	08 95       	ret

000005f0 <is_goal>:
	printf("IR1_low: %d\n", IR1_low);
	
}

uint8_t is_goal(void){
	IR_MM();
     5f0:	1a df       	rcall	.-460    	; 0x426 <IR_MM>

	if(total_read[IR1] < IR1_low && !last_goal_status){
     5f2:	20 91 27 03 	lds	r18, 0x0327
     5f6:	30 91 28 03 	lds	r19, 0x0328
     5fa:	80 91 21 03 	lds	r24, 0x0321
     5fe:	90 91 22 03 	lds	r25, 0x0322
     602:	28 17       	cp	r18, r24
     604:	39 07       	cpc	r19, r25
     606:	68 f4       	brcc	.+26     	; 0x622 <is_goal+0x32>
     608:	80 91 1f 03 	lds	r24, 0x031F
     60c:	81 11       	cpse	r24, r1
     60e:	0b c0       	rjmp	.+22     	; 0x626 <is_goal+0x36>
		last_goal_status = 1;
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	80 93 1f 03 	sts	0x031F, r24
		goal++;
     616:	80 91 20 03 	lds	r24, 0x0320
     61a:	8f 5f       	subi	r24, 0xFF	; 255
     61c:	80 93 20 03 	sts	0x0320, r24
     620:	02 c0       	rjmp	.+4      	; 0x626 <is_goal+0x36>
	}else if(!(total_read[IR1] < IR1_low)){
		last_goal_status = 0;
     622:	10 92 1f 03 	sts	0x031F, r1
	}
	if(goal > 1){
     626:	80 91 20 03 	lds	r24, 0x0320
     62a:	82 30       	cpi	r24, 0x02	; 2
     62c:	20 f0       	brcs	.+8      	; 0x636 <is_goal+0x46>
		goal = 0;
     62e:	10 92 20 03 	sts	0x0320, r1
		return 1;
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	08 95       	ret
	}
	return 0;
     636:	80 e0       	ldi	r24, 0x00	; 0
}
     638:	08 95       	ret

0000063a <is_game_over>:
uint8_t is_game_over(void){
	if(total_read[IR0] < IR0_low){
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	40 91 25 03 	lds	r20, 0x0325
     640:	50 91 26 03 	lds	r21, 0x0326
     644:	20 91 23 03 	lds	r18, 0x0323
     648:	30 91 24 03 	lds	r19, 0x0324
     64c:	42 17       	cp	r20, r18
     64e:	53 07       	cpc	r21, r19
     650:	08 f0       	brcs	.+2      	; 0x654 <is_game_over+0x1a>
     652:	80 e0       	ldi	r24, 0x00	; 0
		return 1; //game over
	}
	return 0; //game not over
}
     654:	08 95       	ret

00000656 <main>:
#include "Motor.h"
#include "solenoid.h"
#include "PID.h"
#include "Pong.h"

int main(void){	
     656:	cf 93       	push	r28
     658:	df 93       	push	r29
     65a:	cd b7       	in	r28, 0x3d	; 61
     65c:	de b7       	in	r29, 0x3e	; 62
     65e:	2b 97       	sbiw	r28, 0x0b	; 11
     660:	0f b6       	in	r0, 0x3f	; 63
     662:	f8 94       	cli
     664:	de bf       	out	0x3e, r29	; 62
     666:	0f be       	out	0x3f, r0	; 63
     668:	cd bf       	out	0x3d, r28	; 61
	USART_Init();
     66a:	9d d4       	rcall	.+2362   	; 0xfa6 <USART_Init>
	//printf("hei\n");
	DAC_init();
     66c:	c4 de       	rcall	.-632    	; 0x3f6 <DAC_init>
	motor_init();
     66e:	cb d0       	rcall	.+406    	; 0x806 <motor_init>
	PID_init();
     670:	69 d2       	rcall	.+1234   	; 0xb44 <PID_init>
    CAN_init(MODE_NORMAL);
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	a9 dd       	rcall	.-1198   	; 0x1c8 <CAN_init>
	servo_init(F_CPU);
     676:	60 e0       	ldi	r22, 0x00	; 0
     678:	74 e2       	ldi	r23, 0x24	; 36
     67a:	84 ef       	ldi	r24, 0xF4	; 244
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	5c d3       	rcall	.+1720   	; 0xd38 <servo_init>
	IR_init();
     680:	d0 de       	rcall	.-608    	; 0x422 <IR_init>
	solenoid_init();
     682:	b1 d3       	rcall	.+1890   	; 0xde6 <solenoid_init>
	CAN_message msg;
	while(1){	
		
		if(CAN_receive(&msg)){
     684:	ce 01       	movw	r24, r28
     686:	01 96       	adiw	r24, 0x01	; 1
     688:	d4 dd       	rcall	.-1112   	; 0x232 <CAN_receive>
     68a:	88 23       	and	r24, r24
     68c:	d9 f3       	breq	.-10     	; 0x684 <main+0x2e>
			//CAN_print(&msg);
			if (msg.id==PONG_START){
     68e:	89 81       	ldd	r24, Y+1	; 0x01
     690:	9a 81       	ldd	r25, Y+2	; 0x02
     692:	89 2b       	or	r24, r25
     694:	b9 f7       	brne	.-18     	; 0x684 <main+0x2e>
				pong_play(msg.data[0]);
     696:	8c 81       	ldd	r24, Y+4	; 0x04
     698:	dd d2       	rcall	.+1466   	; 0xc54 <pong_play>
     69a:	f4 cf       	rjmp	.-24     	; 0x684 <main+0x2e>

0000069c <mcp2515_read>:
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
	SPI_Send(MCP_READ_STATUS);
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     69c:	cf 93       	push	r28
     69e:	c8 2f       	mov	r28, r24
     6a0:	2f 98       	cbi	0x05, 7	; 5
     6a2:	83 e0       	ldi	r24, 0x03	; 3
     6a4:	b9 d3       	rcall	.+1906   	; 0xe18 <SPI_Send>
     6a6:	8c 2f       	mov	r24, r28
     6a8:	b7 d3       	rcall	.+1902   	; 0xe18 <SPI_Send>
     6aa:	af d3       	rcall	.+1886   	; 0xe0a <SPI_Read>
     6ac:	2f 9a       	sbi	0x05, 7	; 5
     6ae:	cf 91       	pop	r28
     6b0:	08 95       	ret

000006b2 <mcp2515_write>:
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	d8 2f       	mov	r29, r24
     6b8:	c6 2f       	mov	r28, r22
     6ba:	2f 98       	cbi	0x05, 7	; 5
     6bc:	82 e0       	ldi	r24, 0x02	; 2
     6be:	ac d3       	rcall	.+1880   	; 0xe18 <SPI_Send>
     6c0:	8d 2f       	mov	r24, r29
     6c2:	aa d3       	rcall	.+1876   	; 0xe18 <SPI_Send>
     6c4:	8c 2f       	mov	r24, r28
     6c6:	a8 d3       	rcall	.+1872   	; 0xe18 <SPI_Send>
     6c8:	2f 9a       	sbi	0x05, 7	; 5
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <mcp2515_set_mode>:
     6d0:	68 2f       	mov	r22, r24
     6d2:	8f e0       	ldi	r24, 0x0F	; 15
     6d4:	ee cf       	rjmp	.-36     	; 0x6b2 <mcp2515_write>
     6d6:	08 95       	ret

000006d8 <mcp2515_request_to_send>:
     6d8:	2f 98       	cbi	0x05, 7	; 5
     6da:	9e d3       	rcall	.+1852   	; 0xe18 <SPI_Send>
     6dc:	2f 9a       	sbi	0x05, 7	; 5
     6de:	08 95       	ret

000006e0 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     6e0:	1f 93       	push	r17
     6e2:	cf 93       	push	r28
     6e4:	df 93       	push	r29
     6e6:	18 2f       	mov	r17, r24
     6e8:	d6 2f       	mov	r29, r22
     6ea:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     6ec:	2f 98       	cbi	0x05, 7	; 5
	SPI_Send(MCP_BITMOD);
     6ee:	85 e0       	ldi	r24, 0x05	; 5
     6f0:	93 d3       	rcall	.+1830   	; 0xe18 <SPI_Send>
	SPI_Send(regist);
     6f2:	81 2f       	mov	r24, r17
     6f4:	91 d3       	rcall	.+1826   	; 0xe18 <SPI_Send>
	SPI_Send(mask);
     6f6:	8d 2f       	mov	r24, r29
     6f8:	8f d3       	rcall	.+1822   	; 0xe18 <SPI_Send>
	SPI_Send(cData);
     6fa:	8c 2f       	mov	r24, r28
     6fc:	8d d3       	rcall	.+1818   	; 0xe18 <SPI_Send>
	PORTB |= (1<<PB7); //Deselect CAN - controller
     6fe:	2f 9a       	sbi	0x05, 7	; 5
	
}
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	1f 91       	pop	r17
     706:	08 95       	ret

00000708 <mcp2515_reset>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     708:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_Send(MCP_RESET);
     70a:	80 ec       	ldi	r24, 0xC0	; 192
     70c:	85 d3       	rcall	.+1802   	; 0xe18 <SPI_Send>
	
	mcp2515_bit_modify(MCP_CANCTRL, 0x80,0x80);
     70e:	40 e8       	ldi	r20, 0x80	; 128
     710:	60 e8       	ldi	r22, 0x80	; 128
     712:	8f e0       	ldi	r24, 0x0F	; 15
     714:	e5 df       	rcall	.-54     	; 0x6e0 <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); //Deselect CAN - controller
     716:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     718:	85 e3       	ldi	r24, 0x35	; 53
     71a:	8a 95       	dec	r24
     71c:	f1 f7       	brne	.-4      	; 0x71a <mcp2515_reset+0x12>
     71e:	00 00       	nop
     720:	08 95       	ret

00000722 <mcp2515_init>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
	
}

uint8_t mcp2515_init(uint8_t mode){
     722:	cf 93       	push	r28
     724:	c8 2f       	mov	r28, r24
	uint8_t theValue;
	SPI_MasterInit(); //Initialize SPI
     726:	68 d3       	rcall	.+1744   	; 0xdf8 <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     728:	ef df       	rcall	.-34     	; 0x708 <mcp2515_reset>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
     72a:	8e e0       	ldi	r24, 0x0E	; 14
     72c:	b7 df       	rcall	.-146    	; 0x69c <mcp2515_read>
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
     72e:	80 7e       	andi	r24, 0xE0	; 224
     730:	80 38       	cpi	r24, 0x80	; 128
     732:	39 f5       	brne	.+78     	; 0x782 <mcp2515_init+0x60>
		return 1;
	}
	else{
		//printf("MCP2515 is  in configuration mode after reset! canstat: 0x%02x\n", theValue);
	}
	mcp2515_set_mode(mode);
     734:	8c 2f       	mov	r24, r28
     736:	cc df       	rcall	.-104    	; 0x6d0 <mcp2515_set_mode>
	theValue = mcp2515_read(MCP_CANSTAT);
     738:	8e e0       	ldi	r24, 0x0E	; 14
     73a:	b0 df       	rcall	.-160    	; 0x69c <mcp2515_read>
	int mode_bits = (theValue & MODE_MASK);
     73c:	98 2f       	mov	r25, r24
     73e:	90 7e       	andi	r25, 0xE0	; 224
     740:	29 2f       	mov	r18, r25
     742:	30 e0       	ldi	r19, 0x00	; 0
	if(mode_bits != mode){
     744:	4c 2f       	mov	r20, r28
     746:	50 e0       	ldi	r21, 0x00	; 0
     748:	42 17       	cp	r20, r18
     74a:	53 07       	cpc	r21, r19
     74c:	69 f0       	breq	.+26     	; 0x768 <mcp2515_init+0x46>
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     74e:	1f 92       	push	r1
     750:	9f 93       	push	r25
     752:	8a e6       	ldi	r24, 0x6A	; 106
     754:	92 e0       	ldi	r25, 0x02	; 2
     756:	9f 93       	push	r25
     758:	8f 93       	push	r24
     75a:	b0 d6       	rcall	.+3424   	; 0x14bc <printf>
		return 1;
     75c:	0f 90       	pop	r0
     75e:	0f 90       	pop	r0
     760:	0f 90       	pop	r0
     762:	0f 90       	pop	r0
     764:	81 e0       	ldi	r24, 0x01	; 1
     766:	0e c0       	rjmp	.+28     	; 0x784 <mcp2515_init+0x62>
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
     768:	1f 92       	push	r1
     76a:	8f 93       	push	r24
     76c:	8e ea       	ldi	r24, 0xAE	; 174
     76e:	92 e0       	ldi	r25, 0x02	; 2
     770:	9f 93       	push	r25
     772:	8f 93       	push	r24
     774:	a3 d6       	rcall	.+3398   	; 0x14bc <printf>
	return 0;
     776:	0f 90       	pop	r0
     778:	0f 90       	pop	r0
     77a:	0f 90       	pop	r0
     77c:	0f 90       	pop	r0
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	01 c0       	rjmp	.+2      	; 0x784 <mcp2515_init+0x62>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
		//printf("MCP2515 is NOT in configuration mode after reset! canstat: 0x%02x\n", theValue);
		return 1;
     782:	81 e0       	ldi	r24, 0x01	; 1
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
		return 1;
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
	return 0;
}
     784:	cf 91       	pop	r28
     786:	08 95       	ret

00000788 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	//printf("Y value: %d \n", direction);
	switch (direction > 121){
     788:	91 e0       	ldi	r25, 0x01	; 1
     78a:	8a 37       	cpi	r24, 0x7A	; 122
     78c:	08 f4       	brcc	.+2      	; 0x790 <motor_set_direction+0x8>
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	99 23       	and	r25, r25
     792:	19 f0       	breq	.+6      	; 0x79a <motor_set_direction+0x12>
     794:	91 30       	cpi	r25, 0x01	; 1
     796:	39 f0       	breq	.+14     	; 0x7a6 <motor_set_direction+0x1e>
     798:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     79a:	e2 e0       	ldi	r30, 0x02	; 2
     79c:	f1 e0       	ldi	r31, 0x01	; 1
     79e:	80 81       	ld	r24, Z
     7a0:	8d 7f       	andi	r24, 0xFD	; 253
     7a2:	80 83       	st	Z, r24
			break;
     7a4:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     7a6:	e2 e0       	ldi	r30, 0x02	; 2
     7a8:	f1 e0       	ldi	r31, 0x01	; 1
     7aa:	80 81       	ld	r24, Z
     7ac:	82 60       	ori	r24, 0x02	; 2
     7ae:	80 83       	st	Z, r24
     7b0:	08 95       	ret

000007b2 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
     7b2:	cf 93       	push	r28
     7b4:	c8 2f       	mov	r28, r24
	motor_set_direction(speed);
     7b6:	e8 df       	rcall	.-48     	; 0x788 <motor_set_direction>
	switch (speed > 126){
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	cf 37       	cpi	r28, 0x7F	; 127
     7bc:	08 f4       	brcc	.+2      	; 0x7c0 <motor_set_speed+0xe>
     7be:	80 e0       	ldi	r24, 0x00	; 0
     7c0:	88 23       	and	r24, r24
     7c2:	19 f0       	breq	.+6      	; 0x7ca <motor_set_speed+0x18>
     7c4:	81 30       	cpi	r24, 0x01	; 1
     7c6:	29 f0       	breq	.+10     	; 0x7d2 <motor_set_speed+0x20>
     7c8:	08 c0       	rjmp	.+16     	; 0x7da <motor_set_speed+0x28>
		case(LEFT):
			DAC_send(126-speed);
     7ca:	8e e7       	ldi	r24, 0x7E	; 126
     7cc:	8c 1b       	sub	r24, r28
     7ce:	16 de       	rcall	.-980    	; 0x3fc <DAC_send>
			break;
     7d0:	07 c0       	rjmp	.+14     	; 0x7e0 <motor_set_speed+0x2e>
		case(RIGHT):
			DAC_send(speed-127);
     7d2:	81 e8       	ldi	r24, 0x81	; 129
     7d4:	8c 0f       	add	r24, r28
     7d6:	12 de       	rcall	.-988    	; 0x3fc <DAC_send>
			break;
     7d8:	03 c0       	rjmp	.+6      	; 0x7e0 <motor_set_speed+0x2e>
		default:
			DAC_send(speed-127);
     7da:	81 e8       	ldi	r24, 0x81	; 129
     7dc:	8c 0f       	add	r24, r28
     7de:	0e de       	rcall	.-996    	; 0x3fc <DAC_send>
			break;
	}
}
     7e0:	cf 91       	pop	r28
     7e2:	08 95       	ret

000007e4 <motor_set_speed_2>:

void motor_set_speed_2(uint8_t speed){
		DAC_send(speed);
     7e4:	0b ce       	rjmp	.-1002   	; 0x3fc <DAC_send>
     7e6:	08 95       	ret

000007e8 <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     7e8:	e2 e0       	ldi	r30, 0x02	; 2
     7ea:	f1 e0       	ldi	r31, 0x01	; 1
     7ec:	80 81       	ld	r24, Z
     7ee:	8f 7b       	andi	r24, 0xBF	; 191
     7f0:	80 83       	st	Z, r24
     7f2:	8f e1       	ldi	r24, 0x1F	; 31
     7f4:	93 e0       	ldi	r25, 0x03	; 3
     7f6:	01 97       	sbiw	r24, 0x01	; 1
     7f8:	f1 f7       	brne	.-4      	; 0x7f6 <motor_reset_encoder+0xe>
     7fa:	00 c0       	rjmp	.+0      	; 0x7fc <motor_reset_encoder+0x14>
     7fc:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     7fe:	80 81       	ld	r24, Z
     800:	80 64       	ori	r24, 0x40	; 64
     802:	80 83       	st	Z, r24
     804:	08 95       	ret

00000806 <motor_init>:
#include "CAN.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     806:	e1 e0       	ldi	r30, 0x01	; 1
     808:	f1 e0       	ldi	r31, 0x01	; 1
     80a:	80 81       	ld	r24, Z
     80c:	80 61       	ori	r24, 0x10	; 16
     80e:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     810:	a2 e0       	ldi	r26, 0x02	; 2
     812:	b1 e0       	ldi	r27, 0x01	; 1
     814:	8c 91       	ld	r24, X
     816:	80 61       	ori	r24, 0x10	; 16
     818:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     81a:	80 81       	ld	r24, Z
     81c:	82 60       	ori	r24, 0x02	; 2
     81e:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRB, PB5);
     820:	25 9a       	sbi	0x04, 5	; 4
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     822:	80 81       	ld	r24, Z
     824:	88 60       	ori	r24, 0x08	; 8
     826:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     828:	80 81       	ld	r24, Z
     82a:	80 64       	ori	r24, 0x40	; 64
     82c:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     82e:	dc df       	rcall	.-72     	; 0x7e8 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     830:	e7 e0       	ldi	r30, 0x07	; 7
     832:	f1 e0       	ldi	r31, 0x01	; 1
     834:	80 81       	ld	r24, Z
     836:	8e 7f       	andi	r24, 0xFE	; 254
     838:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     83a:	80 81       	ld	r24, Z
     83c:	8d 7f       	andi	r24, 0xFD	; 253
     83e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     840:	80 81       	ld	r24, Z
     842:	8b 7f       	andi	r24, 0xFB	; 251
     844:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     846:	80 81       	ld	r24, Z
     848:	87 7f       	andi	r24, 0xF7	; 247
     84a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     84c:	80 81       	ld	r24, Z
     84e:	8f 7e       	andi	r24, 0xEF	; 239
     850:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     852:	80 81       	ld	r24, Z
     854:	8f 7d       	andi	r24, 0xDF	; 223
     856:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     858:	80 81       	ld	r24, Z
     85a:	8f 7b       	andi	r24, 0xBF	; 191
     85c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     85e:	80 81       	ld	r24, Z
     860:	8f 77       	andi	r24, 0x7F	; 127
     862:	80 83       	st	Z, r24
     864:	08 95       	ret

00000866 <motor_read_rotation>:
	clear_bit(PORTH, PH6);
	_delay_us(200);
	set_bit(PORTH, PH6);
}

int16_t motor_read_rotation(uint8_t reset_flag){
     866:	cf 93       	push	r28
     868:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder jumps PH5
	clear_bit(PORTB, PB5);
     86a:	2d 98       	cbi	0x05, 5	; 5
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     86c:	e2 e0       	ldi	r30, 0x02	; 2
     86e:	f1 e0       	ldi	r31, 0x01	; 1
     870:	90 81       	ld	r25, Z
     872:	98 60       	ori	r25, 0x08	; 8
     874:	90 83       	st	Z, r25
     876:	ef ee       	ldi	r30, 0xEF	; 239
     878:	f0 e0       	ldi	r31, 0x00	; 0
     87a:	31 97       	sbiw	r30, 0x01	; 1
     87c:	f1 f7       	brne	.-4      	; 0x87a <motor_read_rotation+0x14>
     87e:	00 c0       	rjmp	.+0      	; 0x880 <motor_read_rotation+0x1a>
     880:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     882:	d0 91 06 01 	lds	r29, 0x0106
	//printf("Low: %d\n", low);
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     886:	e2 e0       	ldi	r30, 0x02	; 2
     888:	f1 e0       	ldi	r31, 0x01	; 1
     88a:	90 81       	ld	r25, Z
     88c:	97 7f       	andi	r25, 0xF7	; 247
     88e:	90 83       	st	Z, r25
     890:	ef ee       	ldi	r30, 0xEF	; 239
     892:	f0 e0       	ldi	r31, 0x00	; 0
     894:	31 97       	sbiw	r30, 0x01	; 1
     896:	f1 f7       	brne	.-4      	; 0x894 <motor_read_rotation+0x2e>
     898:	00 c0       	rjmp	.+0      	; 0x89a <motor_read_rotation+0x34>
     89a:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     89c:	c0 91 06 01 	lds	r28, 0x0106
	//printf("High: %d\n", high);
	if (reset_flag) {
     8a0:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     8a2:	a2 df       	rcall	.-188    	; 0x7e8 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTB, PB5);
     8a4:	2d 9a       	sbi	0x05, 5	; 5
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     8a6:	8d 2f       	mov	r24, r29
     8a8:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     8aa:	9c 2b       	or	r25, r28
     8ac:	df 91       	pop	r29
     8ae:	cf 91       	pop	r28
     8b0:	08 95       	ret

000008b2 <__vector_15>:
#include "utilities.h"

#include "PID.h"
#include "motor.h"

ISR(TIMER2_OVF_vect){
     8b2:	1f 92       	push	r1
     8b4:	0f 92       	push	r0
     8b6:	0f b6       	in	r0, 0x3f	; 63
     8b8:	0f 92       	push	r0
     8ba:	11 24       	eor	r1, r1
     8bc:	8f 93       	push	r24
	timer_flag = 1;
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	80 93 3a 03 	sts	0x033A, r24
}
     8c4:	8f 91       	pop	r24
     8c6:	0f 90       	pop	r0
     8c8:	0f be       	out	0x3f, r0	; 63
     8ca:	0f 90       	pop	r0
     8cc:	1f 90       	pop	r1
     8ce:	18 95       	reti

000008d0 <PID_calibrate>:
void PID_calibrate(void){
     8d0:	cf 92       	push	r12
     8d2:	df 92       	push	r13
     8d4:	ef 92       	push	r14
     8d6:	ff 92       	push	r15
     8d8:	0f 93       	push	r16
     8da:	1f 93       	push	r17
     8dc:	cf 93       	push	r28
     8de:	df 93       	push	r29
	motor_set_direction(21);
     8e0:	85 e1       	ldi	r24, 0x15	; 21
     8e2:	52 df       	rcall	.-348    	; 0x788 <motor_set_direction>
	motor_set_speed(50);
     8e4:	82 e3       	ldi	r24, 0x32	; 50
     8e6:	65 df       	rcall	.-310    	; 0x7b2 <motor_set_speed>
	int16_t cur_rot = motor_read_rotation(0);
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	bd df       	rcall	.-134    	; 0x866 <motor_read_rotation>
     8ec:	ec 01       	movw	r28, r24
	int16_t prev_rot = cur_rot+200;
     8ee:	9c 01       	movw	r18, r24
     8f0:	28 53       	subi	r18, 0x38	; 56
     8f2:	3f 4f       	sbci	r19, 0xFF	; 255
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     8f4:	0f 2e       	mov	r0, r31
     8f6:	f9 ee       	ldi	r31, 0xE9	; 233
     8f8:	cf 2e       	mov	r12, r31
     8fa:	f2 e0       	ldi	r31, 0x02	; 2
     8fc:	df 2e       	mov	r13, r31
     8fe:	f0 2d       	mov	r31, r0
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
     900:	0f 2e       	mov	r0, r31
     902:	fb ef       	ldi	r31, 0xFB	; 251
     904:	ef 2e       	mov	r14, r31
     906:	f2 e0       	ldi	r31, 0x02	; 2
     908:	ff 2e       	mov	r15, r31
     90a:	f0 2d       	mov	r31, r0
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     90c:	3f 93       	push	r19
     90e:	2f 93       	push	r18
     910:	df 92       	push	r13
     912:	cf 92       	push	r12
     914:	d3 d5       	rcall	.+2982   	; 0x14bc <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     916:	2f ef       	ldi	r18, 0xFF	; 255
     918:	83 ef       	ldi	r24, 0xF3	; 243
     91a:	91 e0       	ldi	r25, 0x01	; 1
     91c:	21 50       	subi	r18, 0x01	; 1
     91e:	80 40       	sbci	r24, 0x00	; 0
     920:	90 40       	sbci	r25, 0x00	; 0
     922:	e1 f7       	brne	.-8      	; 0x91c <PID_calibrate+0x4c>
     924:	00 c0       	rjmp	.+0      	; 0x926 <PID_calibrate+0x56>
     926:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	9d df       	rcall	.-198    	; 0x866 <motor_read_rotation>
     92c:	8c 01       	movw	r16, r24
		
		printf("Encoder cur: %d\n",prev_rot);
     92e:	df 93       	push	r29
     930:	cf 93       	push	r28
     932:	ff 92       	push	r15
     934:	ef 92       	push	r14
     936:	c2 d5       	rcall	.+2948   	; 0x14bc <printf>
void PID_calibrate(void){
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     938:	8d b7       	in	r24, 0x3d	; 61
     93a:	9e b7       	in	r25, 0x3e	; 62
     93c:	08 96       	adiw	r24, 0x08	; 8
     93e:	0f b6       	in	r0, 0x3f	; 63
     940:	f8 94       	cli
     942:	9e bf       	out	0x3e, r25	; 62
     944:	0f be       	out	0x3f, r0	; 63
     946:	8d bf       	out	0x3d, r24	; 61
     948:	0c 17       	cp	r16, r28
     94a:	1d 07       	cpc	r17, r29
     94c:	19 f0       	breq	.+6      	; 0x954 <PID_calibrate+0x84>
		printf("Encoder prev: %d\t",prev_rot);
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     94e:	9e 01       	movw	r18, r28
     950:	e8 01       	movw	r28, r16
     952:	dc cf       	rjmp	.-72     	; 0x90c <PID_calibrate+0x3c>
		
		printf("Encoder cur: %d\n",prev_rot);
	}
	
	motor_set_speed(0);
     954:	80 e0       	ldi	r24, 0x00	; 0
     956:	2d df       	rcall	.-422    	; 0x7b2 <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     958:	8f ec       	ldi	r24, 0xCF	; 207
     95a:	97 e0       	ldi	r25, 0x07	; 7
     95c:	01 97       	sbiw	r24, 0x01	; 1
     95e:	f1 f7       	brne	.-4      	; 0x95c <PID_calibrate+0x8c>
     960:	00 c0       	rjmp	.+0      	; 0x962 <PID_calibrate+0x92>
     962:	00 00       	nop
	_delay_us(500);
	motor_reset_encoder();
     964:	41 df       	rcall	.-382    	; 0x7e8 <motor_reset_encoder>
	motor_set_direction(150);
     966:	86 e9       	ldi	r24, 0x96	; 150
     968:	0f df       	rcall	.-482    	; 0x788 <motor_set_direction>
	motor_set_speed(200);
     96a:	88 ec       	ldi	r24, 0xC8	; 200
     96c:	22 df       	rcall	.-444    	; 0x7b2 <motor_set_speed>
	cur_rot = 0;
	prev_rot = cur_rot-200;
     96e:	38 e3       	ldi	r19, 0x38	; 56
     970:	2f ef       	ldi	r18, 0xFF	; 255
	motor_set_speed(0);
	_delay_us(500);
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
     972:	c0 e0       	ldi	r28, 0x00	; 0
     974:	d0 e0       	ldi	r29, 0x00	; 0
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\n",prev_rot);
     976:	0c e0       	ldi	r16, 0x0C	; 12
     978:	13 e0       	ldi	r17, 0x03	; 3
     97a:	2f 93       	push	r18
     97c:	3f 93       	push	r19
     97e:	1f 93       	push	r17
     980:	0f 93       	push	r16
     982:	9c d5       	rcall	.+2872   	; 0x14bc <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     984:	9f ef       	ldi	r25, 0xFF	; 255
     986:	23 ef       	ldi	r18, 0xF3	; 243
     988:	81 e0       	ldi	r24, 0x01	; 1
     98a:	91 50       	subi	r25, 0x01	; 1
     98c:	20 40       	sbci	r18, 0x00	; 0
     98e:	80 40       	sbci	r24, 0x00	; 0
     990:	e1 f7       	brne	.-8      	; 0x98a <PID_calibrate+0xba>
     992:	00 c0       	rjmp	.+0      	; 0x994 <PID_calibrate+0xc4>
     994:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     996:	80 e0       	ldi	r24, 0x00	; 0
     998:	66 df       	rcall	.-308    	; 0x866 <motor_read_rotation>
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
     99a:	0f 90       	pop	r0
     99c:	0f 90       	pop	r0
     99e:	0f 90       	pop	r0
     9a0:	0f 90       	pop	r0
     9a2:	8c 17       	cp	r24, r28
     9a4:	9d 07       	cpc	r25, r29
     9a6:	21 f0       	breq	.+8      	; 0x9b0 <PID_calibrate+0xe0>
		printf("Encoder prev: %d\n",prev_rot);
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     9a8:	3c 2f       	mov	r19, r28
     9aa:	2d 2f       	mov	r18, r29
     9ac:	ec 01       	movw	r28, r24
     9ae:	e5 cf       	rjmp	.-54     	; 0x97a <PID_calibrate+0xaa>
		
		//printf("Encoder cur: %d\n",prev_rot);
	}
	rot_max = cur_rot;
     9b0:	90 93 42 03 	sts	0x0342, r25
     9b4:	80 93 41 03 	sts	0x0341, r24
}
     9b8:	df 91       	pop	r29
     9ba:	cf 91       	pop	r28
     9bc:	1f 91       	pop	r17
     9be:	0f 91       	pop	r16
     9c0:	ff 90       	pop	r15
     9c2:	ef 90       	pop	r14
     9c4:	df 90       	pop	r13
     9c6:	cf 90       	pop	r12
     9c8:	08 95       	ret

000009ca <PID>:
void PID(uint8_t pos_ref){
     9ca:	8f 92       	push	r8
     9cc:	9f 92       	push	r9
     9ce:	af 92       	push	r10
     9d0:	bf 92       	push	r11
     9d2:	cf 92       	push	r12
     9d4:	df 92       	push	r13
     9d6:	ef 92       	push	r14
     9d8:	ff 92       	push	r15
     9da:	cf 93       	push	r28
     9dc:	df 93       	push	r29
     9de:	c8 2f       	mov	r28, r24
	if (timer_flag){
     9e0:	80 91 3a 03 	lds	r24, 0x033A
     9e4:	88 23       	and	r24, r24
     9e6:	09 f4       	brne	.+2      	; 0x9ea <PID+0x20>
     9e8:	a2 c0       	rjmp	.+324    	; 0xb2e <PID+0x164>
		clear_bit(TIMSK2,TOIE2); //disbale interupt whiole handling PID 
     9ea:	e0 e7       	ldi	r30, 0x70	; 112
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	80 81       	ld	r24, Z
     9f0:	8e 7f       	andi	r24, 0xFE	; 254
     9f2:	80 83       	st	Z, r24
		int16_t motor_rot = motor_read_rotation(0);
     9f4:	80 e0       	ldi	r24, 0x00	; 0
     9f6:	37 df       	rcall	.-402    	; 0x866 <motor_read_rotation>
		//printf("Encoder: %d\t", motor_rot);
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255;
     9f8:	bc 01       	movw	r22, r24
     9fa:	88 27       	eor	r24, r24
     9fc:	77 fd       	sbrc	r23, 7
     9fe:	80 95       	com	r24
     a00:	98 2f       	mov	r25, r24
     a02:	e6 d3       	rcall	.+1996   	; 0x11d0 <__floatsisf>
     a04:	6b 01       	movw	r12, r22
     a06:	7c 01       	movw	r14, r24
     a08:	60 91 41 03 	lds	r22, 0x0341
     a0c:	70 91 42 03 	lds	r23, 0x0342
     a10:	88 27       	eor	r24, r24
     a12:	77 fd       	sbrc	r23, 7
     a14:	80 95       	com	r24
     a16:	98 2f       	mov	r25, r24
     a18:	db d3       	rcall	.+1974   	; 0x11d0 <__floatsisf>
     a1a:	9b 01       	movw	r18, r22
     a1c:	ac 01       	movw	r20, r24
     a1e:	c7 01       	movw	r24, r14
     a20:	b6 01       	movw	r22, r12
     a22:	3b d3       	rcall	.+1654   	; 0x109a <__divsf3>
     a24:	20 e0       	ldi	r18, 0x00	; 0
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	4f e7       	ldi	r20, 0x7F	; 127
     a2a:	53 e4       	ldi	r21, 0x43	; 67
     a2c:	85 d4       	rcall	.+2314   	; 0x1338 <__mulsf3>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
     a2e:	c1 3f       	cpi	r28, 0xF1	; 241
     a30:	18 f4       	brcc	.+6      	; 0xa38 <PID+0x6e>
			pos_ref = 240;
			} else if(pos_ref<10){
     a32:	ca 30       	cpi	r28, 0x0A	; 10
     a34:	18 f0       	brcs	.+6      	; 0xa3c <PID+0x72>
     a36:	03 c0       	rjmp	.+6      	; 0xa3e <PID+0x74>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
			pos_ref = 240;
     a38:	c0 ef       	ldi	r28, 0xF0	; 240
     a3a:	01 c0       	rjmp	.+2      	; 0xa3e <PID+0x74>
			} else if(pos_ref<10){
			pos_ref = 10;
     a3c:	ca e0       	ldi	r28, 0x0A	; 10
		}
		
	
	
		int16_t error = pos_ref - (int)measured;
     a3e:	d0 e0       	ldi	r29, 0x00	; 0
     a40:	94 d3       	rcall	.+1832   	; 0x116a <__fixsfsi>
     a42:	c6 1b       	sub	r28, r22
     a44:	d7 0b       	sbc	r29, r23
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     a46:	be 01       	movw	r22, r28
     a48:	88 27       	eor	r24, r24
     a4a:	77 fd       	sbrc	r23, 7
     a4c:	80 95       	com	r24
     a4e:	98 2f       	mov	r25, r24
     a50:	bf d3       	rcall	.+1918   	; 0x11d0 <__floatsisf>
     a52:	6b 01       	movw	r12, r22
     a54:	7c 01       	movw	r14, r24
     a56:	80 90 3d 03 	lds	r8, 0x033D
     a5a:	90 90 3e 03 	lds	r9, 0x033E
     a5e:	a0 90 3f 03 	lds	r10, 0x033F
     a62:	b0 90 40 03 	lds	r11, 0x0340
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
     a66:	20 97       	sbiw	r28, 0x00	; 0
     a68:	89 f0       	breq	.+34     	; 0xa8c <PID+0xc2>
		
	
	
		int16_t error = pos_ref - (int)measured;
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     a6a:	2f e6       	ldi	r18, 0x6F	; 111
     a6c:	32 e1       	ldi	r19, 0x12	; 18
     a6e:	43 e8       	ldi	r20, 0x83	; 131
     a70:	5c e3       	ldi	r21, 0x3C	; 60
     a72:	62 d4       	rcall	.+2244   	; 0x1338 <__mulsf3>
     a74:	a5 01       	movw	r20, r10
     a76:	94 01       	movw	r18, r8
     a78:	a8 d2       	rcall	.+1360   	; 0xfca <__addsf3>
     a7a:	60 93 3d 03 	sts	0x033D, r22
     a7e:	70 93 3e 03 	sts	0x033E, r23
     a82:	80 93 3f 03 	sts	0x033F, r24
     a86:	90 93 40 03 	sts	0x0340, r25
     a8a:	08 c0       	rjmp	.+16     	; 0xa9c <PID+0xd2>
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
			integral = 0;
     a8c:	10 92 3d 03 	sts	0x033D, r1
     a90:	10 92 3e 03 	sts	0x033E, r1
     a94:	10 92 3f 03 	sts	0x033F, r1
     a98:	10 92 40 03 	sts	0x0340, r1
	
		double derivative = (error - prev_error)/dt;
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = error*Kp + integral*Ki + derivative*Kd;
     a9c:	20 e0       	ldi	r18, 0x00	; 0
     a9e:	30 e0       	ldi	r19, 0x00	; 0
     aa0:	40 e2       	ldi	r20, 0x20	; 32
     aa2:	51 e4       	ldi	r21, 0x41	; 65
     aa4:	60 91 3d 03 	lds	r22, 0x033D
     aa8:	70 91 3e 03 	lds	r23, 0x033E
     aac:	80 91 3f 03 	lds	r24, 0x033F
     ab0:	90 91 40 03 	lds	r25, 0x0340
     ab4:	41 d4       	rcall	.+2178   	; 0x1338 <__mulsf3>
     ab6:	9b 01       	movw	r18, r22
     ab8:	ac 01       	movw	r20, r24
     aba:	c7 01       	movw	r24, r14
     abc:	b6 01       	movw	r22, r12
     abe:	85 d2       	rcall	.+1290   	; 0xfca <__addsf3>
     ac0:	6b 01       	movw	r12, r22
     ac2:	7c 01       	movw	r14, r24
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
			integral = 0;
		}
	
		double derivative = (error - prev_error)/dt;
     ac4:	80 91 3b 03 	lds	r24, 0x033B
     ac8:	90 91 3c 03 	lds	r25, 0x033C
     acc:	be 01       	movw	r22, r28
     ace:	68 1b       	sub	r22, r24
     ad0:	79 0b       	sbc	r23, r25
     ad2:	88 27       	eor	r24, r24
     ad4:	77 fd       	sbrc	r23, 7
     ad6:	80 95       	com	r24
     ad8:	98 2f       	mov	r25, r24
     ada:	7a d3       	rcall	.+1780   	; 0x11d0 <__floatsisf>
     adc:	2f e6       	ldi	r18, 0x6F	; 111
     ade:	32 e1       	ldi	r19, 0x12	; 18
     ae0:	43 e8       	ldi	r20, 0x83	; 131
     ae2:	5c e3       	ldi	r21, 0x3C	; 60
     ae4:	da d2       	rcall	.+1460   	; 0x109a <__divsf3>
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = error*Kp + integral*Ki + derivative*Kd;
     ae6:	2a e0       	ldi	r18, 0x0A	; 10
     ae8:	37 ed       	ldi	r19, 0xD7	; 215
     aea:	43 e2       	ldi	r20, 0x23	; 35
     aec:	5c e3       	ldi	r21, 0x3C	; 60
     aee:	24 d4       	rcall	.+2120   	; 0x1338 <__mulsf3>
     af0:	9b 01       	movw	r18, r22
     af2:	ac 01       	movw	r20, r24
     af4:	c7 01       	movw	r24, r14
     af6:	b6 01       	movw	r22, r12
     af8:	68 d2       	rcall	.+1232   	; 0xfca <__addsf3>
     afa:	37 d3       	rcall	.+1646   	; 0x116a <__fixsfsi>
     afc:	f6 2e       	mov	r15, r22
     afe:	26 2f       	mov	r18, r22
     b00:	37 2f       	mov	r19, r23
	
		prev_error = error;
     b02:	d0 93 3c 03 	sts	0x033C, r29
     b06:	c0 93 3b 03 	sts	0x033B, r28
		//printf("power Signed: %d\n",power_signed);
		if (power_signed < 0){
     b0a:	33 23       	and	r19, r19
     b0c:	2c f4       	brge	.+10     	; 0xb18 <PID+0x14e>
			motor_set_direction(23);
     b0e:	87 e1       	ldi	r24, 0x17	; 23
     b10:	3b de       	rcall	.-906    	; 0x788 <motor_set_direction>
			power = -power_signed;
     b12:	8f 2d       	mov	r24, r15
     b14:	81 95       	neg	r24
     b16:	03 c0       	rjmp	.+6      	; 0xb1e <PID+0x154>
		}
		else{
			motor_set_direction(140);
     b18:	8c e8       	ldi	r24, 0x8C	; 140
     b1a:	36 de       	rcall	.-916    	; 0x788 <motor_set_direction>
				power = power_signed;
     b1c:	8f 2d       	mov	r24, r15
		}
	//printf("True power: %d\n", power);
		motor_set_speed_2(power);
     b1e:	62 de       	rcall	.-828    	; 0x7e4 <motor_set_speed_2>
		timer_flag = 0;
     b20:	10 92 3a 03 	sts	0x033A, r1
		set_bit(TIMSK2,TOIE2); //enable interupot
     b24:	e0 e7       	ldi	r30, 0x70	; 112
     b26:	f0 e0       	ldi	r31, 0x00	; 0
     b28:	80 81       	ld	r24, Z
     b2a:	81 60       	ori	r24, 0x01	; 1
     b2c:	80 83       	st	Z, r24
	}
}
     b2e:	df 91       	pop	r29
     b30:	cf 91       	pop	r28
     b32:	ff 90       	pop	r15
     b34:	ef 90       	pop	r14
     b36:	df 90       	pop	r13
     b38:	cf 90       	pop	r12
     b3a:	bf 90       	pop	r11
     b3c:	af 90       	pop	r10
     b3e:	9f 90       	pop	r9
     b40:	8f 90       	pop	r8
     b42:	08 95       	ret

00000b44 <PID_init>:
void PID_init(void){
	
	//-------------INITIALIZE TIMER INPUT-----------------
	
	// Disable global interrupts
	cli();
     b44:	f8 94       	cli
	
	// enable timer overflow interrupt for Timer2
	TIMSK2=(1<<TOIE2);
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	80 93 70 00 	sts	0x0070, r24
	
	// start timer2 with /1024 prescaler
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     b4c:	87 e0       	ldi	r24, 0x07	; 7
     b4e:	80 93 b1 00 	sts	0x00B1, r24
	
	// Enable global interrupts
	sei();
     b52:	78 94       	sei
     b54:	08 95       	ret

00000b56 <pong_JOY>:
		default:
			break;
	}
}

void pong_JOY(void){
     b56:	cf 93       	push	r28
     b58:	df 93       	push	r29
     b5a:	cd b7       	in	r28, 0x3d	; 61
     b5c:	de b7       	in	r29, 0x3e	; 62
     b5e:	66 97       	sbiw	r28, 0x16	; 22
     b60:	0f b6       	in	r0, 0x3f	; 63
     b62:	f8 94       	cli
     b64:	de bf       	out	0x3e, r29	; 62
     b66:	0f be       	out	0x3f, r0	; 63
     b68:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b6a:	82 e0       	ldi	r24, 0x02	; 2
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	9d 87       	std	Y+13, r25	; 0x0d
     b70:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b72:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b74:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b76:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     b78:	f4 dc       	rcall	.-1560   	; 0x562 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     b7a:	ce 01       	movw	r24, r28
     b7c:	0c 96       	adiw	r24, 0x0c	; 12
     b7e:	2d db       	rcall	.-2470   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     b80:	37 dd       	rcall	.-1426   	; 0x5f0 <is_goal>
     b82:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     b84:	ce 01       	movw	r24, r28
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	54 db       	rcall	.-2392   	; 0x232 <CAN_receive>
     b8a:	88 23       	and	r24, r24
     b8c:	79 f0       	breq	.+30     	; 0xbac <pong_JOY+0x56>
			motor_set_speed(instructions.data[0]);
     b8e:	8c 81       	ldd	r24, Y+4	; 0x04
     b90:	10 de       	rcall	.-992    	; 0x7b2 <motor_set_speed>
			//set_servo(instructions.data[1]);
			set_servo(127);
     b92:	8f e7       	ldi	r24, 0x7F	; 127
     b94:	de d0       	rcall	.+444    	; 0xd52 <set_servo>
			solenoid_fire(instructions.data[2]);
     b96:	8e 81       	ldd	r24, Y+6	; 0x06
     b98:	29 d1       	rcall	.+594    	; 0xdec <solenoid_fire>
     b9a:	8f e3       	ldi	r24, 0x3F	; 63
     b9c:	9c e9       	ldi	r25, 0x9C	; 156
     b9e:	01 97       	sbiw	r24, 0x01	; 1
     ba0:	f1 f7       	brne	.-4      	; 0xb9e <pong_JOY+0x48>
     ba2:	00 c0       	rjmp	.+0      	; 0xba4 <pong_JOY+0x4e>
     ba4:	00 00       	nop
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     ba6:	ce 01       	movw	r24, r28
     ba8:	0c 96       	adiw	r24, 0x0c	; 12
     baa:	17 db       	rcall	.-2514   	; 0x1da <CAN_message_send>
		}
		
		game_over = is_game_over();
     bac:	46 dd       	rcall	.-1396   	; 0x63a <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     bae:	88 23       	and	r24, r24
     bb0:	39 f3       	breq	.-50     	; 0xb80 <pong_JOY+0x2a>
			CAN_message_send(&results);
		}
		
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     bb2:	8f 87       	std	Y+15, r24	; 0x0f
	CAN_print(&results);
     bb4:	ce 01       	movw	r24, r28
     bb6:	0c 96       	adiw	r24, 0x0c	; 12
     bb8:	77 db       	rcall	.-2322   	; 0x2a8 <CAN_print>
	CAN_message_send(&results);
     bba:	ce 01       	movw	r24, r28
     bbc:	0c 96       	adiw	r24, 0x0c	; 12
     bbe:	0d db       	rcall	.-2534   	; 0x1da <CAN_message_send>
}
     bc0:	66 96       	adiw	r28, 0x16	; 22
     bc2:	0f b6       	in	r0, 0x3f	; 63
     bc4:	f8 94       	cli
     bc6:	de bf       	out	0x3e, r29	; 62
     bc8:	0f be       	out	0x3f, r0	; 63
     bca:	cd bf       	out	0x3d, r28	; 61
     bcc:	df 91       	pop	r29
     bce:	cf 91       	pop	r28
     bd0:	08 95       	ret

00000bd2 <pong_slider>:



void pong_slider(void){
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	cd b7       	in	r28, 0x3d	; 61
     bd8:	de b7       	in	r29, 0x3e	; 62
     bda:	66 97       	sbiw	r28, 0x16	; 22
     bdc:	0f b6       	in	r0, 0x3f	; 63
     bde:	f8 94       	cli
     be0:	de bf       	out	0x3e, r29	; 62
     be2:	0f be       	out	0x3f, r0	; 63
     be4:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     be6:	82 e0       	ldi	r24, 0x02	; 2
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	9d 87       	std	Y+13, r25	; 0x0d
     bec:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     bee:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     bf0:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     bf2:	18 8a       	std	Y+16, r1	; 0x10
	
	PID_calibrate();
     bf4:	6d de       	rcall	.-806    	; 0x8d0 <PID_calibrate>
	IR_calibrate();
     bf6:	b5 dc       	rcall	.-1686   	; 0x562 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     bf8:	ce 01       	movw	r24, r28
     bfa:	0c 96       	adiw	r24, 0x0c	; 12
     bfc:	ee da       	rcall	.-2596   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     bfe:	f8 dc       	rcall	.-1552   	; 0x5f0 <is_goal>
     c00:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     c02:	ce 01       	movw	r24, r28
     c04:	01 96       	adiw	r24, 0x01	; 1
     c06:	15 db       	rcall	.-2518   	; 0x232 <CAN_receive>
     c08:	88 23       	and	r24, r24
     c0a:	79 f0       	breq	.+30     	; 0xc2a <pong_slider+0x58>
			//CAN_print(&instructions);
			PID(instructions.data[1]);
     c0c:	8d 81       	ldd	r24, Y+5	; 0x05
     c0e:	dd de       	rcall	.-582    	; 0x9ca <PID>
			set_servo(instructions.data[0]);
     c10:	8c 81       	ldd	r24, Y+4	; 0x04
     c12:	9f d0       	rcall	.+318    	; 0xd52 <set_servo>
			solenoid_fire(instructions.data[2]);
     c14:	8e 81       	ldd	r24, Y+6	; 0x06
     c16:	ea d0       	rcall	.+468    	; 0xdec <solenoid_fire>
     c18:	8f e3       	ldi	r24, 0x3F	; 63
     c1a:	9c e9       	ldi	r25, 0x9C	; 156
     c1c:	01 97       	sbiw	r24, 0x01	; 1
     c1e:	f1 f7       	brne	.-4      	; 0xc1c <pong_slider+0x4a>
     c20:	00 c0       	rjmp	.+0      	; 0xc22 <pong_slider+0x50>
     c22:	00 00       	nop
			_delay_ms(10);
			CAN_message_send(&results);
     c24:	ce 01       	movw	r24, r28
     c26:	0c 96       	adiw	r24, 0x0c	; 12
     c28:	d8 da       	rcall	.-2640   	; 0x1da <CAN_message_send>
		}
		game_over = is_game_over();
     c2a:	07 dd       	rcall	.-1522   	; 0x63a <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     c2c:	88 23       	and	r24, r24
     c2e:	39 f3       	breq	.-50     	; 0xbfe <pong_slider+0x2c>
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	
	results.data[0] = game_over;
     c30:	8f 87       	std	Y+15, r24	; 0x0f
	motor_set_speed(127);
     c32:	8f e7       	ldi	r24, 0x7F	; 127
     c34:	be dd       	rcall	.-1156   	; 0x7b2 <motor_set_speed>
	CAN_print(&results);
     c36:	ce 01       	movw	r24, r28
     c38:	0c 96       	adiw	r24, 0x0c	; 12
     c3a:	36 db       	rcall	.-2452   	; 0x2a8 <CAN_print>
	CAN_message_send(&results);
     c3c:	ce 01       	movw	r24, r28
     c3e:	0c 96       	adiw	r24, 0x0c	; 12
     c40:	cc da       	rcall	.-2664   	; 0x1da <CAN_message_send>
}
     c42:	66 96       	adiw	r28, 0x16	; 22
     c44:	0f b6       	in	r0, 0x3f	; 63
     c46:	f8 94       	cli
     c48:	de bf       	out	0x3e, r29	; 62
     c4a:	0f be       	out	0x3f, r0	; 63
     c4c:	cd bf       	out	0x3d, r28	; 61
     c4e:	df 91       	pop	r29
     c50:	cf 91       	pop	r28
     c52:	08 95       	ret

00000c54 <pong_play>:
 *  Author: mariuesk
 */ 
#include "Pong.h"

void pong_play(game_mode mode){
	switch(mode){
     c54:	88 23       	and	r24, r24
     c56:	19 f0       	breq	.+6      	; 0xc5e <pong_play+0xa>
     c58:	81 30       	cpi	r24, 0x01	; 1
     c5a:	19 f0       	breq	.+6      	; 0xc62 <pong_play+0xe>
     c5c:	08 95       	ret
		case(JOY):
			pong_JOY();
     c5e:	7b cf       	rjmp	.-266    	; 0xb56 <pong_JOY>
			break;
     c60:	08 95       	ret
		case(SLIDER):
			pong_slider();
     c62:	b7 cf       	rjmp	.-146    	; 0xbd2 <pong_slider>
     c64:	08 95       	ret

00000c66 <PWM_set_period>:

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     c66:	cf 92       	push	r12
     c68:	df 92       	push	r13
     c6a:	ef 92       	push	r14
     c6c:	ff 92       	push	r15
     c6e:	6b 01       	movw	r12, r22
     c70:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     c72:	e1 e8       	ldi	r30, 0x81	; 129
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	80 81       	ld	r24, Z
     c78:	84 60       	ori	r24, 0x04	; 4
     c7a:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     c7c:	80 81       	ld	r24, Z
     c7e:	8d 7f       	andi	r24, 0xFD	; 253
     c80:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     c82:	80 81       	ld	r24, Z
     c84:	8e 7f       	andi	r24, 0xFE	; 254
     c86:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = pwm_timer_freq*period;
     c88:	60 91 43 03 	lds	r22, 0x0343
     c8c:	70 91 44 03 	lds	r23, 0x0344
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	90 e0       	ldi	r25, 0x00	; 0
     c94:	9b d2       	rcall	.+1334   	; 0x11cc <__floatunsisf>
     c96:	a7 01       	movw	r20, r14
     c98:	96 01       	movw	r18, r12
     c9a:	4e d3       	rcall	.+1692   	; 0x1338 <__mulsf3>
     c9c:	6b d2       	rcall	.+1238   	; 0x1174 <__fixunssfsi>
	ICR1 = top;
     c9e:	70 93 87 00 	sts	0x0087, r23
     ca2:	60 93 86 00 	sts	0x0086, r22
	
}
     ca6:	ff 90       	pop	r15
     ca8:	ef 90       	pop	r14
     caa:	df 90       	pop	r13
     cac:	cf 90       	pop	r12
     cae:	08 95       	ret

00000cb0 <PWM_init>:
 */ 

#include "PWM.h"
static uint16_t pwm_timer_freq;

void PWM_init(float period, uint32_t clock_freq){
     cb0:	0f 93       	push	r16
     cb2:	1f 93       	push	r17
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     cb4:	e1 e8       	ldi	r30, 0x81	; 129
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	a0 81       	ld	r26, Z
     cba:	a0 61       	ori	r26, 0x10	; 16
     cbc:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     cbe:	a0 81       	ld	r26, Z
     cc0:	a8 60       	ori	r26, 0x08	; 8
     cc2:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     cc4:	e0 e8       	ldi	r30, 0x80	; 128
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	a0 81       	ld	r26, Z
     cca:	a2 60       	ori	r26, 0x02	; 2
     ccc:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     cce:	a0 81       	ld	r26, Z
     cd0:	ae 7f       	andi	r26, 0xFE	; 254
     cd2:	a0 83       	st	Z, r26
	
	//Set compare output on PB6 (OC1B)
	set_bit(TCCR1A, COM1B1);
     cd4:	a0 81       	ld	r26, Z
     cd6:	a0 62       	ori	r26, 0x20	; 32
     cd8:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     cda:	a0 81       	ld	r26, Z
     cdc:	af 7e       	andi	r26, 0xEF	; 239
     cde:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     ce0:	03 2f       	mov	r16, r19
     ce2:	14 2f       	mov	r17, r20
     ce4:	25 2f       	mov	r18, r21
     ce6:	33 27       	eor	r19, r19
     ce8:	10 93 44 03 	sts	0x0344, r17
     cec:	00 93 43 03 	sts	0x0343, r16
	PWM_set_period(period);
     cf0:	ba df       	rcall	.-140    	; 0xc66 <PWM_set_period>
	

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
     cf2:	26 9a       	sbi	0x04, 6	; 4
}
     cf4:	1f 91       	pop	r17
     cf6:	0f 91       	pop	r16
     cf8:	08 95       	ret

00000cfa <PWM_pulse_set>:
	uint16_t top = pwm_timer_freq*period;
	ICR1 = top;
	
}

void PWM_pulse_set(float width) {
     cfa:	cf 92       	push	r12
     cfc:	df 92       	push	r13
     cfe:	ef 92       	push	r14
     d00:	ff 92       	push	r15
     d02:	6b 01       	movw	r12, r22
     d04:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     d06:	60 91 43 03 	lds	r22, 0x0343
     d0a:	70 91 44 03 	lds	r23, 0x0344
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	5c d2       	rcall	.+1208   	; 0x11cc <__floatunsisf>
     d14:	a7 01       	movw	r20, r14
     d16:	96 01       	movw	r18, r12
     d18:	0f d3       	rcall	.+1566   	; 0x1338 <__mulsf3>
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	40 e0       	ldi	r20, 0x00	; 0
     d20:	5f e3       	ldi	r21, 0x3F	; 63
     d22:	52 d1       	rcall	.+676    	; 0xfc8 <__subsf3>
     d24:	27 d2       	rcall	.+1102   	; 0x1174 <__fixunssfsi>
	//printf("Width: %d \t Pulse: %d \n",width, pulse);
	
	OCR1B = pulse;
     d26:	70 93 8b 00 	sts	0x008B, r23
     d2a:	60 93 8a 00 	sts	0x008A, r22
     d2e:	ff 90       	pop	r15
     d30:	ef 90       	pop	r14
     d32:	df 90       	pop	r13
     d34:	cf 90       	pop	r12
     d36:	08 95       	ret

00000d38 <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     d38:	9b 01       	movw	r18, r22
     d3a:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     d3c:	6a e0       	ldi	r22, 0x0A	; 10
     d3e:	77 ed       	ldi	r23, 0xD7	; 215
     d40:	83 ea       	ldi	r24, 0xA3	; 163
     d42:	9c e3       	ldi	r25, 0x3C	; 60
     d44:	b5 df       	rcall	.-150    	; 0xcb0 <PWM_init>
	PWM_pulse_set(initial_pos);
     d46:	66 ea       	ldi	r22, 0xA6	; 166
     d48:	7b e9       	ldi	r23, 0x9B	; 155
     d4a:	84 ec       	ldi	r24, 0xC4	; 196
     d4c:	9a e3       	ldi	r25, 0x3A	; 58
     d4e:	d5 cf       	rjmp	.-86     	; 0xcfa <PWM_pulse_set>
     d50:	08 95       	ret

00000d52 <set_servo>:
}

void set_servo(uint8_t servo_dir){
     d52:	cf 92       	push	r12
     d54:	df 92       	push	r13
     d56:	ef 92       	push	r14
     d58:	ff 92       	push	r15
	//printf("servo dir: %d \n", servo_dir);
	if(servo_dir-37 >= 0){
     d5a:	28 2f       	mov	r18, r24
     d5c:	30 e0       	ldi	r19, 0x00	; 0
     d5e:	25 52       	subi	r18, 0x25	; 37
     d60:	31 09       	sbc	r19, r1
     d62:	33 23       	and	r19, r19
     d64:	0c f0       	brlt	.+2      	; 0xd68 <set_servo+0x16>
		servo_dir -= 37;
     d66:	85 52       	subi	r24, 0x25	; 37

	float min_pw = 0.00095;
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
     d68:	68 2f       	mov	r22, r24
     d6a:	70 e0       	ldi	r23, 0x00	; 0
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	2d d2       	rcall	.+1114   	; 0x11cc <__floatunsisf>
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
     d72:	2d ea       	ldi	r18, 0xAD	; 173
     d74:	34 eb       	ldi	r19, 0xB4	; 180
     d76:	4e e4       	ldi	r20, 0x4E	; 78
     d78:	58 e4       	ldi	r21, 0x48	; 72
     d7a:	8f d1       	rcall	.+798    	; 0x109a <__divsf3>
     d7c:	2a ef       	ldi	r18, 0xFA	; 250
     d7e:	3d ee       	ldi	r19, 0xED	; 237
     d80:	4b e6       	ldi	r20, 0x6B	; 107
     d82:	5a e3       	ldi	r21, 0x3A	; 58
     d84:	22 d1       	rcall	.+580    	; 0xfca <__addsf3>
     d86:	6b 01       	movw	r12, r22
     d88:	7c 01       	movw	r14, r24
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
     d8a:	2c e6       	ldi	r18, 0x6C	; 108
     d8c:	39 e0       	ldi	r19, 0x09	; 9
     d8e:	49 e7       	ldi	r20, 0x79	; 121
     d90:	5a e3       	ldi	r21, 0x3A	; 58
     d92:	7f d1       	rcall	.+766    	; 0x1092 <__cmpsf2>
     d94:	88 23       	and	r24, r24
     d96:	54 f0       	brlt	.+20     	; 0xdac <set_servo+0x5a>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     d98:	2b e4       	ldi	r18, 0x4B	; 75
     d9a:	39 e5       	ldi	r19, 0x59	; 89
     d9c:	46 e0       	ldi	r20, 0x06	; 6
     d9e:	5b e3       	ldi	r21, 0x3B	; 59
     da0:	c7 01       	movw	r24, r14
     da2:	b6 01       	movw	r22, r12
     da4:	c5 d2       	rcall	.+1418   	; 0x1330 <__gesf2>
     da6:	18 16       	cp	r1, r24
     da8:	64 f0       	brlt	.+24     	; 0xdc2 <set_servo+0x70>
     daa:	15 c0       	rjmp	.+42     	; 0xdd6 <set_servo+0x84>
	float dir = (float)servo_dir;
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     dac:	0f 2e       	mov	r0, r31
     dae:	fc e6       	ldi	r31, 0x6C	; 108
     db0:	cf 2e       	mov	r12, r31
     db2:	f9 e0       	ldi	r31, 0x09	; 9
     db4:	df 2e       	mov	r13, r31
     db6:	f9 e7       	ldi	r31, 0x79	; 121
     db8:	ef 2e       	mov	r14, r31
     dba:	fa e3       	ldi	r31, 0x3A	; 58
     dbc:	ff 2e       	mov	r15, r31
     dbe:	f0 2d       	mov	r31, r0
     dc0:	0a c0       	rjmp	.+20     	; 0xdd6 <set_servo+0x84>
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
     dc2:	0f 2e       	mov	r0, r31
     dc4:	fb e4       	ldi	r31, 0x4B	; 75
     dc6:	cf 2e       	mov	r12, r31
     dc8:	f9 e5       	ldi	r31, 0x59	; 89
     dca:	df 2e       	mov	r13, r31
     dcc:	f6 e0       	ldi	r31, 0x06	; 6
     dce:	ef 2e       	mov	r14, r31
     dd0:	fb e3       	ldi	r31, 0x3B	; 59
     dd2:	ff 2e       	mov	r15, r31
     dd4:	f0 2d       	mov	r31, r0
	}
	
	PWM_pulse_set(servo_pw);
     dd6:	c7 01       	movw	r24, r14
     dd8:	b6 01       	movw	r22, r12
     dda:	8f df       	rcall	.-226    	; 0xcfa <PWM_pulse_set>

     ddc:	ff 90       	pop	r15
     dde:	ef 90       	pop	r14
     de0:	df 90       	pop	r13
     de2:	cf 90       	pop	r12
     de4:	08 95       	ret

00000de6 <solenoid_init>:

#include "solenoid.h"

void solenoid_init(void){
	//initialize PB4 as output, PB4 = ?
	set_bit(DDRB,PB4);
     de6:	24 9a       	sbi	0x04, 4	; 4
	PORTB |= (1 << PB4);
     de8:	2c 9a       	sbi	0x05, 4	; 5
     dea:	08 95       	ret

00000dec <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     dec:	88 23       	and	r24, r24
     dee:	11 f0       	breq	.+4      	; 0xdf4 <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     df0:	2c 98       	cbi	0x05, 4	; 5
     df2:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     df4:	2c 9a       	sbi	0x05, 4	; 5
     df6:	08 95       	ret

00000df8 <SPI_MasterInit>:

#include "SPI.h"
#include "Utilities.h"
void SPI_MasterInit(){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Setter outputs som rikitg 
     df8:	84 b1       	in	r24, 0x04	; 4
     dfa:	87 68       	ori	r24, 0x87	; 135
     dfc:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<MSTR)|(1<<SPR0);
     dfe:	81 e1       	ldi	r24, 0x11	; 17
     e00:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<SPE);
     e02:	8c b5       	in	r24, 0x2c	; 44
     e04:	80 64       	ori	r24, 0x40	; 64
     e06:	8c bd       	out	0x2c, r24	; 44
     e08:	08 95       	ret

00000e0a <SPI_Read>:
}

char SPI_Read(){
	/* Start transmission */
	SPDR = 0xFF;
     e0a:	8f ef       	ldi	r24, 0xFF	; 255
     e0c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     e0e:	0d b4       	in	r0, 0x2d	; 45
     e10:	07 fe       	sbrs	r0, 7
     e12:	fd cf       	rjmp	.-6      	; 0xe0e <SPI_Read+0x4>
	return SPDR;
     e14:	8e b5       	in	r24, 0x2e	; 46
}
     e16:	08 95       	ret

00000e18 <SPI_Send>:

void SPI_Send(char cData){
	/* Start transmission */
	SPDR = cData;
     e18:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     e1a:	0d b4       	in	r0, 0x2d	; 45
     e1c:	07 fe       	sbrs	r0, 7
     e1e:	fd cf       	rjmp	.-6      	; 0xe1a <SPI_Send+0x2>
     e20:	08 95       	ret

00000e22 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     e22:	8c e0       	ldi	r24, 0x0C	; 12
     e24:	80 93 b8 00 	sts	0x00B8, r24
     e28:	8f ef       	ldi	r24, 0xFF	; 255
     e2a:	80 93 bb 00 	sts	0x00BB, r24
     e2e:	84 e0       	ldi	r24, 0x04	; 4
     e30:	80 93 bc 00 	sts	0x00BC, r24
     e34:	08 95       	ret

00000e36 <TWI_Start_Transceiver_With_Data>:
     e36:	ec eb       	ldi	r30, 0xBC	; 188
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	20 81       	ld	r18, Z
     e3c:	20 fd       	sbrc	r18, 0
     e3e:	fd cf       	rjmp	.-6      	; 0xe3a <TWI_Start_Transceiver_With_Data+0x4>
     e40:	60 93 47 03 	sts	0x0347, r22
     e44:	fc 01       	movw	r30, r24
     e46:	20 81       	ld	r18, Z
     e48:	20 93 48 03 	sts	0x0348, r18
     e4c:	20 fd       	sbrc	r18, 0
     e4e:	0c c0       	rjmp	.+24     	; 0xe68 <TWI_Start_Transceiver_With_Data+0x32>
     e50:	62 30       	cpi	r22, 0x02	; 2
     e52:	50 f0       	brcs	.+20     	; 0xe68 <TWI_Start_Transceiver_With_Data+0x32>
     e54:	dc 01       	movw	r26, r24
     e56:	11 96       	adiw	r26, 0x01	; 1
     e58:	e9 e4       	ldi	r30, 0x49	; 73
     e5a:	f3 e0       	ldi	r31, 0x03	; 3
     e5c:	81 e0       	ldi	r24, 0x01	; 1
     e5e:	9d 91       	ld	r25, X+
     e60:	91 93       	st	Z+, r25
     e62:	8f 5f       	subi	r24, 0xFF	; 255
     e64:	86 13       	cpse	r24, r22
     e66:	fb cf       	rjmp	.-10     	; 0xe5e <TWI_Start_Transceiver_With_Data+0x28>
     e68:	10 92 46 03 	sts	0x0346, r1
     e6c:	88 ef       	ldi	r24, 0xF8	; 248
     e6e:	80 93 06 02 	sts	0x0206, r24
     e72:	85 ea       	ldi	r24, 0xA5	; 165
     e74:	80 93 bc 00 	sts	0x00BC, r24
     e78:	08 95       	ret

00000e7a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e7a:	1f 92       	push	r1
     e7c:	0f 92       	push	r0
     e7e:	0f b6       	in	r0, 0x3f	; 63
     e80:	0f 92       	push	r0
     e82:	11 24       	eor	r1, r1
     e84:	0b b6       	in	r0, 0x3b	; 59
     e86:	0f 92       	push	r0
     e88:	2f 93       	push	r18
     e8a:	3f 93       	push	r19
     e8c:	8f 93       	push	r24
     e8e:	9f 93       	push	r25
     e90:	af 93       	push	r26
     e92:	bf 93       	push	r27
     e94:	ef 93       	push	r30
     e96:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e98:	80 91 b9 00 	lds	r24, 0x00B9
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	fc 01       	movw	r30, r24
     ea0:	38 97       	sbiw	r30, 0x08	; 8
     ea2:	e1 35       	cpi	r30, 0x51	; 81
     ea4:	f1 05       	cpc	r31, r1
     ea6:	08 f0       	brcs	.+2      	; 0xeaa <__vector_39+0x30>
     ea8:	55 c0       	rjmp	.+170    	; 0xf54 <__vector_39+0xda>
     eaa:	ee 58       	subi	r30, 0x8E	; 142
     eac:	ff 4f       	sbci	r31, 0xFF	; 255
     eae:	a7 c2       	rjmp	.+1358   	; 0x13fe <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     eb0:	10 92 45 03 	sts	0x0345, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     eb4:	e0 91 45 03 	lds	r30, 0x0345
     eb8:	80 91 47 03 	lds	r24, 0x0347
     ebc:	e8 17       	cp	r30, r24
     ebe:	70 f4       	brcc	.+28     	; 0xedc <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	8e 0f       	add	r24, r30
     ec4:	80 93 45 03 	sts	0x0345, r24
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	e8 5b       	subi	r30, 0xB8	; 184
     ecc:	fc 4f       	sbci	r31, 0xFC	; 252
     ece:	80 81       	ld	r24, Z
     ed0:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ed4:	85 e8       	ldi	r24, 0x85	; 133
     ed6:	80 93 bc 00 	sts	0x00BC, r24
     eda:	43 c0       	rjmp	.+134    	; 0xf62 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     edc:	80 91 46 03 	lds	r24, 0x0346
     ee0:	81 60       	ori	r24, 0x01	; 1
     ee2:	80 93 46 03 	sts	0x0346, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ee6:	84 e9       	ldi	r24, 0x94	; 148
     ee8:	80 93 bc 00 	sts	0x00BC, r24
     eec:	3a c0       	rjmp	.+116    	; 0xf62 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     eee:	e0 91 45 03 	lds	r30, 0x0345
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	8e 0f       	add	r24, r30
     ef6:	80 93 45 03 	sts	0x0345, r24
     efa:	80 91 bb 00 	lds	r24, 0x00BB
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	e8 5b       	subi	r30, 0xB8	; 184
     f02:	fc 4f       	sbci	r31, 0xFC	; 252
     f04:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     f06:	20 91 45 03 	lds	r18, 0x0345
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	80 91 47 03 	lds	r24, 0x0347
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	01 97       	sbiw	r24, 0x01	; 1
     f14:	28 17       	cp	r18, r24
     f16:	39 07       	cpc	r19, r25
     f18:	24 f4       	brge	.+8      	; 0xf22 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f1a:	85 ec       	ldi	r24, 0xC5	; 197
     f1c:	80 93 bc 00 	sts	0x00BC, r24
     f20:	20 c0       	rjmp	.+64     	; 0xf62 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f22:	85 e8       	ldi	r24, 0x85	; 133
     f24:	80 93 bc 00 	sts	0x00BC, r24
     f28:	1c c0       	rjmp	.+56     	; 0xf62 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     f2a:	80 91 bb 00 	lds	r24, 0x00BB
     f2e:	e0 91 45 03 	lds	r30, 0x0345
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	e8 5b       	subi	r30, 0xB8	; 184
     f36:	fc 4f       	sbci	r31, 0xFC	; 252
     f38:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f3a:	80 91 46 03 	lds	r24, 0x0346
     f3e:	81 60       	ori	r24, 0x01	; 1
     f40:	80 93 46 03 	sts	0x0346, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f44:	84 e9       	ldi	r24, 0x94	; 148
     f46:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f4a:	0b c0       	rjmp	.+22     	; 0xf62 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f4c:	85 ea       	ldi	r24, 0xA5	; 165
     f4e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f52:	07 c0       	rjmp	.+14     	; 0xf62 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f54:	80 91 b9 00 	lds	r24, 0x00B9
     f58:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f5c:	84 e0       	ldi	r24, 0x04	; 4
     f5e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f62:	ff 91       	pop	r31
     f64:	ef 91       	pop	r30
     f66:	bf 91       	pop	r27
     f68:	af 91       	pop	r26
     f6a:	9f 91       	pop	r25
     f6c:	8f 91       	pop	r24
     f6e:	3f 91       	pop	r19
     f70:	2f 91       	pop	r18
     f72:	0f 90       	pop	r0
     f74:	0b be       	out	0x3b, r0	; 59
     f76:	0f 90       	pop	r0
     f78:	0f be       	out	0x3f, r0	; 63
     f7a:	0f 90       	pop	r0
     f7c:	1f 90       	pop	r1
     f7e:	18 95       	reti

00000f80 <USART_Transmit>:
}

int USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     f80:	e0 ec       	ldi	r30, 0xC0	; 192
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	90 81       	ld	r25, Z
     f86:	95 ff       	sbrs	r25, 5
     f88:	fd cf       	rjmp	.-6      	; 0xf84 <USART_Transmit+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
     f8a:	80 93 c6 00 	sts	0x00C6, r24
	return 0;
}
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	08 95       	ret

00000f94 <USART_Receive>:

int USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) );
     f94:	e0 ec       	ldi	r30, 0xC0	; 192
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	88 23       	and	r24, r24
     f9c:	ec f7       	brge	.-6      	; 0xf98 <USART_Receive+0x4>
	/* Get and return received data from buffer */
	return UDR0;
     f9e:	80 91 c6 00 	lds	r24, 0x00C6
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	08 95       	ret

00000fa6 <USART_Init>:

void USART_Init(void){
	//int ubrr = 11; // Usart_init parameter
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     fa6:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     faa:	87 e6       	ldi	r24, 0x67	; 103
     fac:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     fb0:	88 e1       	ldi	r24, 0x18	; 24
     fb2:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     fb6:	8e e0       	ldi	r24, 0x0E	; 14
     fb8:	80 93 c2 00 	sts	0x00C2, r24
	fdevopen(USART_Transmit, USART_Receive);
     fbc:	6a ec       	ldi	r22, 0xCA	; 202
     fbe:	77 e0       	ldi	r23, 0x07	; 7
     fc0:	80 ec       	ldi	r24, 0xC0	; 192
     fc2:	97 e0       	ldi	r25, 0x07	; 7
     fc4:	31 c2       	rjmp	.+1122   	; 0x1428 <fdevopen>
     fc6:	08 95       	ret

00000fc8 <__subsf3>:
     fc8:	50 58       	subi	r21, 0x80	; 128

00000fca <__addsf3>:
     fca:	bb 27       	eor	r27, r27
     fcc:	aa 27       	eor	r26, r26
     fce:	0e d0       	rcall	.+28     	; 0xfec <__addsf3x>
     fd0:	75 c1       	rjmp	.+746    	; 0x12bc <__fp_round>
     fd2:	66 d1       	rcall	.+716    	; 0x12a0 <__fp_pscA>
     fd4:	30 f0       	brcs	.+12     	; 0xfe2 <__addsf3+0x18>
     fd6:	6b d1       	rcall	.+726    	; 0x12ae <__fp_pscB>
     fd8:	20 f0       	brcs	.+8      	; 0xfe2 <__addsf3+0x18>
     fda:	31 f4       	brne	.+12     	; 0xfe8 <__addsf3+0x1e>
     fdc:	9f 3f       	cpi	r25, 0xFF	; 255
     fde:	11 f4       	brne	.+4      	; 0xfe4 <__addsf3+0x1a>
     fe0:	1e f4       	brtc	.+6      	; 0xfe8 <__addsf3+0x1e>
     fe2:	5b c1       	rjmp	.+694    	; 0x129a <__fp_nan>
     fe4:	0e f4       	brtc	.+2      	; 0xfe8 <__addsf3+0x1e>
     fe6:	e0 95       	com	r30
     fe8:	e7 fb       	bst	r30, 7
     fea:	51 c1       	rjmp	.+674    	; 0x128e <__fp_inf>

00000fec <__addsf3x>:
     fec:	e9 2f       	mov	r30, r25
     fee:	77 d1       	rcall	.+750    	; 0x12de <__fp_split3>
     ff0:	80 f3       	brcs	.-32     	; 0xfd2 <__addsf3+0x8>
     ff2:	ba 17       	cp	r27, r26
     ff4:	62 07       	cpc	r22, r18
     ff6:	73 07       	cpc	r23, r19
     ff8:	84 07       	cpc	r24, r20
     ffa:	95 07       	cpc	r25, r21
     ffc:	18 f0       	brcs	.+6      	; 0x1004 <__addsf3x+0x18>
     ffe:	71 f4       	brne	.+28     	; 0x101c <__addsf3x+0x30>
    1000:	9e f5       	brtc	.+102    	; 0x1068 <__addsf3x+0x7c>
    1002:	8f c1       	rjmp	.+798    	; 0x1322 <__fp_zero>
    1004:	0e f4       	brtc	.+2      	; 0x1008 <__addsf3x+0x1c>
    1006:	e0 95       	com	r30
    1008:	0b 2e       	mov	r0, r27
    100a:	ba 2f       	mov	r27, r26
    100c:	a0 2d       	mov	r26, r0
    100e:	0b 01       	movw	r0, r22
    1010:	b9 01       	movw	r22, r18
    1012:	90 01       	movw	r18, r0
    1014:	0c 01       	movw	r0, r24
    1016:	ca 01       	movw	r24, r20
    1018:	a0 01       	movw	r20, r0
    101a:	11 24       	eor	r1, r1
    101c:	ff 27       	eor	r31, r31
    101e:	59 1b       	sub	r21, r25
    1020:	99 f0       	breq	.+38     	; 0x1048 <__addsf3x+0x5c>
    1022:	59 3f       	cpi	r21, 0xF9	; 249
    1024:	50 f4       	brcc	.+20     	; 0x103a <__addsf3x+0x4e>
    1026:	50 3e       	cpi	r21, 0xE0	; 224
    1028:	68 f1       	brcs	.+90     	; 0x1084 <__addsf3x+0x98>
    102a:	1a 16       	cp	r1, r26
    102c:	f0 40       	sbci	r31, 0x00	; 0
    102e:	a2 2f       	mov	r26, r18
    1030:	23 2f       	mov	r18, r19
    1032:	34 2f       	mov	r19, r20
    1034:	44 27       	eor	r20, r20
    1036:	58 5f       	subi	r21, 0xF8	; 248
    1038:	f3 cf       	rjmp	.-26     	; 0x1020 <__addsf3x+0x34>
    103a:	46 95       	lsr	r20
    103c:	37 95       	ror	r19
    103e:	27 95       	ror	r18
    1040:	a7 95       	ror	r26
    1042:	f0 40       	sbci	r31, 0x00	; 0
    1044:	53 95       	inc	r21
    1046:	c9 f7       	brne	.-14     	; 0x103a <__addsf3x+0x4e>
    1048:	7e f4       	brtc	.+30     	; 0x1068 <__addsf3x+0x7c>
    104a:	1f 16       	cp	r1, r31
    104c:	ba 0b       	sbc	r27, r26
    104e:	62 0b       	sbc	r22, r18
    1050:	73 0b       	sbc	r23, r19
    1052:	84 0b       	sbc	r24, r20
    1054:	ba f0       	brmi	.+46     	; 0x1084 <__addsf3x+0x98>
    1056:	91 50       	subi	r25, 0x01	; 1
    1058:	a1 f0       	breq	.+40     	; 0x1082 <__addsf3x+0x96>
    105a:	ff 0f       	add	r31, r31
    105c:	bb 1f       	adc	r27, r27
    105e:	66 1f       	adc	r22, r22
    1060:	77 1f       	adc	r23, r23
    1062:	88 1f       	adc	r24, r24
    1064:	c2 f7       	brpl	.-16     	; 0x1056 <__addsf3x+0x6a>
    1066:	0e c0       	rjmp	.+28     	; 0x1084 <__addsf3x+0x98>
    1068:	ba 0f       	add	r27, r26
    106a:	62 1f       	adc	r22, r18
    106c:	73 1f       	adc	r23, r19
    106e:	84 1f       	adc	r24, r20
    1070:	48 f4       	brcc	.+18     	; 0x1084 <__addsf3x+0x98>
    1072:	87 95       	ror	r24
    1074:	77 95       	ror	r23
    1076:	67 95       	ror	r22
    1078:	b7 95       	ror	r27
    107a:	f7 95       	ror	r31
    107c:	9e 3f       	cpi	r25, 0xFE	; 254
    107e:	08 f0       	brcs	.+2      	; 0x1082 <__addsf3x+0x96>
    1080:	b3 cf       	rjmp	.-154    	; 0xfe8 <__addsf3+0x1e>
    1082:	93 95       	inc	r25
    1084:	88 0f       	add	r24, r24
    1086:	08 f0       	brcs	.+2      	; 0x108a <__addsf3x+0x9e>
    1088:	99 27       	eor	r25, r25
    108a:	ee 0f       	add	r30, r30
    108c:	97 95       	ror	r25
    108e:	87 95       	ror	r24
    1090:	08 95       	ret

00001092 <__cmpsf2>:
    1092:	d9 d0       	rcall	.+434    	; 0x1246 <__fp_cmp>
    1094:	08 f4       	brcc	.+2      	; 0x1098 <__cmpsf2+0x6>
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	08 95       	ret

0000109a <__divsf3>:
    109a:	0c d0       	rcall	.+24     	; 0x10b4 <__divsf3x>
    109c:	0f c1       	rjmp	.+542    	; 0x12bc <__fp_round>
    109e:	07 d1       	rcall	.+526    	; 0x12ae <__fp_pscB>
    10a0:	40 f0       	brcs	.+16     	; 0x10b2 <__divsf3+0x18>
    10a2:	fe d0       	rcall	.+508    	; 0x12a0 <__fp_pscA>
    10a4:	30 f0       	brcs	.+12     	; 0x10b2 <__divsf3+0x18>
    10a6:	21 f4       	brne	.+8      	; 0x10b0 <__divsf3+0x16>
    10a8:	5f 3f       	cpi	r21, 0xFF	; 255
    10aa:	19 f0       	breq	.+6      	; 0x10b2 <__divsf3+0x18>
    10ac:	f0 c0       	rjmp	.+480    	; 0x128e <__fp_inf>
    10ae:	51 11       	cpse	r21, r1
    10b0:	39 c1       	rjmp	.+626    	; 0x1324 <__fp_szero>
    10b2:	f3 c0       	rjmp	.+486    	; 0x129a <__fp_nan>

000010b4 <__divsf3x>:
    10b4:	14 d1       	rcall	.+552    	; 0x12de <__fp_split3>
    10b6:	98 f3       	brcs	.-26     	; 0x109e <__divsf3+0x4>

000010b8 <__divsf3_pse>:
    10b8:	99 23       	and	r25, r25
    10ba:	c9 f3       	breq	.-14     	; 0x10ae <__divsf3+0x14>
    10bc:	55 23       	and	r21, r21
    10be:	b1 f3       	breq	.-20     	; 0x10ac <__divsf3+0x12>
    10c0:	95 1b       	sub	r25, r21
    10c2:	55 0b       	sbc	r21, r21
    10c4:	bb 27       	eor	r27, r27
    10c6:	aa 27       	eor	r26, r26
    10c8:	62 17       	cp	r22, r18
    10ca:	73 07       	cpc	r23, r19
    10cc:	84 07       	cpc	r24, r20
    10ce:	38 f0       	brcs	.+14     	; 0x10de <__divsf3_pse+0x26>
    10d0:	9f 5f       	subi	r25, 0xFF	; 255
    10d2:	5f 4f       	sbci	r21, 0xFF	; 255
    10d4:	22 0f       	add	r18, r18
    10d6:	33 1f       	adc	r19, r19
    10d8:	44 1f       	adc	r20, r20
    10da:	aa 1f       	adc	r26, r26
    10dc:	a9 f3       	breq	.-22     	; 0x10c8 <__divsf3_pse+0x10>
    10de:	33 d0       	rcall	.+102    	; 0x1146 <__divsf3_pse+0x8e>
    10e0:	0e 2e       	mov	r0, r30
    10e2:	3a f0       	brmi	.+14     	; 0x10f2 <__divsf3_pse+0x3a>
    10e4:	e0 e8       	ldi	r30, 0x80	; 128
    10e6:	30 d0       	rcall	.+96     	; 0x1148 <__divsf3_pse+0x90>
    10e8:	91 50       	subi	r25, 0x01	; 1
    10ea:	50 40       	sbci	r21, 0x00	; 0
    10ec:	e6 95       	lsr	r30
    10ee:	00 1c       	adc	r0, r0
    10f0:	ca f7       	brpl	.-14     	; 0x10e4 <__divsf3_pse+0x2c>
    10f2:	29 d0       	rcall	.+82     	; 0x1146 <__divsf3_pse+0x8e>
    10f4:	fe 2f       	mov	r31, r30
    10f6:	27 d0       	rcall	.+78     	; 0x1146 <__divsf3_pse+0x8e>
    10f8:	66 0f       	add	r22, r22
    10fa:	77 1f       	adc	r23, r23
    10fc:	88 1f       	adc	r24, r24
    10fe:	bb 1f       	adc	r27, r27
    1100:	26 17       	cp	r18, r22
    1102:	37 07       	cpc	r19, r23
    1104:	48 07       	cpc	r20, r24
    1106:	ab 07       	cpc	r26, r27
    1108:	b0 e8       	ldi	r27, 0x80	; 128
    110a:	09 f0       	breq	.+2      	; 0x110e <__divsf3_pse+0x56>
    110c:	bb 0b       	sbc	r27, r27
    110e:	80 2d       	mov	r24, r0
    1110:	bf 01       	movw	r22, r30
    1112:	ff 27       	eor	r31, r31
    1114:	93 58       	subi	r25, 0x83	; 131
    1116:	5f 4f       	sbci	r21, 0xFF	; 255
    1118:	2a f0       	brmi	.+10     	; 0x1124 <__divsf3_pse+0x6c>
    111a:	9e 3f       	cpi	r25, 0xFE	; 254
    111c:	51 05       	cpc	r21, r1
    111e:	68 f0       	brcs	.+26     	; 0x113a <__divsf3_pse+0x82>
    1120:	b6 c0       	rjmp	.+364    	; 0x128e <__fp_inf>
    1122:	00 c1       	rjmp	.+512    	; 0x1324 <__fp_szero>
    1124:	5f 3f       	cpi	r21, 0xFF	; 255
    1126:	ec f3       	brlt	.-6      	; 0x1122 <__divsf3_pse+0x6a>
    1128:	98 3e       	cpi	r25, 0xE8	; 232
    112a:	dc f3       	brlt	.-10     	; 0x1122 <__divsf3_pse+0x6a>
    112c:	86 95       	lsr	r24
    112e:	77 95       	ror	r23
    1130:	67 95       	ror	r22
    1132:	b7 95       	ror	r27
    1134:	f7 95       	ror	r31
    1136:	9f 5f       	subi	r25, 0xFF	; 255
    1138:	c9 f7       	brne	.-14     	; 0x112c <__divsf3_pse+0x74>
    113a:	88 0f       	add	r24, r24
    113c:	91 1d       	adc	r25, r1
    113e:	96 95       	lsr	r25
    1140:	87 95       	ror	r24
    1142:	97 f9       	bld	r25, 7
    1144:	08 95       	ret
    1146:	e1 e0       	ldi	r30, 0x01	; 1
    1148:	66 0f       	add	r22, r22
    114a:	77 1f       	adc	r23, r23
    114c:	88 1f       	adc	r24, r24
    114e:	bb 1f       	adc	r27, r27
    1150:	62 17       	cp	r22, r18
    1152:	73 07       	cpc	r23, r19
    1154:	84 07       	cpc	r24, r20
    1156:	ba 07       	cpc	r27, r26
    1158:	20 f0       	brcs	.+8      	; 0x1162 <__divsf3_pse+0xaa>
    115a:	62 1b       	sub	r22, r18
    115c:	73 0b       	sbc	r23, r19
    115e:	84 0b       	sbc	r24, r20
    1160:	ba 0b       	sbc	r27, r26
    1162:	ee 1f       	adc	r30, r30
    1164:	88 f7       	brcc	.-30     	; 0x1148 <__divsf3_pse+0x90>
    1166:	e0 95       	com	r30
    1168:	08 95       	ret

0000116a <__fixsfsi>:
    116a:	04 d0       	rcall	.+8      	; 0x1174 <__fixunssfsi>
    116c:	68 94       	set
    116e:	b1 11       	cpse	r27, r1
    1170:	d9 c0       	rjmp	.+434    	; 0x1324 <__fp_szero>
    1172:	08 95       	ret

00001174 <__fixunssfsi>:
    1174:	bc d0       	rcall	.+376    	; 0x12ee <__fp_splitA>
    1176:	88 f0       	brcs	.+34     	; 0x119a <__fixunssfsi+0x26>
    1178:	9f 57       	subi	r25, 0x7F	; 127
    117a:	90 f0       	brcs	.+36     	; 0x11a0 <__fixunssfsi+0x2c>
    117c:	b9 2f       	mov	r27, r25
    117e:	99 27       	eor	r25, r25
    1180:	b7 51       	subi	r27, 0x17	; 23
    1182:	a0 f0       	brcs	.+40     	; 0x11ac <__fixunssfsi+0x38>
    1184:	d1 f0       	breq	.+52     	; 0x11ba <__fixunssfsi+0x46>
    1186:	66 0f       	add	r22, r22
    1188:	77 1f       	adc	r23, r23
    118a:	88 1f       	adc	r24, r24
    118c:	99 1f       	adc	r25, r25
    118e:	1a f0       	brmi	.+6      	; 0x1196 <__fixunssfsi+0x22>
    1190:	ba 95       	dec	r27
    1192:	c9 f7       	brne	.-14     	; 0x1186 <__fixunssfsi+0x12>
    1194:	12 c0       	rjmp	.+36     	; 0x11ba <__fixunssfsi+0x46>
    1196:	b1 30       	cpi	r27, 0x01	; 1
    1198:	81 f0       	breq	.+32     	; 0x11ba <__fixunssfsi+0x46>
    119a:	c3 d0       	rcall	.+390    	; 0x1322 <__fp_zero>
    119c:	b1 e0       	ldi	r27, 0x01	; 1
    119e:	08 95       	ret
    11a0:	c0 c0       	rjmp	.+384    	; 0x1322 <__fp_zero>
    11a2:	67 2f       	mov	r22, r23
    11a4:	78 2f       	mov	r23, r24
    11a6:	88 27       	eor	r24, r24
    11a8:	b8 5f       	subi	r27, 0xF8	; 248
    11aa:	39 f0       	breq	.+14     	; 0x11ba <__fixunssfsi+0x46>
    11ac:	b9 3f       	cpi	r27, 0xF9	; 249
    11ae:	cc f3       	brlt	.-14     	; 0x11a2 <__fixunssfsi+0x2e>
    11b0:	86 95       	lsr	r24
    11b2:	77 95       	ror	r23
    11b4:	67 95       	ror	r22
    11b6:	b3 95       	inc	r27
    11b8:	d9 f7       	brne	.-10     	; 0x11b0 <__fixunssfsi+0x3c>
    11ba:	3e f4       	brtc	.+14     	; 0x11ca <__fixunssfsi+0x56>
    11bc:	90 95       	com	r25
    11be:	80 95       	com	r24
    11c0:	70 95       	com	r23
    11c2:	61 95       	neg	r22
    11c4:	7f 4f       	sbci	r23, 0xFF	; 255
    11c6:	8f 4f       	sbci	r24, 0xFF	; 255
    11c8:	9f 4f       	sbci	r25, 0xFF	; 255
    11ca:	08 95       	ret

000011cc <__floatunsisf>:
    11cc:	e8 94       	clt
    11ce:	09 c0       	rjmp	.+18     	; 0x11e2 <__floatsisf+0x12>

000011d0 <__floatsisf>:
    11d0:	97 fb       	bst	r25, 7
    11d2:	3e f4       	brtc	.+14     	; 0x11e2 <__floatsisf+0x12>
    11d4:	90 95       	com	r25
    11d6:	80 95       	com	r24
    11d8:	70 95       	com	r23
    11da:	61 95       	neg	r22
    11dc:	7f 4f       	sbci	r23, 0xFF	; 255
    11de:	8f 4f       	sbci	r24, 0xFF	; 255
    11e0:	9f 4f       	sbci	r25, 0xFF	; 255
    11e2:	99 23       	and	r25, r25
    11e4:	a9 f0       	breq	.+42     	; 0x1210 <__floatsisf+0x40>
    11e6:	f9 2f       	mov	r31, r25
    11e8:	96 e9       	ldi	r25, 0x96	; 150
    11ea:	bb 27       	eor	r27, r27
    11ec:	93 95       	inc	r25
    11ee:	f6 95       	lsr	r31
    11f0:	87 95       	ror	r24
    11f2:	77 95       	ror	r23
    11f4:	67 95       	ror	r22
    11f6:	b7 95       	ror	r27
    11f8:	f1 11       	cpse	r31, r1
    11fa:	f8 cf       	rjmp	.-16     	; 0x11ec <__floatsisf+0x1c>
    11fc:	fa f4       	brpl	.+62     	; 0x123c <__floatsisf+0x6c>
    11fe:	bb 0f       	add	r27, r27
    1200:	11 f4       	brne	.+4      	; 0x1206 <__floatsisf+0x36>
    1202:	60 ff       	sbrs	r22, 0
    1204:	1b c0       	rjmp	.+54     	; 0x123c <__floatsisf+0x6c>
    1206:	6f 5f       	subi	r22, 0xFF	; 255
    1208:	7f 4f       	sbci	r23, 0xFF	; 255
    120a:	8f 4f       	sbci	r24, 0xFF	; 255
    120c:	9f 4f       	sbci	r25, 0xFF	; 255
    120e:	16 c0       	rjmp	.+44     	; 0x123c <__floatsisf+0x6c>
    1210:	88 23       	and	r24, r24
    1212:	11 f0       	breq	.+4      	; 0x1218 <__floatsisf+0x48>
    1214:	96 e9       	ldi	r25, 0x96	; 150
    1216:	11 c0       	rjmp	.+34     	; 0x123a <__floatsisf+0x6a>
    1218:	77 23       	and	r23, r23
    121a:	21 f0       	breq	.+8      	; 0x1224 <__floatsisf+0x54>
    121c:	9e e8       	ldi	r25, 0x8E	; 142
    121e:	87 2f       	mov	r24, r23
    1220:	76 2f       	mov	r23, r22
    1222:	05 c0       	rjmp	.+10     	; 0x122e <__floatsisf+0x5e>
    1224:	66 23       	and	r22, r22
    1226:	71 f0       	breq	.+28     	; 0x1244 <__floatsisf+0x74>
    1228:	96 e8       	ldi	r25, 0x86	; 134
    122a:	86 2f       	mov	r24, r22
    122c:	70 e0       	ldi	r23, 0x00	; 0
    122e:	60 e0       	ldi	r22, 0x00	; 0
    1230:	2a f0       	brmi	.+10     	; 0x123c <__floatsisf+0x6c>
    1232:	9a 95       	dec	r25
    1234:	66 0f       	add	r22, r22
    1236:	77 1f       	adc	r23, r23
    1238:	88 1f       	adc	r24, r24
    123a:	da f7       	brpl	.-10     	; 0x1232 <__floatsisf+0x62>
    123c:	88 0f       	add	r24, r24
    123e:	96 95       	lsr	r25
    1240:	87 95       	ror	r24
    1242:	97 f9       	bld	r25, 7
    1244:	08 95       	ret

00001246 <__fp_cmp>:
    1246:	99 0f       	add	r25, r25
    1248:	00 08       	sbc	r0, r0
    124a:	55 0f       	add	r21, r21
    124c:	aa 0b       	sbc	r26, r26
    124e:	e0 e8       	ldi	r30, 0x80	; 128
    1250:	fe ef       	ldi	r31, 0xFE	; 254
    1252:	16 16       	cp	r1, r22
    1254:	17 06       	cpc	r1, r23
    1256:	e8 07       	cpc	r30, r24
    1258:	f9 07       	cpc	r31, r25
    125a:	c0 f0       	brcs	.+48     	; 0x128c <__fp_cmp+0x46>
    125c:	12 16       	cp	r1, r18
    125e:	13 06       	cpc	r1, r19
    1260:	e4 07       	cpc	r30, r20
    1262:	f5 07       	cpc	r31, r21
    1264:	98 f0       	brcs	.+38     	; 0x128c <__fp_cmp+0x46>
    1266:	62 1b       	sub	r22, r18
    1268:	73 0b       	sbc	r23, r19
    126a:	84 0b       	sbc	r24, r20
    126c:	95 0b       	sbc	r25, r21
    126e:	39 f4       	brne	.+14     	; 0x127e <__fp_cmp+0x38>
    1270:	0a 26       	eor	r0, r26
    1272:	61 f0       	breq	.+24     	; 0x128c <__fp_cmp+0x46>
    1274:	23 2b       	or	r18, r19
    1276:	24 2b       	or	r18, r20
    1278:	25 2b       	or	r18, r21
    127a:	21 f4       	brne	.+8      	; 0x1284 <__fp_cmp+0x3e>
    127c:	08 95       	ret
    127e:	0a 26       	eor	r0, r26
    1280:	09 f4       	brne	.+2      	; 0x1284 <__fp_cmp+0x3e>
    1282:	a1 40       	sbci	r26, 0x01	; 1
    1284:	a6 95       	lsr	r26
    1286:	8f ef       	ldi	r24, 0xFF	; 255
    1288:	81 1d       	adc	r24, r1
    128a:	81 1d       	adc	r24, r1
    128c:	08 95       	ret

0000128e <__fp_inf>:
    128e:	97 f9       	bld	r25, 7
    1290:	9f 67       	ori	r25, 0x7F	; 127
    1292:	80 e8       	ldi	r24, 0x80	; 128
    1294:	70 e0       	ldi	r23, 0x00	; 0
    1296:	60 e0       	ldi	r22, 0x00	; 0
    1298:	08 95       	ret

0000129a <__fp_nan>:
    129a:	9f ef       	ldi	r25, 0xFF	; 255
    129c:	80 ec       	ldi	r24, 0xC0	; 192
    129e:	08 95       	ret

000012a0 <__fp_pscA>:
    12a0:	00 24       	eor	r0, r0
    12a2:	0a 94       	dec	r0
    12a4:	16 16       	cp	r1, r22
    12a6:	17 06       	cpc	r1, r23
    12a8:	18 06       	cpc	r1, r24
    12aa:	09 06       	cpc	r0, r25
    12ac:	08 95       	ret

000012ae <__fp_pscB>:
    12ae:	00 24       	eor	r0, r0
    12b0:	0a 94       	dec	r0
    12b2:	12 16       	cp	r1, r18
    12b4:	13 06       	cpc	r1, r19
    12b6:	14 06       	cpc	r1, r20
    12b8:	05 06       	cpc	r0, r21
    12ba:	08 95       	ret

000012bc <__fp_round>:
    12bc:	09 2e       	mov	r0, r25
    12be:	03 94       	inc	r0
    12c0:	00 0c       	add	r0, r0
    12c2:	11 f4       	brne	.+4      	; 0x12c8 <__fp_round+0xc>
    12c4:	88 23       	and	r24, r24
    12c6:	52 f0       	brmi	.+20     	; 0x12dc <__fp_round+0x20>
    12c8:	bb 0f       	add	r27, r27
    12ca:	40 f4       	brcc	.+16     	; 0x12dc <__fp_round+0x20>
    12cc:	bf 2b       	or	r27, r31
    12ce:	11 f4       	brne	.+4      	; 0x12d4 <__fp_round+0x18>
    12d0:	60 ff       	sbrs	r22, 0
    12d2:	04 c0       	rjmp	.+8      	; 0x12dc <__fp_round+0x20>
    12d4:	6f 5f       	subi	r22, 0xFF	; 255
    12d6:	7f 4f       	sbci	r23, 0xFF	; 255
    12d8:	8f 4f       	sbci	r24, 0xFF	; 255
    12da:	9f 4f       	sbci	r25, 0xFF	; 255
    12dc:	08 95       	ret

000012de <__fp_split3>:
    12de:	57 fd       	sbrc	r21, 7
    12e0:	90 58       	subi	r25, 0x80	; 128
    12e2:	44 0f       	add	r20, r20
    12e4:	55 1f       	adc	r21, r21
    12e6:	59 f0       	breq	.+22     	; 0x12fe <__fp_splitA+0x10>
    12e8:	5f 3f       	cpi	r21, 0xFF	; 255
    12ea:	71 f0       	breq	.+28     	; 0x1308 <__fp_splitA+0x1a>
    12ec:	47 95       	ror	r20

000012ee <__fp_splitA>:
    12ee:	88 0f       	add	r24, r24
    12f0:	97 fb       	bst	r25, 7
    12f2:	99 1f       	adc	r25, r25
    12f4:	61 f0       	breq	.+24     	; 0x130e <__fp_splitA+0x20>
    12f6:	9f 3f       	cpi	r25, 0xFF	; 255
    12f8:	79 f0       	breq	.+30     	; 0x1318 <__fp_splitA+0x2a>
    12fa:	87 95       	ror	r24
    12fc:	08 95       	ret
    12fe:	12 16       	cp	r1, r18
    1300:	13 06       	cpc	r1, r19
    1302:	14 06       	cpc	r1, r20
    1304:	55 1f       	adc	r21, r21
    1306:	f2 cf       	rjmp	.-28     	; 0x12ec <__fp_split3+0xe>
    1308:	46 95       	lsr	r20
    130a:	f1 df       	rcall	.-30     	; 0x12ee <__fp_splitA>
    130c:	08 c0       	rjmp	.+16     	; 0x131e <__fp_splitA+0x30>
    130e:	16 16       	cp	r1, r22
    1310:	17 06       	cpc	r1, r23
    1312:	18 06       	cpc	r1, r24
    1314:	99 1f       	adc	r25, r25
    1316:	f1 cf       	rjmp	.-30     	; 0x12fa <__fp_splitA+0xc>
    1318:	86 95       	lsr	r24
    131a:	71 05       	cpc	r23, r1
    131c:	61 05       	cpc	r22, r1
    131e:	08 94       	sec
    1320:	08 95       	ret

00001322 <__fp_zero>:
    1322:	e8 94       	clt

00001324 <__fp_szero>:
    1324:	bb 27       	eor	r27, r27
    1326:	66 27       	eor	r22, r22
    1328:	77 27       	eor	r23, r23
    132a:	cb 01       	movw	r24, r22
    132c:	97 f9       	bld	r25, 7
    132e:	08 95       	ret

00001330 <__gesf2>:
    1330:	8a df       	rcall	.-236    	; 0x1246 <__fp_cmp>
    1332:	08 f4       	brcc	.+2      	; 0x1336 <__gesf2+0x6>
    1334:	8f ef       	ldi	r24, 0xFF	; 255
    1336:	08 95       	ret

00001338 <__mulsf3>:
    1338:	0b d0       	rcall	.+22     	; 0x1350 <__mulsf3x>
    133a:	c0 cf       	rjmp	.-128    	; 0x12bc <__fp_round>
    133c:	b1 df       	rcall	.-158    	; 0x12a0 <__fp_pscA>
    133e:	28 f0       	brcs	.+10     	; 0x134a <__mulsf3+0x12>
    1340:	b6 df       	rcall	.-148    	; 0x12ae <__fp_pscB>
    1342:	18 f0       	brcs	.+6      	; 0x134a <__mulsf3+0x12>
    1344:	95 23       	and	r25, r21
    1346:	09 f0       	breq	.+2      	; 0x134a <__mulsf3+0x12>
    1348:	a2 cf       	rjmp	.-188    	; 0x128e <__fp_inf>
    134a:	a7 cf       	rjmp	.-178    	; 0x129a <__fp_nan>
    134c:	11 24       	eor	r1, r1
    134e:	ea cf       	rjmp	.-44     	; 0x1324 <__fp_szero>

00001350 <__mulsf3x>:
    1350:	c6 df       	rcall	.-116    	; 0x12de <__fp_split3>
    1352:	a0 f3       	brcs	.-24     	; 0x133c <__mulsf3+0x4>

00001354 <__mulsf3_pse>:
    1354:	95 9f       	mul	r25, r21
    1356:	d1 f3       	breq	.-12     	; 0x134c <__mulsf3+0x14>
    1358:	95 0f       	add	r25, r21
    135a:	50 e0       	ldi	r21, 0x00	; 0
    135c:	55 1f       	adc	r21, r21
    135e:	62 9f       	mul	r22, r18
    1360:	f0 01       	movw	r30, r0
    1362:	72 9f       	mul	r23, r18
    1364:	bb 27       	eor	r27, r27
    1366:	f0 0d       	add	r31, r0
    1368:	b1 1d       	adc	r27, r1
    136a:	63 9f       	mul	r22, r19
    136c:	aa 27       	eor	r26, r26
    136e:	f0 0d       	add	r31, r0
    1370:	b1 1d       	adc	r27, r1
    1372:	aa 1f       	adc	r26, r26
    1374:	64 9f       	mul	r22, r20
    1376:	66 27       	eor	r22, r22
    1378:	b0 0d       	add	r27, r0
    137a:	a1 1d       	adc	r26, r1
    137c:	66 1f       	adc	r22, r22
    137e:	82 9f       	mul	r24, r18
    1380:	22 27       	eor	r18, r18
    1382:	b0 0d       	add	r27, r0
    1384:	a1 1d       	adc	r26, r1
    1386:	62 1f       	adc	r22, r18
    1388:	73 9f       	mul	r23, r19
    138a:	b0 0d       	add	r27, r0
    138c:	a1 1d       	adc	r26, r1
    138e:	62 1f       	adc	r22, r18
    1390:	83 9f       	mul	r24, r19
    1392:	a0 0d       	add	r26, r0
    1394:	61 1d       	adc	r22, r1
    1396:	22 1f       	adc	r18, r18
    1398:	74 9f       	mul	r23, r20
    139a:	33 27       	eor	r19, r19
    139c:	a0 0d       	add	r26, r0
    139e:	61 1d       	adc	r22, r1
    13a0:	23 1f       	adc	r18, r19
    13a2:	84 9f       	mul	r24, r20
    13a4:	60 0d       	add	r22, r0
    13a6:	21 1d       	adc	r18, r1
    13a8:	82 2f       	mov	r24, r18
    13aa:	76 2f       	mov	r23, r22
    13ac:	6a 2f       	mov	r22, r26
    13ae:	11 24       	eor	r1, r1
    13b0:	9f 57       	subi	r25, 0x7F	; 127
    13b2:	50 40       	sbci	r21, 0x00	; 0
    13b4:	8a f0       	brmi	.+34     	; 0x13d8 <__mulsf3_pse+0x84>
    13b6:	e1 f0       	breq	.+56     	; 0x13f0 <__mulsf3_pse+0x9c>
    13b8:	88 23       	and	r24, r24
    13ba:	4a f0       	brmi	.+18     	; 0x13ce <__mulsf3_pse+0x7a>
    13bc:	ee 0f       	add	r30, r30
    13be:	ff 1f       	adc	r31, r31
    13c0:	bb 1f       	adc	r27, r27
    13c2:	66 1f       	adc	r22, r22
    13c4:	77 1f       	adc	r23, r23
    13c6:	88 1f       	adc	r24, r24
    13c8:	91 50       	subi	r25, 0x01	; 1
    13ca:	50 40       	sbci	r21, 0x00	; 0
    13cc:	a9 f7       	brne	.-22     	; 0x13b8 <__mulsf3_pse+0x64>
    13ce:	9e 3f       	cpi	r25, 0xFE	; 254
    13d0:	51 05       	cpc	r21, r1
    13d2:	70 f0       	brcs	.+28     	; 0x13f0 <__mulsf3_pse+0x9c>
    13d4:	5c cf       	rjmp	.-328    	; 0x128e <__fp_inf>
    13d6:	a6 cf       	rjmp	.-180    	; 0x1324 <__fp_szero>
    13d8:	5f 3f       	cpi	r21, 0xFF	; 255
    13da:	ec f3       	brlt	.-6      	; 0x13d6 <__mulsf3_pse+0x82>
    13dc:	98 3e       	cpi	r25, 0xE8	; 232
    13de:	dc f3       	brlt	.-10     	; 0x13d6 <__mulsf3_pse+0x82>
    13e0:	86 95       	lsr	r24
    13e2:	77 95       	ror	r23
    13e4:	67 95       	ror	r22
    13e6:	b7 95       	ror	r27
    13e8:	f7 95       	ror	r31
    13ea:	e7 95       	ror	r30
    13ec:	9f 5f       	subi	r25, 0xFF	; 255
    13ee:	c1 f7       	brne	.-16     	; 0x13e0 <__mulsf3_pse+0x8c>
    13f0:	fe 2b       	or	r31, r30
    13f2:	88 0f       	add	r24, r24
    13f4:	91 1d       	adc	r25, r1
    13f6:	96 95       	lsr	r25
    13f8:	87 95       	ror	r24
    13fa:	97 f9       	bld	r25, 7
    13fc:	08 95       	ret

000013fe <__tablejump2__>:
    13fe:	ee 0f       	add	r30, r30
    1400:	ff 1f       	adc	r31, r31

00001402 <__tablejump__>:
    1402:	05 90       	lpm	r0, Z+
    1404:	f4 91       	lpm	r31, Z
    1406:	e0 2d       	mov	r30, r0
    1408:	19 94       	eijmp

0000140a <__umulhisi3>:
    140a:	a2 9f       	mul	r26, r18
    140c:	b0 01       	movw	r22, r0
    140e:	b3 9f       	mul	r27, r19
    1410:	c0 01       	movw	r24, r0
    1412:	a3 9f       	mul	r26, r19
    1414:	70 0d       	add	r23, r0
    1416:	81 1d       	adc	r24, r1
    1418:	11 24       	eor	r1, r1
    141a:	91 1d       	adc	r25, r1
    141c:	b2 9f       	mul	r27, r18
    141e:	70 0d       	add	r23, r0
    1420:	81 1d       	adc	r24, r1
    1422:	11 24       	eor	r1, r1
    1424:	91 1d       	adc	r25, r1
    1426:	08 95       	ret

00001428 <fdevopen>:
    1428:	0f 93       	push	r16
    142a:	1f 93       	push	r17
    142c:	cf 93       	push	r28
    142e:	df 93       	push	r29
    1430:	ec 01       	movw	r28, r24
    1432:	8b 01       	movw	r16, r22
    1434:	00 97       	sbiw	r24, 0x00	; 0
    1436:	31 f4       	brne	.+12     	; 0x1444 <fdevopen+0x1c>
    1438:	61 15       	cp	r22, r1
    143a:	71 05       	cpc	r23, r1
    143c:	19 f4       	brne	.+6      	; 0x1444 <fdevopen+0x1c>
    143e:	80 e0       	ldi	r24, 0x00	; 0
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	37 c0       	rjmp	.+110    	; 0x14b2 <fdevopen+0x8a>
    1444:	6e e0       	ldi	r22, 0x0E	; 14
    1446:	70 e0       	ldi	r23, 0x00	; 0
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	3b d2       	rcall	.+1142   	; 0x18c4 <calloc>
    144e:	fc 01       	movw	r30, r24
    1450:	00 97       	sbiw	r24, 0x00	; 0
    1452:	a9 f3       	breq	.-22     	; 0x143e <fdevopen+0x16>
    1454:	80 e8       	ldi	r24, 0x80	; 128
    1456:	83 83       	std	Z+3, r24	; 0x03
    1458:	01 15       	cp	r16, r1
    145a:	11 05       	cpc	r17, r1
    145c:	71 f0       	breq	.+28     	; 0x147a <fdevopen+0x52>
    145e:	13 87       	std	Z+11, r17	; 0x0b
    1460:	02 87       	std	Z+10, r16	; 0x0a
    1462:	81 e8       	ldi	r24, 0x81	; 129
    1464:	83 83       	std	Z+3, r24	; 0x03
    1466:	80 91 4c 03 	lds	r24, 0x034C
    146a:	90 91 4d 03 	lds	r25, 0x034D
    146e:	89 2b       	or	r24, r25
    1470:	21 f4       	brne	.+8      	; 0x147a <fdevopen+0x52>
    1472:	f0 93 4d 03 	sts	0x034D, r31
    1476:	e0 93 4c 03 	sts	0x034C, r30
    147a:	20 97       	sbiw	r28, 0x00	; 0
    147c:	c9 f0       	breq	.+50     	; 0x14b0 <fdevopen+0x88>
    147e:	d1 87       	std	Z+9, r29	; 0x09
    1480:	c0 87       	std	Z+8, r28	; 0x08
    1482:	83 81       	ldd	r24, Z+3	; 0x03
    1484:	82 60       	ori	r24, 0x02	; 2
    1486:	83 83       	std	Z+3, r24	; 0x03
    1488:	80 91 4e 03 	lds	r24, 0x034E
    148c:	90 91 4f 03 	lds	r25, 0x034F
    1490:	89 2b       	or	r24, r25
    1492:	71 f4       	brne	.+28     	; 0x14b0 <fdevopen+0x88>
    1494:	f0 93 4f 03 	sts	0x034F, r31
    1498:	e0 93 4e 03 	sts	0x034E, r30
    149c:	80 91 50 03 	lds	r24, 0x0350
    14a0:	90 91 51 03 	lds	r25, 0x0351
    14a4:	89 2b       	or	r24, r25
    14a6:	21 f4       	brne	.+8      	; 0x14b0 <fdevopen+0x88>
    14a8:	f0 93 51 03 	sts	0x0351, r31
    14ac:	e0 93 50 03 	sts	0x0350, r30
    14b0:	cf 01       	movw	r24, r30
    14b2:	df 91       	pop	r29
    14b4:	cf 91       	pop	r28
    14b6:	1f 91       	pop	r17
    14b8:	0f 91       	pop	r16
    14ba:	08 95       	ret

000014bc <printf>:
    14bc:	cf 93       	push	r28
    14be:	df 93       	push	r29
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
    14c4:	fe 01       	movw	r30, r28
    14c6:	36 96       	adiw	r30, 0x06	; 6
    14c8:	61 91       	ld	r22, Z+
    14ca:	71 91       	ld	r23, Z+
    14cc:	af 01       	movw	r20, r30
    14ce:	80 91 4e 03 	lds	r24, 0x034E
    14d2:	90 91 4f 03 	lds	r25, 0x034F
    14d6:	08 d0       	rcall	.+16     	; 0x14e8 <vfprintf>
    14d8:	df 91       	pop	r29
    14da:	cf 91       	pop	r28
    14dc:	08 95       	ret

000014de <putchar>:
    14de:	60 91 4e 03 	lds	r22, 0x034E
    14e2:	70 91 4f 03 	lds	r23, 0x034F
    14e6:	4c c3       	rjmp	.+1688   	; 0x1b80 <fputc>

000014e8 <vfprintf>:
    14e8:	2f 92       	push	r2
    14ea:	3f 92       	push	r3
    14ec:	4f 92       	push	r4
    14ee:	5f 92       	push	r5
    14f0:	6f 92       	push	r6
    14f2:	7f 92       	push	r7
    14f4:	8f 92       	push	r8
    14f6:	9f 92       	push	r9
    14f8:	af 92       	push	r10
    14fa:	bf 92       	push	r11
    14fc:	cf 92       	push	r12
    14fe:	df 92       	push	r13
    1500:	ef 92       	push	r14
    1502:	ff 92       	push	r15
    1504:	0f 93       	push	r16
    1506:	1f 93       	push	r17
    1508:	cf 93       	push	r28
    150a:	df 93       	push	r29
    150c:	cd b7       	in	r28, 0x3d	; 61
    150e:	de b7       	in	r29, 0x3e	; 62
    1510:	2c 97       	sbiw	r28, 0x0c	; 12
    1512:	0f b6       	in	r0, 0x3f	; 63
    1514:	f8 94       	cli
    1516:	de bf       	out	0x3e, r29	; 62
    1518:	0f be       	out	0x3f, r0	; 63
    151a:	cd bf       	out	0x3d, r28	; 61
    151c:	7c 01       	movw	r14, r24
    151e:	6b 01       	movw	r12, r22
    1520:	8a 01       	movw	r16, r20
    1522:	fc 01       	movw	r30, r24
    1524:	17 82       	std	Z+7, r1	; 0x07
    1526:	16 82       	std	Z+6, r1	; 0x06
    1528:	83 81       	ldd	r24, Z+3	; 0x03
    152a:	81 ff       	sbrs	r24, 1
    152c:	b0 c1       	rjmp	.+864    	; 0x188e <vfprintf+0x3a6>
    152e:	ce 01       	movw	r24, r28
    1530:	01 96       	adiw	r24, 0x01	; 1
    1532:	4c 01       	movw	r8, r24
    1534:	f7 01       	movw	r30, r14
    1536:	93 81       	ldd	r25, Z+3	; 0x03
    1538:	f6 01       	movw	r30, r12
    153a:	93 fd       	sbrc	r25, 3
    153c:	85 91       	lpm	r24, Z+
    153e:	93 ff       	sbrs	r25, 3
    1540:	81 91       	ld	r24, Z+
    1542:	6f 01       	movw	r12, r30
    1544:	88 23       	and	r24, r24
    1546:	09 f4       	brne	.+2      	; 0x154a <vfprintf+0x62>
    1548:	9e c1       	rjmp	.+828    	; 0x1886 <vfprintf+0x39e>
    154a:	85 32       	cpi	r24, 0x25	; 37
    154c:	39 f4       	brne	.+14     	; 0x155c <vfprintf+0x74>
    154e:	93 fd       	sbrc	r25, 3
    1550:	85 91       	lpm	r24, Z+
    1552:	93 ff       	sbrs	r25, 3
    1554:	81 91       	ld	r24, Z+
    1556:	6f 01       	movw	r12, r30
    1558:	85 32       	cpi	r24, 0x25	; 37
    155a:	21 f4       	brne	.+8      	; 0x1564 <vfprintf+0x7c>
    155c:	b7 01       	movw	r22, r14
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	0f d3       	rcall	.+1566   	; 0x1b80 <fputc>
    1562:	e8 cf       	rjmp	.-48     	; 0x1534 <vfprintf+0x4c>
    1564:	51 2c       	mov	r5, r1
    1566:	31 2c       	mov	r3, r1
    1568:	20 e0       	ldi	r18, 0x00	; 0
    156a:	20 32       	cpi	r18, 0x20	; 32
    156c:	a0 f4       	brcc	.+40     	; 0x1596 <vfprintf+0xae>
    156e:	8b 32       	cpi	r24, 0x2B	; 43
    1570:	69 f0       	breq	.+26     	; 0x158c <vfprintf+0xa4>
    1572:	30 f4       	brcc	.+12     	; 0x1580 <vfprintf+0x98>
    1574:	80 32       	cpi	r24, 0x20	; 32
    1576:	59 f0       	breq	.+22     	; 0x158e <vfprintf+0xa6>
    1578:	83 32       	cpi	r24, 0x23	; 35
    157a:	69 f4       	brne	.+26     	; 0x1596 <vfprintf+0xae>
    157c:	20 61       	ori	r18, 0x10	; 16
    157e:	2c c0       	rjmp	.+88     	; 0x15d8 <vfprintf+0xf0>
    1580:	8d 32       	cpi	r24, 0x2D	; 45
    1582:	39 f0       	breq	.+14     	; 0x1592 <vfprintf+0xaa>
    1584:	80 33       	cpi	r24, 0x30	; 48
    1586:	39 f4       	brne	.+14     	; 0x1596 <vfprintf+0xae>
    1588:	21 60       	ori	r18, 0x01	; 1
    158a:	26 c0       	rjmp	.+76     	; 0x15d8 <vfprintf+0xf0>
    158c:	22 60       	ori	r18, 0x02	; 2
    158e:	24 60       	ori	r18, 0x04	; 4
    1590:	23 c0       	rjmp	.+70     	; 0x15d8 <vfprintf+0xf0>
    1592:	28 60       	ori	r18, 0x08	; 8
    1594:	21 c0       	rjmp	.+66     	; 0x15d8 <vfprintf+0xf0>
    1596:	27 fd       	sbrc	r18, 7
    1598:	27 c0       	rjmp	.+78     	; 0x15e8 <vfprintf+0x100>
    159a:	30 ed       	ldi	r19, 0xD0	; 208
    159c:	38 0f       	add	r19, r24
    159e:	3a 30       	cpi	r19, 0x0A	; 10
    15a0:	78 f4       	brcc	.+30     	; 0x15c0 <vfprintf+0xd8>
    15a2:	26 ff       	sbrs	r18, 6
    15a4:	06 c0       	rjmp	.+12     	; 0x15b2 <vfprintf+0xca>
    15a6:	fa e0       	ldi	r31, 0x0A	; 10
    15a8:	5f 9e       	mul	r5, r31
    15aa:	30 0d       	add	r19, r0
    15ac:	11 24       	eor	r1, r1
    15ae:	53 2e       	mov	r5, r19
    15b0:	13 c0       	rjmp	.+38     	; 0x15d8 <vfprintf+0xf0>
    15b2:	8a e0       	ldi	r24, 0x0A	; 10
    15b4:	38 9e       	mul	r3, r24
    15b6:	30 0d       	add	r19, r0
    15b8:	11 24       	eor	r1, r1
    15ba:	33 2e       	mov	r3, r19
    15bc:	20 62       	ori	r18, 0x20	; 32
    15be:	0c c0       	rjmp	.+24     	; 0x15d8 <vfprintf+0xf0>
    15c0:	8e 32       	cpi	r24, 0x2E	; 46
    15c2:	21 f4       	brne	.+8      	; 0x15cc <vfprintf+0xe4>
    15c4:	26 fd       	sbrc	r18, 6
    15c6:	5f c1       	rjmp	.+702    	; 0x1886 <vfprintf+0x39e>
    15c8:	20 64       	ori	r18, 0x40	; 64
    15ca:	06 c0       	rjmp	.+12     	; 0x15d8 <vfprintf+0xf0>
    15cc:	8c 36       	cpi	r24, 0x6C	; 108
    15ce:	11 f4       	brne	.+4      	; 0x15d4 <vfprintf+0xec>
    15d0:	20 68       	ori	r18, 0x80	; 128
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <vfprintf+0xf0>
    15d4:	88 36       	cpi	r24, 0x68	; 104
    15d6:	41 f4       	brne	.+16     	; 0x15e8 <vfprintf+0x100>
    15d8:	f6 01       	movw	r30, r12
    15da:	93 fd       	sbrc	r25, 3
    15dc:	85 91       	lpm	r24, Z+
    15de:	93 ff       	sbrs	r25, 3
    15e0:	81 91       	ld	r24, Z+
    15e2:	6f 01       	movw	r12, r30
    15e4:	81 11       	cpse	r24, r1
    15e6:	c1 cf       	rjmp	.-126    	; 0x156a <vfprintf+0x82>
    15e8:	98 2f       	mov	r25, r24
    15ea:	9f 7d       	andi	r25, 0xDF	; 223
    15ec:	95 54       	subi	r25, 0x45	; 69
    15ee:	93 30       	cpi	r25, 0x03	; 3
    15f0:	28 f4       	brcc	.+10     	; 0x15fc <vfprintf+0x114>
    15f2:	0c 5f       	subi	r16, 0xFC	; 252
    15f4:	1f 4f       	sbci	r17, 0xFF	; 255
    15f6:	ff e3       	ldi	r31, 0x3F	; 63
    15f8:	f9 83       	std	Y+1, r31	; 0x01
    15fa:	0d c0       	rjmp	.+26     	; 0x1616 <vfprintf+0x12e>
    15fc:	83 36       	cpi	r24, 0x63	; 99
    15fe:	31 f0       	breq	.+12     	; 0x160c <vfprintf+0x124>
    1600:	83 37       	cpi	r24, 0x73	; 115
    1602:	71 f0       	breq	.+28     	; 0x1620 <vfprintf+0x138>
    1604:	83 35       	cpi	r24, 0x53	; 83
    1606:	09 f0       	breq	.+2      	; 0x160a <vfprintf+0x122>
    1608:	57 c0       	rjmp	.+174    	; 0x16b8 <vfprintf+0x1d0>
    160a:	21 c0       	rjmp	.+66     	; 0x164e <vfprintf+0x166>
    160c:	f8 01       	movw	r30, r16
    160e:	80 81       	ld	r24, Z
    1610:	89 83       	std	Y+1, r24	; 0x01
    1612:	0e 5f       	subi	r16, 0xFE	; 254
    1614:	1f 4f       	sbci	r17, 0xFF	; 255
    1616:	44 24       	eor	r4, r4
    1618:	43 94       	inc	r4
    161a:	51 2c       	mov	r5, r1
    161c:	54 01       	movw	r10, r8
    161e:	14 c0       	rjmp	.+40     	; 0x1648 <vfprintf+0x160>
    1620:	38 01       	movw	r6, r16
    1622:	f2 e0       	ldi	r31, 0x02	; 2
    1624:	6f 0e       	add	r6, r31
    1626:	71 1c       	adc	r7, r1
    1628:	f8 01       	movw	r30, r16
    162a:	a0 80       	ld	r10, Z
    162c:	b1 80       	ldd	r11, Z+1	; 0x01
    162e:	26 ff       	sbrs	r18, 6
    1630:	03 c0       	rjmp	.+6      	; 0x1638 <vfprintf+0x150>
    1632:	65 2d       	mov	r22, r5
    1634:	70 e0       	ldi	r23, 0x00	; 0
    1636:	02 c0       	rjmp	.+4      	; 0x163c <vfprintf+0x154>
    1638:	6f ef       	ldi	r22, 0xFF	; 255
    163a:	7f ef       	ldi	r23, 0xFF	; 255
    163c:	c5 01       	movw	r24, r10
    163e:	2c 87       	std	Y+12, r18	; 0x0c
    1640:	94 d2       	rcall	.+1320   	; 0x1b6a <strnlen>
    1642:	2c 01       	movw	r4, r24
    1644:	83 01       	movw	r16, r6
    1646:	2c 85       	ldd	r18, Y+12	; 0x0c
    1648:	2f 77       	andi	r18, 0x7F	; 127
    164a:	22 2e       	mov	r2, r18
    164c:	16 c0       	rjmp	.+44     	; 0x167a <vfprintf+0x192>
    164e:	38 01       	movw	r6, r16
    1650:	f2 e0       	ldi	r31, 0x02	; 2
    1652:	6f 0e       	add	r6, r31
    1654:	71 1c       	adc	r7, r1
    1656:	f8 01       	movw	r30, r16
    1658:	a0 80       	ld	r10, Z
    165a:	b1 80       	ldd	r11, Z+1	; 0x01
    165c:	26 ff       	sbrs	r18, 6
    165e:	03 c0       	rjmp	.+6      	; 0x1666 <vfprintf+0x17e>
    1660:	65 2d       	mov	r22, r5
    1662:	70 e0       	ldi	r23, 0x00	; 0
    1664:	02 c0       	rjmp	.+4      	; 0x166a <vfprintf+0x182>
    1666:	6f ef       	ldi	r22, 0xFF	; 255
    1668:	7f ef       	ldi	r23, 0xFF	; 255
    166a:	c5 01       	movw	r24, r10
    166c:	2c 87       	std	Y+12, r18	; 0x0c
    166e:	6b d2       	rcall	.+1238   	; 0x1b46 <strnlen_P>
    1670:	2c 01       	movw	r4, r24
    1672:	2c 85       	ldd	r18, Y+12	; 0x0c
    1674:	20 68       	ori	r18, 0x80	; 128
    1676:	22 2e       	mov	r2, r18
    1678:	83 01       	movw	r16, r6
    167a:	23 fc       	sbrc	r2, 3
    167c:	19 c0       	rjmp	.+50     	; 0x16b0 <vfprintf+0x1c8>
    167e:	83 2d       	mov	r24, r3
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	48 16       	cp	r4, r24
    1684:	59 06       	cpc	r5, r25
    1686:	a0 f4       	brcc	.+40     	; 0x16b0 <vfprintf+0x1c8>
    1688:	b7 01       	movw	r22, r14
    168a:	80 e2       	ldi	r24, 0x20	; 32
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	78 d2       	rcall	.+1264   	; 0x1b80 <fputc>
    1690:	3a 94       	dec	r3
    1692:	f5 cf       	rjmp	.-22     	; 0x167e <vfprintf+0x196>
    1694:	f5 01       	movw	r30, r10
    1696:	27 fc       	sbrc	r2, 7
    1698:	85 91       	lpm	r24, Z+
    169a:	27 fe       	sbrs	r2, 7
    169c:	81 91       	ld	r24, Z+
    169e:	5f 01       	movw	r10, r30
    16a0:	b7 01       	movw	r22, r14
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	6d d2       	rcall	.+1242   	; 0x1b80 <fputc>
    16a6:	31 10       	cpse	r3, r1
    16a8:	3a 94       	dec	r3
    16aa:	f1 e0       	ldi	r31, 0x01	; 1
    16ac:	4f 1a       	sub	r4, r31
    16ae:	51 08       	sbc	r5, r1
    16b0:	41 14       	cp	r4, r1
    16b2:	51 04       	cpc	r5, r1
    16b4:	79 f7       	brne	.-34     	; 0x1694 <vfprintf+0x1ac>
    16b6:	de c0       	rjmp	.+444    	; 0x1874 <vfprintf+0x38c>
    16b8:	84 36       	cpi	r24, 0x64	; 100
    16ba:	11 f0       	breq	.+4      	; 0x16c0 <vfprintf+0x1d8>
    16bc:	89 36       	cpi	r24, 0x69	; 105
    16be:	31 f5       	brne	.+76     	; 0x170c <vfprintf+0x224>
    16c0:	f8 01       	movw	r30, r16
    16c2:	27 ff       	sbrs	r18, 7
    16c4:	07 c0       	rjmp	.+14     	; 0x16d4 <vfprintf+0x1ec>
    16c6:	60 81       	ld	r22, Z
    16c8:	71 81       	ldd	r23, Z+1	; 0x01
    16ca:	82 81       	ldd	r24, Z+2	; 0x02
    16cc:	93 81       	ldd	r25, Z+3	; 0x03
    16ce:	0c 5f       	subi	r16, 0xFC	; 252
    16d0:	1f 4f       	sbci	r17, 0xFF	; 255
    16d2:	08 c0       	rjmp	.+16     	; 0x16e4 <vfprintf+0x1fc>
    16d4:	60 81       	ld	r22, Z
    16d6:	71 81       	ldd	r23, Z+1	; 0x01
    16d8:	88 27       	eor	r24, r24
    16da:	77 fd       	sbrc	r23, 7
    16dc:	80 95       	com	r24
    16de:	98 2f       	mov	r25, r24
    16e0:	0e 5f       	subi	r16, 0xFE	; 254
    16e2:	1f 4f       	sbci	r17, 0xFF	; 255
    16e4:	2f 76       	andi	r18, 0x6F	; 111
    16e6:	b2 2e       	mov	r11, r18
    16e8:	97 ff       	sbrs	r25, 7
    16ea:	09 c0       	rjmp	.+18     	; 0x16fe <vfprintf+0x216>
    16ec:	90 95       	com	r25
    16ee:	80 95       	com	r24
    16f0:	70 95       	com	r23
    16f2:	61 95       	neg	r22
    16f4:	7f 4f       	sbci	r23, 0xFF	; 255
    16f6:	8f 4f       	sbci	r24, 0xFF	; 255
    16f8:	9f 4f       	sbci	r25, 0xFF	; 255
    16fa:	20 68       	ori	r18, 0x80	; 128
    16fc:	b2 2e       	mov	r11, r18
    16fe:	2a e0       	ldi	r18, 0x0A	; 10
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	a4 01       	movw	r20, r8
    1704:	6f d2       	rcall	.+1246   	; 0x1be4 <__ultoa_invert>
    1706:	a8 2e       	mov	r10, r24
    1708:	a8 18       	sub	r10, r8
    170a:	43 c0       	rjmp	.+134    	; 0x1792 <vfprintf+0x2aa>
    170c:	85 37       	cpi	r24, 0x75	; 117
    170e:	29 f4       	brne	.+10     	; 0x171a <vfprintf+0x232>
    1710:	2f 7e       	andi	r18, 0xEF	; 239
    1712:	b2 2e       	mov	r11, r18
    1714:	2a e0       	ldi	r18, 0x0A	; 10
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	25 c0       	rjmp	.+74     	; 0x1764 <vfprintf+0x27c>
    171a:	f2 2f       	mov	r31, r18
    171c:	f9 7f       	andi	r31, 0xF9	; 249
    171e:	bf 2e       	mov	r11, r31
    1720:	8f 36       	cpi	r24, 0x6F	; 111
    1722:	c1 f0       	breq	.+48     	; 0x1754 <vfprintf+0x26c>
    1724:	18 f4       	brcc	.+6      	; 0x172c <vfprintf+0x244>
    1726:	88 35       	cpi	r24, 0x58	; 88
    1728:	79 f0       	breq	.+30     	; 0x1748 <vfprintf+0x260>
    172a:	ad c0       	rjmp	.+346    	; 0x1886 <vfprintf+0x39e>
    172c:	80 37       	cpi	r24, 0x70	; 112
    172e:	19 f0       	breq	.+6      	; 0x1736 <vfprintf+0x24e>
    1730:	88 37       	cpi	r24, 0x78	; 120
    1732:	21 f0       	breq	.+8      	; 0x173c <vfprintf+0x254>
    1734:	a8 c0       	rjmp	.+336    	; 0x1886 <vfprintf+0x39e>
    1736:	2f 2f       	mov	r18, r31
    1738:	20 61       	ori	r18, 0x10	; 16
    173a:	b2 2e       	mov	r11, r18
    173c:	b4 fe       	sbrs	r11, 4
    173e:	0d c0       	rjmp	.+26     	; 0x175a <vfprintf+0x272>
    1740:	8b 2d       	mov	r24, r11
    1742:	84 60       	ori	r24, 0x04	; 4
    1744:	b8 2e       	mov	r11, r24
    1746:	09 c0       	rjmp	.+18     	; 0x175a <vfprintf+0x272>
    1748:	24 ff       	sbrs	r18, 4
    174a:	0a c0       	rjmp	.+20     	; 0x1760 <vfprintf+0x278>
    174c:	9f 2f       	mov	r25, r31
    174e:	96 60       	ori	r25, 0x06	; 6
    1750:	b9 2e       	mov	r11, r25
    1752:	06 c0       	rjmp	.+12     	; 0x1760 <vfprintf+0x278>
    1754:	28 e0       	ldi	r18, 0x08	; 8
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	05 c0       	rjmp	.+10     	; 0x1764 <vfprintf+0x27c>
    175a:	20 e1       	ldi	r18, 0x10	; 16
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	02 c0       	rjmp	.+4      	; 0x1764 <vfprintf+0x27c>
    1760:	20 e1       	ldi	r18, 0x10	; 16
    1762:	32 e0       	ldi	r19, 0x02	; 2
    1764:	f8 01       	movw	r30, r16
    1766:	b7 fe       	sbrs	r11, 7
    1768:	07 c0       	rjmp	.+14     	; 0x1778 <vfprintf+0x290>
    176a:	60 81       	ld	r22, Z
    176c:	71 81       	ldd	r23, Z+1	; 0x01
    176e:	82 81       	ldd	r24, Z+2	; 0x02
    1770:	93 81       	ldd	r25, Z+3	; 0x03
    1772:	0c 5f       	subi	r16, 0xFC	; 252
    1774:	1f 4f       	sbci	r17, 0xFF	; 255
    1776:	06 c0       	rjmp	.+12     	; 0x1784 <vfprintf+0x29c>
    1778:	60 81       	ld	r22, Z
    177a:	71 81       	ldd	r23, Z+1	; 0x01
    177c:	80 e0       	ldi	r24, 0x00	; 0
    177e:	90 e0       	ldi	r25, 0x00	; 0
    1780:	0e 5f       	subi	r16, 0xFE	; 254
    1782:	1f 4f       	sbci	r17, 0xFF	; 255
    1784:	a4 01       	movw	r20, r8
    1786:	2e d2       	rcall	.+1116   	; 0x1be4 <__ultoa_invert>
    1788:	a8 2e       	mov	r10, r24
    178a:	a8 18       	sub	r10, r8
    178c:	fb 2d       	mov	r31, r11
    178e:	ff 77       	andi	r31, 0x7F	; 127
    1790:	bf 2e       	mov	r11, r31
    1792:	b6 fe       	sbrs	r11, 6
    1794:	0b c0       	rjmp	.+22     	; 0x17ac <vfprintf+0x2c4>
    1796:	2b 2d       	mov	r18, r11
    1798:	2e 7f       	andi	r18, 0xFE	; 254
    179a:	a5 14       	cp	r10, r5
    179c:	50 f4       	brcc	.+20     	; 0x17b2 <vfprintf+0x2ca>
    179e:	b4 fe       	sbrs	r11, 4
    17a0:	0a c0       	rjmp	.+20     	; 0x17b6 <vfprintf+0x2ce>
    17a2:	b2 fc       	sbrc	r11, 2
    17a4:	08 c0       	rjmp	.+16     	; 0x17b6 <vfprintf+0x2ce>
    17a6:	2b 2d       	mov	r18, r11
    17a8:	2e 7e       	andi	r18, 0xEE	; 238
    17aa:	05 c0       	rjmp	.+10     	; 0x17b6 <vfprintf+0x2ce>
    17ac:	7a 2c       	mov	r7, r10
    17ae:	2b 2d       	mov	r18, r11
    17b0:	03 c0       	rjmp	.+6      	; 0x17b8 <vfprintf+0x2d0>
    17b2:	7a 2c       	mov	r7, r10
    17b4:	01 c0       	rjmp	.+2      	; 0x17b8 <vfprintf+0x2d0>
    17b6:	75 2c       	mov	r7, r5
    17b8:	24 ff       	sbrs	r18, 4
    17ba:	0d c0       	rjmp	.+26     	; 0x17d6 <vfprintf+0x2ee>
    17bc:	fe 01       	movw	r30, r28
    17be:	ea 0d       	add	r30, r10
    17c0:	f1 1d       	adc	r31, r1
    17c2:	80 81       	ld	r24, Z
    17c4:	80 33       	cpi	r24, 0x30	; 48
    17c6:	11 f4       	brne	.+4      	; 0x17cc <vfprintf+0x2e4>
    17c8:	29 7e       	andi	r18, 0xE9	; 233
    17ca:	09 c0       	rjmp	.+18     	; 0x17de <vfprintf+0x2f6>
    17cc:	22 ff       	sbrs	r18, 2
    17ce:	06 c0       	rjmp	.+12     	; 0x17dc <vfprintf+0x2f4>
    17d0:	73 94       	inc	r7
    17d2:	73 94       	inc	r7
    17d4:	04 c0       	rjmp	.+8      	; 0x17de <vfprintf+0x2f6>
    17d6:	82 2f       	mov	r24, r18
    17d8:	86 78       	andi	r24, 0x86	; 134
    17da:	09 f0       	breq	.+2      	; 0x17de <vfprintf+0x2f6>
    17dc:	73 94       	inc	r7
    17de:	23 fd       	sbrc	r18, 3
    17e0:	12 c0       	rjmp	.+36     	; 0x1806 <vfprintf+0x31e>
    17e2:	20 ff       	sbrs	r18, 0
    17e4:	06 c0       	rjmp	.+12     	; 0x17f2 <vfprintf+0x30a>
    17e6:	5a 2c       	mov	r5, r10
    17e8:	73 14       	cp	r7, r3
    17ea:	18 f4       	brcc	.+6      	; 0x17f2 <vfprintf+0x30a>
    17ec:	53 0c       	add	r5, r3
    17ee:	57 18       	sub	r5, r7
    17f0:	73 2c       	mov	r7, r3
    17f2:	73 14       	cp	r7, r3
    17f4:	60 f4       	brcc	.+24     	; 0x180e <vfprintf+0x326>
    17f6:	b7 01       	movw	r22, r14
    17f8:	80 e2       	ldi	r24, 0x20	; 32
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	2c 87       	std	Y+12, r18	; 0x0c
    17fe:	c0 d1       	rcall	.+896    	; 0x1b80 <fputc>
    1800:	73 94       	inc	r7
    1802:	2c 85       	ldd	r18, Y+12	; 0x0c
    1804:	f6 cf       	rjmp	.-20     	; 0x17f2 <vfprintf+0x30a>
    1806:	73 14       	cp	r7, r3
    1808:	10 f4       	brcc	.+4      	; 0x180e <vfprintf+0x326>
    180a:	37 18       	sub	r3, r7
    180c:	01 c0       	rjmp	.+2      	; 0x1810 <vfprintf+0x328>
    180e:	31 2c       	mov	r3, r1
    1810:	24 ff       	sbrs	r18, 4
    1812:	11 c0       	rjmp	.+34     	; 0x1836 <vfprintf+0x34e>
    1814:	b7 01       	movw	r22, r14
    1816:	80 e3       	ldi	r24, 0x30	; 48
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	2c 87       	std	Y+12, r18	; 0x0c
    181c:	b1 d1       	rcall	.+866    	; 0x1b80 <fputc>
    181e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1820:	22 ff       	sbrs	r18, 2
    1822:	16 c0       	rjmp	.+44     	; 0x1850 <vfprintf+0x368>
    1824:	21 ff       	sbrs	r18, 1
    1826:	03 c0       	rjmp	.+6      	; 0x182e <vfprintf+0x346>
    1828:	88 e5       	ldi	r24, 0x58	; 88
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <vfprintf+0x34a>
    182e:	88 e7       	ldi	r24, 0x78	; 120
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	b7 01       	movw	r22, r14
    1834:	0c c0       	rjmp	.+24     	; 0x184e <vfprintf+0x366>
    1836:	82 2f       	mov	r24, r18
    1838:	86 78       	andi	r24, 0x86	; 134
    183a:	51 f0       	breq	.+20     	; 0x1850 <vfprintf+0x368>
    183c:	21 fd       	sbrc	r18, 1
    183e:	02 c0       	rjmp	.+4      	; 0x1844 <vfprintf+0x35c>
    1840:	80 e2       	ldi	r24, 0x20	; 32
    1842:	01 c0       	rjmp	.+2      	; 0x1846 <vfprintf+0x35e>
    1844:	8b e2       	ldi	r24, 0x2B	; 43
    1846:	27 fd       	sbrc	r18, 7
    1848:	8d e2       	ldi	r24, 0x2D	; 45
    184a:	b7 01       	movw	r22, r14
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	98 d1       	rcall	.+816    	; 0x1b80 <fputc>
    1850:	a5 14       	cp	r10, r5
    1852:	30 f4       	brcc	.+12     	; 0x1860 <vfprintf+0x378>
    1854:	b7 01       	movw	r22, r14
    1856:	80 e3       	ldi	r24, 0x30	; 48
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	92 d1       	rcall	.+804    	; 0x1b80 <fputc>
    185c:	5a 94       	dec	r5
    185e:	f8 cf       	rjmp	.-16     	; 0x1850 <vfprintf+0x368>
    1860:	aa 94       	dec	r10
    1862:	f4 01       	movw	r30, r8
    1864:	ea 0d       	add	r30, r10
    1866:	f1 1d       	adc	r31, r1
    1868:	80 81       	ld	r24, Z
    186a:	b7 01       	movw	r22, r14
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	88 d1       	rcall	.+784    	; 0x1b80 <fputc>
    1870:	a1 10       	cpse	r10, r1
    1872:	f6 cf       	rjmp	.-20     	; 0x1860 <vfprintf+0x378>
    1874:	33 20       	and	r3, r3
    1876:	09 f4       	brne	.+2      	; 0x187a <vfprintf+0x392>
    1878:	5d ce       	rjmp	.-838    	; 0x1534 <vfprintf+0x4c>
    187a:	b7 01       	movw	r22, r14
    187c:	80 e2       	ldi	r24, 0x20	; 32
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	7f d1       	rcall	.+766    	; 0x1b80 <fputc>
    1882:	3a 94       	dec	r3
    1884:	f7 cf       	rjmp	.-18     	; 0x1874 <vfprintf+0x38c>
    1886:	f7 01       	movw	r30, r14
    1888:	86 81       	ldd	r24, Z+6	; 0x06
    188a:	97 81       	ldd	r25, Z+7	; 0x07
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <vfprintf+0x3aa>
    188e:	8f ef       	ldi	r24, 0xFF	; 255
    1890:	9f ef       	ldi	r25, 0xFF	; 255
    1892:	2c 96       	adiw	r28, 0x0c	; 12
    1894:	0f b6       	in	r0, 0x3f	; 63
    1896:	f8 94       	cli
    1898:	de bf       	out	0x3e, r29	; 62
    189a:	0f be       	out	0x3f, r0	; 63
    189c:	cd bf       	out	0x3d, r28	; 61
    189e:	df 91       	pop	r29
    18a0:	cf 91       	pop	r28
    18a2:	1f 91       	pop	r17
    18a4:	0f 91       	pop	r16
    18a6:	ff 90       	pop	r15
    18a8:	ef 90       	pop	r14
    18aa:	df 90       	pop	r13
    18ac:	cf 90       	pop	r12
    18ae:	bf 90       	pop	r11
    18b0:	af 90       	pop	r10
    18b2:	9f 90       	pop	r9
    18b4:	8f 90       	pop	r8
    18b6:	7f 90       	pop	r7
    18b8:	6f 90       	pop	r6
    18ba:	5f 90       	pop	r5
    18bc:	4f 90       	pop	r4
    18be:	3f 90       	pop	r3
    18c0:	2f 90       	pop	r2
    18c2:	08 95       	ret

000018c4 <calloc>:
    18c4:	0f 93       	push	r16
    18c6:	1f 93       	push	r17
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
    18cc:	86 9f       	mul	r24, r22
    18ce:	80 01       	movw	r16, r0
    18d0:	87 9f       	mul	r24, r23
    18d2:	10 0d       	add	r17, r0
    18d4:	96 9f       	mul	r25, r22
    18d6:	10 0d       	add	r17, r0
    18d8:	11 24       	eor	r1, r1
    18da:	c8 01       	movw	r24, r16
    18dc:	0d d0       	rcall	.+26     	; 0x18f8 <malloc>
    18de:	ec 01       	movw	r28, r24
    18e0:	00 97       	sbiw	r24, 0x00	; 0
    18e2:	21 f0       	breq	.+8      	; 0x18ec <calloc+0x28>
    18e4:	a8 01       	movw	r20, r16
    18e6:	60 e0       	ldi	r22, 0x00	; 0
    18e8:	70 e0       	ldi	r23, 0x00	; 0
    18ea:	38 d1       	rcall	.+624    	; 0x1b5c <memset>
    18ec:	ce 01       	movw	r24, r28
    18ee:	df 91       	pop	r29
    18f0:	cf 91       	pop	r28
    18f2:	1f 91       	pop	r17
    18f4:	0f 91       	pop	r16
    18f6:	08 95       	ret

000018f8 <malloc>:
    18f8:	cf 93       	push	r28
    18fa:	df 93       	push	r29
    18fc:	82 30       	cpi	r24, 0x02	; 2
    18fe:	91 05       	cpc	r25, r1
    1900:	10 f4       	brcc	.+4      	; 0x1906 <malloc+0xe>
    1902:	82 e0       	ldi	r24, 0x02	; 2
    1904:	90 e0       	ldi	r25, 0x00	; 0
    1906:	e0 91 54 03 	lds	r30, 0x0354
    190a:	f0 91 55 03 	lds	r31, 0x0355
    190e:	20 e0       	ldi	r18, 0x00	; 0
    1910:	30 e0       	ldi	r19, 0x00	; 0
    1912:	a0 e0       	ldi	r26, 0x00	; 0
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	30 97       	sbiw	r30, 0x00	; 0
    1918:	39 f1       	breq	.+78     	; 0x1968 <malloc+0x70>
    191a:	40 81       	ld	r20, Z
    191c:	51 81       	ldd	r21, Z+1	; 0x01
    191e:	48 17       	cp	r20, r24
    1920:	59 07       	cpc	r21, r25
    1922:	b8 f0       	brcs	.+46     	; 0x1952 <malloc+0x5a>
    1924:	48 17       	cp	r20, r24
    1926:	59 07       	cpc	r21, r25
    1928:	71 f4       	brne	.+28     	; 0x1946 <malloc+0x4e>
    192a:	82 81       	ldd	r24, Z+2	; 0x02
    192c:	93 81       	ldd	r25, Z+3	; 0x03
    192e:	10 97       	sbiw	r26, 0x00	; 0
    1930:	29 f0       	breq	.+10     	; 0x193c <malloc+0x44>
    1932:	13 96       	adiw	r26, 0x03	; 3
    1934:	9c 93       	st	X, r25
    1936:	8e 93       	st	-X, r24
    1938:	12 97       	sbiw	r26, 0x02	; 2
    193a:	2c c0       	rjmp	.+88     	; 0x1994 <malloc+0x9c>
    193c:	90 93 55 03 	sts	0x0355, r25
    1940:	80 93 54 03 	sts	0x0354, r24
    1944:	27 c0       	rjmp	.+78     	; 0x1994 <malloc+0x9c>
    1946:	21 15       	cp	r18, r1
    1948:	31 05       	cpc	r19, r1
    194a:	31 f0       	breq	.+12     	; 0x1958 <malloc+0x60>
    194c:	42 17       	cp	r20, r18
    194e:	53 07       	cpc	r21, r19
    1950:	18 f0       	brcs	.+6      	; 0x1958 <malloc+0x60>
    1952:	a9 01       	movw	r20, r18
    1954:	db 01       	movw	r26, r22
    1956:	01 c0       	rjmp	.+2      	; 0x195a <malloc+0x62>
    1958:	ef 01       	movw	r28, r30
    195a:	9a 01       	movw	r18, r20
    195c:	bd 01       	movw	r22, r26
    195e:	df 01       	movw	r26, r30
    1960:	02 80       	ldd	r0, Z+2	; 0x02
    1962:	f3 81       	ldd	r31, Z+3	; 0x03
    1964:	e0 2d       	mov	r30, r0
    1966:	d7 cf       	rjmp	.-82     	; 0x1916 <malloc+0x1e>
    1968:	21 15       	cp	r18, r1
    196a:	31 05       	cpc	r19, r1
    196c:	f9 f0       	breq	.+62     	; 0x19ac <malloc+0xb4>
    196e:	28 1b       	sub	r18, r24
    1970:	39 0b       	sbc	r19, r25
    1972:	24 30       	cpi	r18, 0x04	; 4
    1974:	31 05       	cpc	r19, r1
    1976:	80 f4       	brcc	.+32     	; 0x1998 <malloc+0xa0>
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	9b 81       	ldd	r25, Y+3	; 0x03
    197c:	61 15       	cp	r22, r1
    197e:	71 05       	cpc	r23, r1
    1980:	21 f0       	breq	.+8      	; 0x198a <malloc+0x92>
    1982:	fb 01       	movw	r30, r22
    1984:	93 83       	std	Z+3, r25	; 0x03
    1986:	82 83       	std	Z+2, r24	; 0x02
    1988:	04 c0       	rjmp	.+8      	; 0x1992 <malloc+0x9a>
    198a:	90 93 55 03 	sts	0x0355, r25
    198e:	80 93 54 03 	sts	0x0354, r24
    1992:	fe 01       	movw	r30, r28
    1994:	32 96       	adiw	r30, 0x02	; 2
    1996:	44 c0       	rjmp	.+136    	; 0x1a20 <malloc+0x128>
    1998:	fe 01       	movw	r30, r28
    199a:	e2 0f       	add	r30, r18
    199c:	f3 1f       	adc	r31, r19
    199e:	81 93       	st	Z+, r24
    19a0:	91 93       	st	Z+, r25
    19a2:	22 50       	subi	r18, 0x02	; 2
    19a4:	31 09       	sbc	r19, r1
    19a6:	39 83       	std	Y+1, r19	; 0x01
    19a8:	28 83       	st	Y, r18
    19aa:	3a c0       	rjmp	.+116    	; 0x1a20 <malloc+0x128>
    19ac:	20 91 52 03 	lds	r18, 0x0352
    19b0:	30 91 53 03 	lds	r19, 0x0353
    19b4:	23 2b       	or	r18, r19
    19b6:	41 f4       	brne	.+16     	; 0x19c8 <malloc+0xd0>
    19b8:	20 91 02 02 	lds	r18, 0x0202
    19bc:	30 91 03 02 	lds	r19, 0x0203
    19c0:	30 93 53 03 	sts	0x0353, r19
    19c4:	20 93 52 03 	sts	0x0352, r18
    19c8:	20 91 00 02 	lds	r18, 0x0200
    19cc:	30 91 01 02 	lds	r19, 0x0201
    19d0:	21 15       	cp	r18, r1
    19d2:	31 05       	cpc	r19, r1
    19d4:	41 f4       	brne	.+16     	; 0x19e6 <malloc+0xee>
    19d6:	2d b7       	in	r18, 0x3d	; 61
    19d8:	3e b7       	in	r19, 0x3e	; 62
    19da:	40 91 04 02 	lds	r20, 0x0204
    19de:	50 91 05 02 	lds	r21, 0x0205
    19e2:	24 1b       	sub	r18, r20
    19e4:	35 0b       	sbc	r19, r21
    19e6:	e0 91 52 03 	lds	r30, 0x0352
    19ea:	f0 91 53 03 	lds	r31, 0x0353
    19ee:	e2 17       	cp	r30, r18
    19f0:	f3 07       	cpc	r31, r19
    19f2:	a0 f4       	brcc	.+40     	; 0x1a1c <malloc+0x124>
    19f4:	2e 1b       	sub	r18, r30
    19f6:	3f 0b       	sbc	r19, r31
    19f8:	28 17       	cp	r18, r24
    19fa:	39 07       	cpc	r19, r25
    19fc:	78 f0       	brcs	.+30     	; 0x1a1c <malloc+0x124>
    19fe:	ac 01       	movw	r20, r24
    1a00:	4e 5f       	subi	r20, 0xFE	; 254
    1a02:	5f 4f       	sbci	r21, 0xFF	; 255
    1a04:	24 17       	cp	r18, r20
    1a06:	35 07       	cpc	r19, r21
    1a08:	48 f0       	brcs	.+18     	; 0x1a1c <malloc+0x124>
    1a0a:	4e 0f       	add	r20, r30
    1a0c:	5f 1f       	adc	r21, r31
    1a0e:	50 93 53 03 	sts	0x0353, r21
    1a12:	40 93 52 03 	sts	0x0352, r20
    1a16:	81 93       	st	Z+, r24
    1a18:	91 93       	st	Z+, r25
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <malloc+0x128>
    1a1c:	e0 e0       	ldi	r30, 0x00	; 0
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	cf 01       	movw	r24, r30
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	08 95       	ret

00001a28 <free>:
    1a28:	cf 93       	push	r28
    1a2a:	df 93       	push	r29
    1a2c:	00 97       	sbiw	r24, 0x00	; 0
    1a2e:	09 f4       	brne	.+2      	; 0x1a32 <free+0xa>
    1a30:	87 c0       	rjmp	.+270    	; 0x1b40 <free+0x118>
    1a32:	fc 01       	movw	r30, r24
    1a34:	32 97       	sbiw	r30, 0x02	; 2
    1a36:	13 82       	std	Z+3, r1	; 0x03
    1a38:	12 82       	std	Z+2, r1	; 0x02
    1a3a:	c0 91 54 03 	lds	r28, 0x0354
    1a3e:	d0 91 55 03 	lds	r29, 0x0355
    1a42:	20 97       	sbiw	r28, 0x00	; 0
    1a44:	81 f4       	brne	.+32     	; 0x1a66 <free+0x3e>
    1a46:	20 81       	ld	r18, Z
    1a48:	31 81       	ldd	r19, Z+1	; 0x01
    1a4a:	28 0f       	add	r18, r24
    1a4c:	39 1f       	adc	r19, r25
    1a4e:	80 91 52 03 	lds	r24, 0x0352
    1a52:	90 91 53 03 	lds	r25, 0x0353
    1a56:	82 17       	cp	r24, r18
    1a58:	93 07       	cpc	r25, r19
    1a5a:	79 f5       	brne	.+94     	; 0x1aba <free+0x92>
    1a5c:	f0 93 53 03 	sts	0x0353, r31
    1a60:	e0 93 52 03 	sts	0x0352, r30
    1a64:	6d c0       	rjmp	.+218    	; 0x1b40 <free+0x118>
    1a66:	de 01       	movw	r26, r28
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	ae 17       	cp	r26, r30
    1a6e:	bf 07       	cpc	r27, r31
    1a70:	50 f4       	brcc	.+20     	; 0x1a86 <free+0x5e>
    1a72:	12 96       	adiw	r26, 0x02	; 2
    1a74:	4d 91       	ld	r20, X+
    1a76:	5c 91       	ld	r21, X
    1a78:	13 97       	sbiw	r26, 0x03	; 3
    1a7a:	9d 01       	movw	r18, r26
    1a7c:	41 15       	cp	r20, r1
    1a7e:	51 05       	cpc	r21, r1
    1a80:	09 f1       	breq	.+66     	; 0x1ac4 <free+0x9c>
    1a82:	da 01       	movw	r26, r20
    1a84:	f3 cf       	rjmp	.-26     	; 0x1a6c <free+0x44>
    1a86:	b3 83       	std	Z+3, r27	; 0x03
    1a88:	a2 83       	std	Z+2, r26	; 0x02
    1a8a:	40 81       	ld	r20, Z
    1a8c:	51 81       	ldd	r21, Z+1	; 0x01
    1a8e:	84 0f       	add	r24, r20
    1a90:	95 1f       	adc	r25, r21
    1a92:	8a 17       	cp	r24, r26
    1a94:	9b 07       	cpc	r25, r27
    1a96:	71 f4       	brne	.+28     	; 0x1ab4 <free+0x8c>
    1a98:	8d 91       	ld	r24, X+
    1a9a:	9c 91       	ld	r25, X
    1a9c:	11 97       	sbiw	r26, 0x01	; 1
    1a9e:	84 0f       	add	r24, r20
    1aa0:	95 1f       	adc	r25, r21
    1aa2:	02 96       	adiw	r24, 0x02	; 2
    1aa4:	91 83       	std	Z+1, r25	; 0x01
    1aa6:	80 83       	st	Z, r24
    1aa8:	12 96       	adiw	r26, 0x02	; 2
    1aaa:	8d 91       	ld	r24, X+
    1aac:	9c 91       	ld	r25, X
    1aae:	13 97       	sbiw	r26, 0x03	; 3
    1ab0:	93 83       	std	Z+3, r25	; 0x03
    1ab2:	82 83       	std	Z+2, r24	; 0x02
    1ab4:	21 15       	cp	r18, r1
    1ab6:	31 05       	cpc	r19, r1
    1ab8:	29 f4       	brne	.+10     	; 0x1ac4 <free+0x9c>
    1aba:	f0 93 55 03 	sts	0x0355, r31
    1abe:	e0 93 54 03 	sts	0x0354, r30
    1ac2:	3e c0       	rjmp	.+124    	; 0x1b40 <free+0x118>
    1ac4:	d9 01       	movw	r26, r18
    1ac6:	13 96       	adiw	r26, 0x03	; 3
    1ac8:	fc 93       	st	X, r31
    1aca:	ee 93       	st	-X, r30
    1acc:	12 97       	sbiw	r26, 0x02	; 2
    1ace:	4d 91       	ld	r20, X+
    1ad0:	5d 91       	ld	r21, X+
    1ad2:	a4 0f       	add	r26, r20
    1ad4:	b5 1f       	adc	r27, r21
    1ad6:	ea 17       	cp	r30, r26
    1ad8:	fb 07       	cpc	r31, r27
    1ada:	79 f4       	brne	.+30     	; 0x1afa <free+0xd2>
    1adc:	80 81       	ld	r24, Z
    1ade:	91 81       	ldd	r25, Z+1	; 0x01
    1ae0:	84 0f       	add	r24, r20
    1ae2:	95 1f       	adc	r25, r21
    1ae4:	02 96       	adiw	r24, 0x02	; 2
    1ae6:	d9 01       	movw	r26, r18
    1ae8:	11 96       	adiw	r26, 0x01	; 1
    1aea:	9c 93       	st	X, r25
    1aec:	8e 93       	st	-X, r24
    1aee:	82 81       	ldd	r24, Z+2	; 0x02
    1af0:	93 81       	ldd	r25, Z+3	; 0x03
    1af2:	13 96       	adiw	r26, 0x03	; 3
    1af4:	9c 93       	st	X, r25
    1af6:	8e 93       	st	-X, r24
    1af8:	12 97       	sbiw	r26, 0x02	; 2
    1afa:	e0 e0       	ldi	r30, 0x00	; 0
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	8a 81       	ldd	r24, Y+2	; 0x02
    1b00:	9b 81       	ldd	r25, Y+3	; 0x03
    1b02:	00 97       	sbiw	r24, 0x00	; 0
    1b04:	19 f0       	breq	.+6      	; 0x1b0c <free+0xe4>
    1b06:	fe 01       	movw	r30, r28
    1b08:	ec 01       	movw	r28, r24
    1b0a:	f9 cf       	rjmp	.-14     	; 0x1afe <free+0xd6>
    1b0c:	ce 01       	movw	r24, r28
    1b0e:	02 96       	adiw	r24, 0x02	; 2
    1b10:	28 81       	ld	r18, Y
    1b12:	39 81       	ldd	r19, Y+1	; 0x01
    1b14:	82 0f       	add	r24, r18
    1b16:	93 1f       	adc	r25, r19
    1b18:	20 91 52 03 	lds	r18, 0x0352
    1b1c:	30 91 53 03 	lds	r19, 0x0353
    1b20:	28 17       	cp	r18, r24
    1b22:	39 07       	cpc	r19, r25
    1b24:	69 f4       	brne	.+26     	; 0x1b40 <free+0x118>
    1b26:	30 97       	sbiw	r30, 0x00	; 0
    1b28:	29 f4       	brne	.+10     	; 0x1b34 <free+0x10c>
    1b2a:	10 92 55 03 	sts	0x0355, r1
    1b2e:	10 92 54 03 	sts	0x0354, r1
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <free+0x110>
    1b34:	13 82       	std	Z+3, r1	; 0x03
    1b36:	12 82       	std	Z+2, r1	; 0x02
    1b38:	d0 93 53 03 	sts	0x0353, r29
    1b3c:	c0 93 52 03 	sts	0x0352, r28
    1b40:	df 91       	pop	r29
    1b42:	cf 91       	pop	r28
    1b44:	08 95       	ret

00001b46 <strnlen_P>:
    1b46:	fc 01       	movw	r30, r24
    1b48:	05 90       	lpm	r0, Z+
    1b4a:	61 50       	subi	r22, 0x01	; 1
    1b4c:	70 40       	sbci	r23, 0x00	; 0
    1b4e:	01 10       	cpse	r0, r1
    1b50:	d8 f7       	brcc	.-10     	; 0x1b48 <strnlen_P+0x2>
    1b52:	80 95       	com	r24
    1b54:	90 95       	com	r25
    1b56:	8e 0f       	add	r24, r30
    1b58:	9f 1f       	adc	r25, r31
    1b5a:	08 95       	ret

00001b5c <memset>:
    1b5c:	dc 01       	movw	r26, r24
    1b5e:	01 c0       	rjmp	.+2      	; 0x1b62 <memset+0x6>
    1b60:	6d 93       	st	X+, r22
    1b62:	41 50       	subi	r20, 0x01	; 1
    1b64:	50 40       	sbci	r21, 0x00	; 0
    1b66:	e0 f7       	brcc	.-8      	; 0x1b60 <memset+0x4>
    1b68:	08 95       	ret

00001b6a <strnlen>:
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	61 50       	subi	r22, 0x01	; 1
    1b6e:	70 40       	sbci	r23, 0x00	; 0
    1b70:	01 90       	ld	r0, Z+
    1b72:	01 10       	cpse	r0, r1
    1b74:	d8 f7       	brcc	.-10     	; 0x1b6c <strnlen+0x2>
    1b76:	80 95       	com	r24
    1b78:	90 95       	com	r25
    1b7a:	8e 0f       	add	r24, r30
    1b7c:	9f 1f       	adc	r25, r31
    1b7e:	08 95       	ret

00001b80 <fputc>:
    1b80:	0f 93       	push	r16
    1b82:	1f 93       	push	r17
    1b84:	cf 93       	push	r28
    1b86:	df 93       	push	r29
    1b88:	18 2f       	mov	r17, r24
    1b8a:	09 2f       	mov	r16, r25
    1b8c:	eb 01       	movw	r28, r22
    1b8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b90:	81 fd       	sbrc	r24, 1
    1b92:	03 c0       	rjmp	.+6      	; 0x1b9a <fputc+0x1a>
    1b94:	8f ef       	ldi	r24, 0xFF	; 255
    1b96:	9f ef       	ldi	r25, 0xFF	; 255
    1b98:	20 c0       	rjmp	.+64     	; 0x1bda <fputc+0x5a>
    1b9a:	82 ff       	sbrs	r24, 2
    1b9c:	10 c0       	rjmp	.+32     	; 0x1bbe <fputc+0x3e>
    1b9e:	4e 81       	ldd	r20, Y+6	; 0x06
    1ba0:	5f 81       	ldd	r21, Y+7	; 0x07
    1ba2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ba4:	3d 81       	ldd	r19, Y+5	; 0x05
    1ba6:	42 17       	cp	r20, r18
    1ba8:	53 07       	cpc	r21, r19
    1baa:	7c f4       	brge	.+30     	; 0x1bca <fputc+0x4a>
    1bac:	e8 81       	ld	r30, Y
    1bae:	f9 81       	ldd	r31, Y+1	; 0x01
    1bb0:	9f 01       	movw	r18, r30
    1bb2:	2f 5f       	subi	r18, 0xFF	; 255
    1bb4:	3f 4f       	sbci	r19, 0xFF	; 255
    1bb6:	39 83       	std	Y+1, r19	; 0x01
    1bb8:	28 83       	st	Y, r18
    1bba:	10 83       	st	Z, r17
    1bbc:	06 c0       	rjmp	.+12     	; 0x1bca <fputc+0x4a>
    1bbe:	e8 85       	ldd	r30, Y+8	; 0x08
    1bc0:	f9 85       	ldd	r31, Y+9	; 0x09
    1bc2:	81 2f       	mov	r24, r17
    1bc4:	19 95       	eicall
    1bc6:	89 2b       	or	r24, r25
    1bc8:	29 f7       	brne	.-54     	; 0x1b94 <fputc+0x14>
    1bca:	2e 81       	ldd	r18, Y+6	; 0x06
    1bcc:	3f 81       	ldd	r19, Y+7	; 0x07
    1bce:	2f 5f       	subi	r18, 0xFF	; 255
    1bd0:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd2:	3f 83       	std	Y+7, r19	; 0x07
    1bd4:	2e 83       	std	Y+6, r18	; 0x06
    1bd6:	81 2f       	mov	r24, r17
    1bd8:	90 2f       	mov	r25, r16
    1bda:	df 91       	pop	r29
    1bdc:	cf 91       	pop	r28
    1bde:	1f 91       	pop	r17
    1be0:	0f 91       	pop	r16
    1be2:	08 95       	ret

00001be4 <__ultoa_invert>:
    1be4:	fa 01       	movw	r30, r20
    1be6:	aa 27       	eor	r26, r26
    1be8:	28 30       	cpi	r18, 0x08	; 8
    1bea:	51 f1       	breq	.+84     	; 0x1c40 <__ultoa_invert+0x5c>
    1bec:	20 31       	cpi	r18, 0x10	; 16
    1bee:	81 f1       	breq	.+96     	; 0x1c50 <__ultoa_invert+0x6c>
    1bf0:	e8 94       	clt
    1bf2:	6f 93       	push	r22
    1bf4:	6e 7f       	andi	r22, 0xFE	; 254
    1bf6:	6e 5f       	subi	r22, 0xFE	; 254
    1bf8:	7f 4f       	sbci	r23, 0xFF	; 255
    1bfa:	8f 4f       	sbci	r24, 0xFF	; 255
    1bfc:	9f 4f       	sbci	r25, 0xFF	; 255
    1bfe:	af 4f       	sbci	r26, 0xFF	; 255
    1c00:	b1 e0       	ldi	r27, 0x01	; 1
    1c02:	3e d0       	rcall	.+124    	; 0x1c80 <__ultoa_invert+0x9c>
    1c04:	b4 e0       	ldi	r27, 0x04	; 4
    1c06:	3c d0       	rcall	.+120    	; 0x1c80 <__ultoa_invert+0x9c>
    1c08:	67 0f       	add	r22, r23
    1c0a:	78 1f       	adc	r23, r24
    1c0c:	89 1f       	adc	r24, r25
    1c0e:	9a 1f       	adc	r25, r26
    1c10:	a1 1d       	adc	r26, r1
    1c12:	68 0f       	add	r22, r24
    1c14:	79 1f       	adc	r23, r25
    1c16:	8a 1f       	adc	r24, r26
    1c18:	91 1d       	adc	r25, r1
    1c1a:	a1 1d       	adc	r26, r1
    1c1c:	6a 0f       	add	r22, r26
    1c1e:	71 1d       	adc	r23, r1
    1c20:	81 1d       	adc	r24, r1
    1c22:	91 1d       	adc	r25, r1
    1c24:	a1 1d       	adc	r26, r1
    1c26:	20 d0       	rcall	.+64     	; 0x1c68 <__ultoa_invert+0x84>
    1c28:	09 f4       	brne	.+2      	; 0x1c2c <__ultoa_invert+0x48>
    1c2a:	68 94       	set
    1c2c:	3f 91       	pop	r19
    1c2e:	2a e0       	ldi	r18, 0x0A	; 10
    1c30:	26 9f       	mul	r18, r22
    1c32:	11 24       	eor	r1, r1
    1c34:	30 19       	sub	r19, r0
    1c36:	30 5d       	subi	r19, 0xD0	; 208
    1c38:	31 93       	st	Z+, r19
    1c3a:	de f6       	brtc	.-74     	; 0x1bf2 <__ultoa_invert+0xe>
    1c3c:	cf 01       	movw	r24, r30
    1c3e:	08 95       	ret
    1c40:	46 2f       	mov	r20, r22
    1c42:	47 70       	andi	r20, 0x07	; 7
    1c44:	40 5d       	subi	r20, 0xD0	; 208
    1c46:	41 93       	st	Z+, r20
    1c48:	b3 e0       	ldi	r27, 0x03	; 3
    1c4a:	0f d0       	rcall	.+30     	; 0x1c6a <__ultoa_invert+0x86>
    1c4c:	c9 f7       	brne	.-14     	; 0x1c40 <__ultoa_invert+0x5c>
    1c4e:	f6 cf       	rjmp	.-20     	; 0x1c3c <__ultoa_invert+0x58>
    1c50:	46 2f       	mov	r20, r22
    1c52:	4f 70       	andi	r20, 0x0F	; 15
    1c54:	40 5d       	subi	r20, 0xD0	; 208
    1c56:	4a 33       	cpi	r20, 0x3A	; 58
    1c58:	18 f0       	brcs	.+6      	; 0x1c60 <__ultoa_invert+0x7c>
    1c5a:	49 5d       	subi	r20, 0xD9	; 217
    1c5c:	31 fd       	sbrc	r19, 1
    1c5e:	40 52       	subi	r20, 0x20	; 32
    1c60:	41 93       	st	Z+, r20
    1c62:	02 d0       	rcall	.+4      	; 0x1c68 <__ultoa_invert+0x84>
    1c64:	a9 f7       	brne	.-22     	; 0x1c50 <__ultoa_invert+0x6c>
    1c66:	ea cf       	rjmp	.-44     	; 0x1c3c <__ultoa_invert+0x58>
    1c68:	b4 e0       	ldi	r27, 0x04	; 4
    1c6a:	a6 95       	lsr	r26
    1c6c:	97 95       	ror	r25
    1c6e:	87 95       	ror	r24
    1c70:	77 95       	ror	r23
    1c72:	67 95       	ror	r22
    1c74:	ba 95       	dec	r27
    1c76:	c9 f7       	brne	.-14     	; 0x1c6a <__ultoa_invert+0x86>
    1c78:	00 97       	sbiw	r24, 0x00	; 0
    1c7a:	61 05       	cpc	r22, r1
    1c7c:	71 05       	cpc	r23, r1
    1c7e:	08 95       	ret
    1c80:	9b 01       	movw	r18, r22
    1c82:	ac 01       	movw	r20, r24
    1c84:	0a 2e       	mov	r0, r26
    1c86:	06 94       	lsr	r0
    1c88:	57 95       	ror	r21
    1c8a:	47 95       	ror	r20
    1c8c:	37 95       	ror	r19
    1c8e:	27 95       	ror	r18
    1c90:	ba 95       	dec	r27
    1c92:	c9 f7       	brne	.-14     	; 0x1c86 <__ultoa_invert+0xa2>
    1c94:	62 0f       	add	r22, r18
    1c96:	73 1f       	adc	r23, r19
    1c98:	84 1f       	adc	r24, r20
    1c9a:	95 1f       	adc	r25, r21
    1c9c:	a0 1d       	adc	r26, r0
    1c9e:	08 95       	ret

00001ca0 <_exit>:
    1ca0:	f8 94       	cli

00001ca2 <__stop_program>:
    1ca2:	ff cf       	rjmp	.-2      	; 0x1ca2 <__stop_program>
