<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element hex_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element hex_0.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2146828288";
         type = "String";
      }
   }
   element hex_1
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element hex_1.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2146893824";
         type = "String";
      }
   }
   element hex_2
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element hex_2.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2146959360";
         type = "String";
      }
   }
   element hex_3
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element hex_3.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147024896";
         type = "String";
      }
   }
   element ledg
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element ledg.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147090432";
         type = "String";
      }
   }
   element ledr
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element ledr.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147155968";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element sdram.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element the_altpll
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element the_altpll.pll_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147221504";
         type = "String";
      }
   }
   element the_clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element the_jtag_uart
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element the_jtag_uart.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147287040";
         type = "String";
      }
   }
   element the_master
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element the_memory_mapped_reset
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element the_memory_mapped_reset.avalon_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147418112";
         type = "String";
      }
   }
   element the_mm_clock_crossing_bridge
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element the_mm_clock_crossing_bridge.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element the_orca_timer
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element the_orca_timer.slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2147352576";
         type = "String";
      }
   }
   element the_vectorblox_orca
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="orca_project.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="the_clk.clk_in" type="clock" dir="end" />
 <interface name="clk_sdram" internal="the_altpll.c1" type="clock" dir="start" />
 <interface
   name="hex0"
   internal="hex_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="hex1"
   internal="hex_1.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="hex2"
   internal="hex_2.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="hex3"
   internal="hex_3.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ledg"
   internal="ledg.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ledr"
   internal="ledr.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="the_clk.clk_in_reset" type="reset" dir="end" />
 <interface name="sdram_wire" internal="sdram.wire" type="conduit" dir="end" />
 <interface
   name="the_altpll_areset"
   internal="the_altpll.areset_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="the_altpll_locked"
   internal="the_altpll.locked_conduit"
   type="conduit"
   dir="end" />
 <interface name="the_altpll_phasedone" internal="the_altpll.phasedone_conduit" />
 <module name="hex_0" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="hex_1" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="hex_2" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="hex_3" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="ledg" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="ledr" kind="altera_avalon_pio" version="17.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="sdram"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   enabled="1">
  <parameter name="TAC" value="5.5" />
  <parameter name="TMRD" value="3" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
  <parameter name="dataWidth" value="32" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="rowWidth" value="13" />
 </module>
 <module name="the_altpll" kind="altpll" version="17.1" enabled="1">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK1_MULTIPLY_BY" value="2" />
  <parameter name="CLK1_PHASE_SHIFT" value="-1500" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="HIDDEN_CONSTANTS">CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 2 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -1500 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED</parameter>
  <parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter>
  <parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter>
  <parameter name="HIDDEN_IF_PORTS">IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}</parameter>
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1</parameter>
  <parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter>
  <parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 -1.50000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 2 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1510782053533517.mif PT#ACTIVECLK_CHECK 0</parameter>
  <parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used</parameter>
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
 </module>
 <module name="the_clk" kind="clock_source" version="17.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="the_jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="17.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="the_master"
   kind="altera_jtag_avalon_master"
   version="17.1"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="the_memory_mapped_reset"
   kind="memory_mapped_reset"
   version="1.0"
   enabled="1">
  <parameter name="ADDR_WIDTH" value="2" />
  <parameter name="REGISTER_SIZE" value="32" />
 </module>
 <module
   name="the_mm_clock_crossing_bridge"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="17.1"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="31" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module name="the_orca_timer" kind="orca_timer" version="1.0" enabled="1">
  <parameter name="TIMER_WIDTH" value="32" />
 </module>
 <module
   name="the_vectorblox_orca"
   kind="vectorblox_orca"
   version="1.0"
   enabled="1">
  <parameter name="AMR0_ADDR_BASE" value="2147483648" />
  <parameter name="AMR0_ADDR_LAST" value="4294967295" />
  <parameter name="AMR0_READ_ONLY" value="1" />
  <parameter name="AUTO_GLOBAL_INTERRUPTS_INTERRUPTS_USED" value="-1" />
  <parameter name="AUX_MEMORY_REGIONS" value="1" />
  <parameter name="AXI_ID_WIDTH" value="2" />
  <parameter name="BTB_ENTRIES" value="16" />
  <parameter name="DATA_REQUEST_REGISTER" value="1" />
  <parameter name="DATA_RETURN_REGISTER" value="0" />
  <parameter name="DAUX_REQUEST_REGISTER" value="2" />
  <parameter name="DAUX_RETURN_REGISTER" value="1" />
  <parameter name="DCACHE_EXTERNAL_WIDTH" value="32" />
  <parameter name="DCACHE_LINE_SIZE" value="32" />
  <parameter name="DCACHE_SIZE" value="8192" />
  <parameter name="DCACHE_WRITEBACK" value="1" />
  <parameter name="DC_REQUEST_REGISTER" value="1" />
  <parameter name="DC_RETURN_REGISTER" value="0" />
  <parameter name="DIVIDE_ENABLE" value="1" />
  <parameter name="DUC_REQUEST_REGISTER" value="2" />
  <parameter name="DUC_RETURN_REGISTER" value="1" />
  <parameter name="ENABLE_EXCEPTIONS" value="1" />
  <parameter name="ENABLE_EXT_INTERRUPTS" value="0" />
  <parameter name="FAMILY" value="ALTERA" />
  <parameter name="IAUX_REQUEST_REGISTER" value="1" />
  <parameter name="IAUX_RETURN_REGISTER" value="0" />
  <parameter name="ICACHE_EXTERNAL_WIDTH" value="32" />
  <parameter name="ICACHE_LINE_SIZE" value="32" />
  <parameter name="ICACHE_SIZE" value="8192" />
  <parameter name="IC_REQUEST_REGISTER" value="1" />
  <parameter name="IC_RETURN_REGISTER" value="0" />
  <parameter name="INSTRUCTION_REQUEST_REGISTER" value="0" />
  <parameter name="INSTRUCTION_RETURN_REGISTER" value="0" />
  <parameter name="INTERRUPT_VECTOR" value="4" />
  <parameter name="IUC_REQUEST_REGISTER" value="1" />
  <parameter name="IUC_RETURN_REGISTER" value="0" />
  <parameter name="LOG2_BURSTLENGTH" value="4" />
  <parameter name="MAX_IFETCHES_IN_FLIGHT" value="1" />
  <parameter name="MTIME_ENABLE" value="1" />
  <parameter name="MULTIPLY_ENABLE" value="1" />
  <parameter name="NUM_EXT_INTERRUPTS" value="1" />
  <parameter name="PIPELINE_STAGES" value="4" />
  <parameter name="POWER_OPTIMIZED" value="0" />
  <parameter name="REGISTER_SIZE" value="32" />
  <parameter name="RESET_VECTOR" value="0" />
  <parameter name="SHIFTER_MAX_CYCLES" value="1" />
  <parameter name="UC_MEMORY_REGIONS" value="0" />
  <parameter name="UMR0_ADDR_BASE" value="0" />
  <parameter name="UMR0_ADDR_LAST" value="0" />
  <parameter name="UMR0_READ_ONLY" value="1" />
  <parameter name="VCP_ENABLE" value="0" />
 </module>
 <connection
   kind="avalon"
   version="17.1"
   start="the_vectorblox_orca.axi_dc_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_vectorblox_orca.axi_ic_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_vectorblox_orca.data"
   end="the_mm_clock_crossing_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_vectorblox_orca.instruction"
   end="the_mm_clock_crossing_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="the_jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ffd0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="the_memory_mapped_reset.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7fff0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="the_altpll.pll_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ffc0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="hex_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ff60000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="hex_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ff70000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="hex_2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ff80000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="hex_3.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ff90000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="ledg.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ffa0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="ledr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ffb0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_mm_clock_crossing_bridge.m0"
   end="the_orca_timer.slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x7ffe0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="17.1"
   start="the_master.master"
   end="the_mm_clock_crossing_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="17.1" start="the_altpll.c0" end="sdram.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="the_altpll.c0"
   end="the_vectorblox_orca.clock" />
 <connection
   kind="clock"
   version="17.1"
   start="the_altpll.c0"
   end="the_orca_timer.clock" />
 <connection
   kind="clock"
   version="17.1"
   start="the_altpll.c0"
   end="the_mm_clock_crossing_bridge.s0_clk" />
 <connection
   kind="clock"
   version="17.1"
   start="the_clk.clk"
   end="the_jtag_uart.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="the_master.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="hex_0.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="hex_1.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="hex_2.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="hex_3.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="ledg.clk" />
 <connection kind="clock" version="17.1" start="the_clk.clk" end="ledr.clk" />
 <connection
   kind="clock"
   version="17.1"
   start="the_clk.clk"
   end="the_memory_mapped_reset.clock" />
 <connection
   kind="clock"
   version="17.1"
   start="the_clk.clk"
   end="the_altpll.inclk_interface" />
 <connection
   kind="clock"
   version="17.1"
   start="the_clk.clk"
   end="the_mm_clock_crossing_bridge.m0_clk" />
 <connection
   kind="conduit"
   version="17.1"
   start="the_vectorblox_orca.Timer_Interface"
   end="the_orca_timer.Timer_Interface">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_master.clk_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_altpll.inclk_interface_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_mm_clock_crossing_bridge.m0_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_memory_mapped_reset.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_vectorblox_orca.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_jtag_uart.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_orca_timer.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="hex_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="hex_1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="hex_2.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="hex_3.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="ledg.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="ledr.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_clk.clk_reset"
   end="the_mm_clock_crossing_bridge.s0_reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="the_vectorblox_orca.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="the_jtag_uart.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="hex_0.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="hex_1.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="hex_2.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="hex_3.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="ledg.reset" />
 <connection
   kind="reset"
   version="17.1"
   start="the_memory_mapped_reset.reset_source"
   end="ledr.reset" />
 <interconnectRequirement
   for="$system"
   name="qsys_mm.burstAdapterImplementation"
   value="PER_BURST_TYPE_CONVERTER" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
