# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.001024 2048 650 1910 12352 1.6697 57.2376 52.4892 111.448 111.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 0.000128 4096 110 1870 129152 23.1178 28.3539 1366.85 837.762 2256.16 2256.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 3.2e-05 1024 540 1910 438272 73.5589 26.9128 1045.45 859.05 2005.19 2005.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.000128 2048 530 1030 122880 23.2987 14.4136 329.73 418.976 786.546 786.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 670 0.000512 4096 210 1420 22592 6.61914 235.069 209.406 451.138 451.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.000512 512 170 270 12288 2.93654 0.827776 2.75523 27.0849 33.7899 33.9299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 0.000256 2048 220 9260 53760 9.60858 7.01085 933.946 208.96 1159.63 1159.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000512 1024 240 430 26880 2.37523 1.66723 24.646 85.9166 114.705 114.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.001024 1024 130 390 17344 0.700064 6.15744 26.2857 33.1836 33.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 3.2e-05 1024 190 460 544768 54.4763 26.88 473.998 838.655 1394.2 1394.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.001024 2048 650 1910 12312 1.66848 68.4667 52.4201 122.608 122.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 0.000128 4096 110 1870 129024 23.1396 28.3932 1548.19 837.696 2437.5 2437.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 3.2e-05 1024 540 1910 437760 73.6012 26.8683 1235.13 834.385 2170.22 2170.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.000128 2048 530 1030 122688 23.3574 14.3954 374.723 419.08 831.699 831.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 0.000512 4096 210 1420 22608 6.62528 135.611 209.597 351.875 351.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.000512 512 170 270 9216 2.94637 0.774912 2.41539 24.9513 31.2696 31.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 0.000256 2048 220 9260 54144 9.65616 7.15571 1144.03 209.638 1370.59 1370.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000512 1024 240 430 26784 2.38246 1.66298 29.2298 83.4353 116.807 116.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.001024 1024 130 390 17352 0.700416 7.08198 26.3242 34.1539 34.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 3.2e-05 1024 190 460 543744 54.6487 27.0436 544.558 837.567 1464.02 1464.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.001024 2048 650 1910 12320 1.66906 71.9544 52.4596 126.134 126.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 0.000128 4096 110 1870 129120 23.1014 28.3802 1611.61 838.091 2501.26 2501.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 3.2e-05 1024 540 1910 440320 73.5598 26.9239 1294.72 837.826 2233.25 2233.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.000128 2048 530 1030 122880 23.2895 14.3862 391.655 419.508 848.969 849.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 0.000512 4096 210 1420 22560 6.61955 140.993 209.386 357.043 357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.000512 512 170 270 10240 3.02694 0.820256 2.78426 26.7667 33.5812 33.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 0.000256 2048 220 9260 53760 9.56755 7.00826 1182.01 208.884 1407.57 1407.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000512 1024 240 430 26560 2.3713 1.6503 30.2143 82.5123 116.849 116.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.001024 1024 130 390 17280 0.694272 7.39728 26.229 34.3626 34.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 3.2e-05 1024 190 460 545280 54.3646 26.9175 570.991 837.956 1490.42 1490.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.001024 2048 650 1910 12288 1.66496 66.2005 52.4694 120.388 120.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 0.000128 4096 110 1870 129024 23.0605 28.3347 1503.1 838.612 2393.19 2393.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 3.2e-05 1024 540 1910 436224 73.1983 26.7263 1194.93 833.142 2128.22 2128.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.000128 2048 530 1030 122112 23.2809 14.6093 363.015 419.066 820.108 820.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 0.000512 4096 210 1420 22560 6.61613 131.001 209.666 347.326 347.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.000512 512 170 270 9216 2.93843 0.776192 2.41907 25.8106 32.1213 32.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 0.000256 2048 220 9260 53760 9.60131 7.03232 1102.69 209.646 1329.07 1329.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000512 1024 240 430 26496 2.37363 1.66176 28.1604 84.0673 116.362 116.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.001024 1024 130 390 17280 0.695776 6.90458 26.2761 33.9169 33.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 3.2e-05 1024 190 460 543744 54.385 27.0718 529.184 837.375 1448.21 1448.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.001024 2048 650 1910 12300 1.66454 67.0792 52.5075 121.304 121.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 0.000128 4096 110 1870 129000 23.2488 28.4192 1518.79 838.131 2408.67 2408.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 3.2e-05 1024 540 1910 435200 73.6763 26.8165 1204.51 833.496 2138.72 2138.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.000128 2048 530 1030 122400 23.4181 14.3913 368.402 419.35 825.69 825.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 0.000512 4096 210 1420 22500 6.61245 132.782 209.371 348.809 348.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.000512 512 170 270 9600 3.07114 0.819456 2.55334 26.0261 32.6567 32.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 0.000256 2048 220 9260 54000 9.65014 7.05555 1114.85 209.788 1341.45 1341.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000512 1024 240 430 26400 2.3953 1.65654 28.5725 83.3669 116.096 116.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.001024 1024 130 390 17300 0.697408 7.03907 26.3086 34.0869 34.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 3.2e-05 1024 190 460 544000 54.5317 26.9578 535.021 837.874 1454.57 1454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.001024 2048 650 1910 12208 1.65888 68.0114 52.2819 122.008 122.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 0.000128 4096 110 1870 129024 23.099 28.3948 1556.04 838.706 2446.32 2446.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 3.2e-05 1024 540 1910 437248 73.8888 26.8948 1242.38 837.115 2180.51 2180.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.000128 2048 530 1030 122752 23.2546 14.422 379.956 418.952 836.721 836.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 0.000512 4096 210 1420 22512 6.62224 136.024 209.443 352.134 352.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.000512 512 170 270 7168 2.96832 0.747136 1.99891 24.3106 30.2069 30.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 0.000256 2048 220 9260 53760 9.62474 7.14957 1136.19 209.647 1362.72 1362.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000512 1024 240 430 26432 2.36342 1.64499 29.4193 83.6679 117.197 117.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.001024 1024 130 390 17248 0.695392 7.22915 26.2553 34.2205 34.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 3.2e-05 1024 190 460 541184 54.6711 26.8964 547.488 837.2 1466.45 1466.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.001024 2048 650 1910 12240 1.66093 69.4129 52.3494 123.479 123.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 0.000128 4096 110 1870 128880 23.1447 28.3793 1562.08 837.448 2451.13 2451.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 3.2e-05 1024 540 1910 437760 73.6204 26.869 1249.85 834.456 2185.02 2185.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.000128 2048 530 1030 121920 23.3219 14.4581 379.242 417.729 834.884 834.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 0.000512 4096 210 1420 22560 6.6265 136.617 211.149 354.437 354.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.000512 512 170 270 11520 2.95418 0.817152 3.09606 26.9423 33.9864 34.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 0.000256 2048 220 9260 53760 9.62547 7.05562 1146.09 209 1371.87 1371.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000512 1024 240 430 26400 2.39002 1.66656 29.4582 84.0473 117.663 117.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.001024 1024 130 390 17280 0.6968 7.25229 26.2815 34.2744 34.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 3.2e-05 1024 190 460 541440 54.5357 26.9049 550.048 834.768 1466.45 1466.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.001024 2048 650 1910 12288 1.66771 67.9664 52.5411 122.23 122.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 0.000128 4096 110 1870 128768 23.0871 28.3279 1513.22 837.6 2402.33 2402.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 3.2e-05 1024 540 1910 434176 74.016 26.8294 1198.1 835.784 2134.96 2135.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.000128 2048 530 1030 121856 23.2722 14.347 366.237 427.717 831.709 831.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 0.000512 4096 210 1420 22528 6.61222 132.706 209.627 348.989 349.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.000512 512 170 270 8192 2.99818 0.777568 2.2015 25.0099 31.1648 31.3098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 0.000256 2048 220 9260 53760 9.58963 7.01958 1104.76 209.345 1330.81 1330.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000512 1024 240 430 26624 2.38592 1.66707 28.6894 82.9953 115.834 115.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.001024 1024 130 390 17280 0.694752 7.00598 26.3146 34.0575 34.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 3.2e-05 1024 190 460 540672 54.4295 26.8288 531.283 849.583 1462.31 1462.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.001024 2048 650 1910 12096 1.66122 66.0603 52.1975 119.976 120.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 0.000128 4096 110 1870 128640 23.0543 28.3334 1524.69 837.917 2414.07 2414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 3.2e-05 1024 540 1910 430080 72.7666 26.44 1200.18 824.845 2124.46 2124.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.000128 2048 530 1030 121344 23.2469 14.3876 366.836 417.123 821.732 821.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 0.000512 4096 210 1420 22464 6.61645 133.562 209.618 349.839 349.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.000512 512 170 270 6144 3.11718 0.77824 1.79315 25.0488 30.9184 31.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 0.000256 2048 220 9260 52992 9.59104 7.00605 1109.72 208.828 1335.26 1335.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000512 1024 240 430 26112 2.36515 1.64304 28.6679 82.2234 115.001 115.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.001024 1024 130 390 17088 0.691808 7.02566 26.1365 33.8967 33.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 3.2e-05 1024 190 460 540672 54.1214 26.7303 533.223 833.189 1447.46 1447.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.001024 2048 650 1910 12200 1.66502 72.6695 52.4584 126.843 126.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 0.000128 4096 110 1870 128800 23.1485 28.3907 1630.35 837.884 2519.85 2519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 3.2e-05 1024 540 1910 422400 74.1592 26.4936 1268.38 824.365 2193.61 2193.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.000128 2048 530 1030 121600 23.327 14.379 392.889 417.009 847.733 847.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 0.000512 4096 210 1420 22400 6.61213 142.091 209.168 357.913 357.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.000512 512 170 270 6400 3.24134 0.819008 1.98336 27.8075 34.0306 34.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 0.000256 2048 220 9260 53600 9.61824 7.0184 1209.15 208.785 1434.67 1434.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000512 1024 240 430 25600 2.3815 1.63904 29.9979 83.1552 117.275 117.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.001024 1024 130 390 17200 0.694464 7.54365 26.2796 34.5603 34.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 3.2e-05 1024 190 460 537600 54.6151 26.7981 569.744 832.945 1484.28 1484.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.001024 2048 650 1910 12032 1.66186 80.2101 52.158 134.081 134.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 0.000128 4096 110 1870 128512 23.0564 28.3218 1898.37 836.295 2786.12 2786.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 3.2e-05 1024 540 1910 425984 75.2744 27.0786 1479.71 835.325 2417.61 2417.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.000128 2048 530 1030 120832 23.4302 14.3587 458.021 418.41 914.351 914.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 0.000512 4096 210 1420 22272 6.58707 165.007 208.782 380.422 380.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 500 0.000512 512 170 270 0 0.657408 0.00528 22.6517 23.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 0.000256 2048 220 9260 53248 9.61968 7.72506 1373.91 232.876 1624.31 1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000512 1024 240 430 25600 2.34397 1.61642 34.7285 82.7348 121.528 121.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.001024 1024 130 390 17152 0.694144 8.85962 26.2981 35.8942 35.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 3.2e-05 1024 190 460 540672 54.4042 26.8265 669.931 835.44 1586.79 1586.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 0.001024 2048 650 1905 12384 1.65834 57.1208 52.4924 111.324 111.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 0.000128 4096 110 1875 129088 23.1649 28.3462 2130.45 838.417 3020.47 3020.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 3.2e-05 1024 540 1920 442368 73.3551 26.88 1078.16 838.329 2016.94 2017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.000128 2048 530 1035 122880 23.2831 14.3954 531.465 419.423 988.7 988.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 670 0.000512 4096 210 1425 22592 6.61709 224.842 209.748 441.251 441.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 0.000512 512 170 270 11264 2.99878 0.8352 3.65158 29.7228 37.3859 37.5317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 0.000256 2048 220 9270 54144 9.61904 7.04307 969.116 209.847 1195.73 1195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 840 0.000512 1024 240 435 26880 2.37062 1.66282 34.4345 83.8738 122.444 122.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.001024 1024 130 390 17376 0.713568 5.9584 26.3148 33.0306 33.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 3.2e-05 1024 190 465 543744 54.7908 26.8861 724.342 839.646 1645.86 1646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.001024 2048 650 1905 12400 1.66685 57.8792 52.5584 112.157 112.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 0.000128 4096 110 1875 129040 23.2837 28.424 2250.4 838.583 3140.77 3140.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 3.2e-05 1024 540 1920 440320 73.7782 26.9471 1087.52 838.54 2027.02 2027.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.000128 2048 530 1035 122880 23.4218 14.465 556.108 419.483 1013.61 1013.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 670 0.000512 4096 210 1425 22560 6.61126 238.811 210.264 455.73 455.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 0.000512 512 170 270 10240 3.03158 0.818912 3.4951 26.9081 34.4388 34.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 0.000256 2048 220 9270 54240 9.67776 7.08669 985.581 209.816 1212.27 1212.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000512 1024 240 435 26880 2.38726 1.6593 35.3332 83.7607 123.24 123.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.001024 1024 130 390 17360 0.70304 6.07978 26.3045 33.1466 33.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 3.2e-05 1024 190 465 542720 54.9756 26.9435 717.529 838.656 1638.29 1638.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.001024 2048 650 1905 12384 1.65872 58.1875 52.4901 112.388 112.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 0.000128 4096 110 1875 129120 23.1363 28.3853 1338.29 838.021 2227.91 2227.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 3.2e-05 1024 540 1920 439296 73.5579 26.9005 1074.75 836.35 2011.78 2011.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.000128 2048 530 1035 122496 23.2917 14.3792 323.104 418.441 779.353 779.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 670 0.000512 4096 210 1425 22560 6.6271 228.014 209.496 444.185 444.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 0.000512 512 170 270 10752 2.98707 0.81856 2.39251 28.6606 35.0407 35.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 0.000256 2048 220 9270 53952 9.63094 7.1168 967.76 209.388 1194 1194.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000512 1024 240 435 26880 2.38931 1.66912 34.879 85.0909 124.131 124.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.001024 1024 130 390 17376 0.69856 6.06682 26.3153 33.1253 33.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 3.2e-05 1024 190 465 542208 54.6335 26.8964 469.779 836.526 1388.04 1388.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.001024 2048 650 1905 12376 1.65741 58.3649 52.5373 112.616 112.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 0.000128 4096 110 1875 129024 23.1916 28.3976 1368.95 838.491 2259.11 2259.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 3.2e-05 1024 540 1920 440832 73.5616 26.923 1094.46 837.101 2032.27 2032.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.000128 2048 530 1035 122304 23.3912 14.4414 331.826 419.469 789.261 789.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 670 0.000512 4096 210 1425 22568 6.62013 237.688 209.777 454.128 454.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.000512 512 170 270 8960 3.04387 0.796448 2.19536 26.197 32.4245 32.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 0.000256 2048 220 9270 53984 9.65594 7.04906 994.955 209.508 1221.28 1221.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000512 1024 240 435 26880 2.38989 1.66912 25.7489 83.3554 113.263 113.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.001024 1024 130 390 17360 0.695712 6.19603 26.325 33.2606 33.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 3.2e-05 1024 190 465 541184 54.8619 26.9292 480.953 837.237 1400.17 1400.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.001024 2048 650 1905 12352 1.65712 60.8695 52.4599 115.042 115.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 0.000128 4096 110 1875 129024 23.1003 28.3521 1398.73 838.204 2288.47 2288.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 3.2e-05 1024 540 1920 438272 73.4667 26.8224 1077.47 835.19 2013.17 2013.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.000128 2048 530 1035 122880 23.2738 14.4468 339.969 419.167 796.996 797.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 0.000512 4096 210 1425 22528 6.60816 122.432 209.465 338.548 338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.000512 512 170 270 10240 3.05594 0.831488 2.4159 27.1857 33.6699 33.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 0.000256 2048 220 9270 53760 9.59488 7.01782 960.645 209.053 1186.41 1186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000512 1024 240 435 26880 2.37789 1.6688 25.6754 83.6554 113.477 113.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.001024 1024 130 390 17344 0.69632 6.37907 26.2979 33.415 33.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 3.2e-05 1024 190 465 542720 54.6441 26.8856 489.849 839.46 1411.03 1411.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.001024 2048 650 1905 12312 1.65478 68.8207 52.4106 122.938 122.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 0.000128 4096 110 1875 129024 23.138 28.3894 1575.12 838.386 2465.11 2465.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 3.2e-05 1024 540 1920 437760 73.5725 26.8657 1260.56 835.083 2196.29 2196.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.000128 2048 530 1035 122688 23.3417 14.3864 385.021 419.474 842.348 842.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 0.000512 4096 210 1425 22536 6.61942 138.147 209.686 354.497 354.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.000512 512 170 270 9216 2.94582 0.776192 2.5121 24.9777 31.3937 31.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 0.000256 2048 220 9270 54144 9.65152 7.0679 1160.85 210.474 1388.15 1388.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000512 1024 240 435 26784 2.38467 1.66093 30.1814 84.0809 118.408 118.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.001024 1024 130 390 17352 0.69568 7.3176 26.336 34.3932 34.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 3.2e-05 1024 190 465 541440 54.9058 26.9456 557.471 838.227 1477.74 1477.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.001024 2048 650 1905 12320 1.65731 67.9284 52.3996 122.04 122.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 0.000128 4096 110 1875 128960 23.1035 28.3865 1533.79 837.879 2423.23 2423.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 3.2e-05 1024 540 1920 440320 73.4618 26.9271 1238.14 837.645 2176.4 2176.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.000128 2048 530 1035 122880 23.2848 14.379 375.983 419.178 832.956 833.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 0.000512 4096 210 1425 22480 6.60653 133.993 209.209 349.854 349.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.000512 512 170 270 10240 3.01994 0.815488 2.69283 25.9744 32.6917 32.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 0.000256 2048 220 9270 53760 9.57165 7.05475 1126.21 208.839 1351.78 1351.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000512 1024 240 435 26560 2.37264 1.64778 29.2539 82.782 116.157 116.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.001024 1024 130 390 17280 0.692608 7.11066 26.2284 34.0749 34.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 3.2e-05 1024 190 465 542720 54.5961 26.9148 545.382 837.808 1464.9 1465.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.001024 2048 650 1905 12288 1.6559 71.6933 52.3758 125.779 125.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 0.000128 4096 110 1875 129024 23.0264 28.3444 1635.05 837.939 2524.43 2524.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 3.2e-05 1024 540 1920 436224 73.1163 26.7301 1307.86 832.476 2240.4 2240.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.000128 2048 530 1035 122112 23.2658 14.3522 397.828 418.878 854.457 854.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 0.000512 4096 210 1425 22464 6.6056 143.059 209.288 358.995 359.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.000512 512 170 270 9216 2.93715 0.775936 2.58941 25.5522 32.039 32.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 0.000256 2048 220 9270 53760 9.59389 7.05296 1199.19 209.469 1425.41 1425.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000512 1024 240 435 26496 2.37302 1.65946 31.2337 82.5939 117.959 118.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.001024 1024 130 390 17280 0.696096 7.57555 26.2551 34.57 34.6276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 3.2e-05 1024 190 465 540672 54.6352 27.0041 580.184 836.765 1498.78 1498.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.001024 2048 650 1905 12300 1.65411 73.0296 52.4171 127.156 127.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 0.000128 4096 110 1875 128800 23.2249 28.4208 1620.07 837.471 2509.27 2509.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 3.2e-05 1024 540 1920 435200 73.6223 26.8186 1292.14 832.831 2225.64 2225.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.000128 2048 530 1035 122400 23.4193 14.4121 395.032 419.575 852.575 852.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 0.000512 4096 210 1425 22500 6.6089 142.495 209.506 358.654 358.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.000512 512 170 270 9600 3.06598 0.818912 2.70595 26.5804 33.3577 33.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 0.000256 2048 220 9270 54000 9.6504 7.06998 1189.92 209.615 1416.36 1416.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000512 1024 240 435 26800 2.38506 1.66093 31.2988 83.8733 119.321 119.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.001024 1024 130 390 17300 0.694272 7.58525 26.2833 34.6061 34.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 3.2e-05 1024 190 465 540800 54.9524 26.9496 576.715 837.206 1496.02 1496.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.001024 2048 650 1905 12320 1.65792 72.0185 52.5308 126.26 126.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 0.000128 4096 110 1875 129024 23.0973 28.3998 1636.92 838.659 2527.15 2527.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 3.2e-05 1024 540 1920 437248 73.7655 26.8959 1308.91 837.086 2246.87 2247.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.000128 2048 530 1035 121856 23.3328 14.3804 397.12 418.939 853.906 854.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 0.000512 4096 210 1425 22512 6.62118 143.88 209.747 360.291 360.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.000512 512 170 270 7168 2.97286 0.745248 2.08566 24.9421 30.9204 31.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 0.000256 2048 220 9270 53760 9.61078 7.0385 1196.61 209.785 1423.15 1423.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000512 1024 240 435 26432 2.36451 1.64486 31.1444 82.6864 117.939 118.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.001024 1024 130 390 17248 0.691584 7.5752 26.2466 34.5529 34.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 3.2e-05 1024 190 465 541184 54.6021 26.8934 580.554 837.211 1499.45 1499.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.001024 2048 650 1905 12240 1.65648 71.3809 52.3459 125.434 125.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 0.000128 4096 110 1875 128880 23.1284 28.3809 1610.25 838.199 2500.04 2500.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 3.2e-05 1024 540 1920 437760 73.5651 26.8715 1287.52 835.337 2223.51 2223.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.000128 2048 530 1035 121920 23.3176 14.3811 389.598 417.994 845.421 845.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 0.000512 4096 210 1425 22440 6.61402 141.042 209.455 357.155 357.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.000512 512 170 270 7680 3.16371 0.8192 2.24294 26.0418 32.4467 32.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 0.000256 2048 220 9270 53760 9.61946 7.03898 1176.44 209.19 1402.39 1402.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000512 1024 240 435 26880 2.38931 1.66195 31.2072 84.0929 119.448 119.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.001024 1024 130 390 17280 0.697472 7.53088 26.3062 34.5778 34.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 3.2e-05 1024 190 465 537600 54.9222 26.8718 565.905 835.389 1483.28 1483.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.001024 2048 650 1905 12288 1.66112 68.1277 52.4534 122.295 122.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 0.000128 4096 110 1875 128768 23.0625 28.3309 1544.82 836.955 2433.25 2433.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 3.2e-05 1024 540 1920 434176 74.0341 26.831 1222.91 835.124 2159.11 2159.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.000128 2048 530 1035 121856 23.2657 14.3768 373.16 418.023 828.953 829.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 0.000512 4096 210 1425 22400 6.61034 134.707 209.081 350.443 350.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.000512 512 170 270 8192 3.00438 0.778048 2.28198 26.5517 32.7937 32.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 0.000256 2048 220 9270 53760 9.59242 7.0241 1123.92 209.186 1349.83 1349.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000512 1024 240 435 26624 2.3873 1.67328 29.6024 85.1189 118.882 118.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.001024 1024 130 390 17280 0.697664 7.17414 26.2923 34.2074 34.2638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 3.2e-05 1024 190 465 540672 54.434 26.8194 545.233 835.224 1461.9 1462.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.001024 2048 650 1905 12096 1.65018 73.1598 52.1117 126.977 127.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 0.000128 4096 110 1875 128640 23.0502 28.3443 1789.23 837.438 2678.14 2678.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 3.2e-05 1024 540 1920 430080 72.7044 26.5331 1415.09 824.426 2338.98 2339.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.000128 2048 530 1035 121344 23.2328 14.3454 435.245 417.423 890.38 890.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 0.000512 4096 210 1425 22272 6.57811 156.419 208.768 371.808 371.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.000512 512 170 270 6144 3.11456 0.780288 2.15984 25.5448 31.7819 31.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 0.000256 2048 220 9270 52992 9.58477 6.9968 1293.8 208.708 1519.2 1519.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000512 1024 240 435 26112 2.3655 1.64285 33.9147 81.9809 120.004 120.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.001024 1024 130 390 17088 0.69056 8.39814 26.1214 35.252 35.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 3.2e-05 1024 190 465 534528 54.8628 26.728 631.338 832.667 1545.79 1545.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.001024 2048 650 1905 12200 1.65626 77.8486 52.4088 131.966 132.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 0.000128 4096 110 1875 128800 23.1506 28.3895 1804.73 837.865 2694.22 2694.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 3.2e-05 1024 540 1920 422400 74.1669 26.4993 1398.34 824.246 2323.48 2323.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.000128 2048 530 1035 121600 23.3458 14.3846 437.202 417.048 892.113 892.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 0.000512 4096 210 1425 22400 6.61165 158.286 210.381 375.322 375.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.000512 512 170 270 6400 3.2367 0.822016 2.26163 26.6411 33.1446 33.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 0.000256 2048 220 9270 53600 9.59862 7.02442 1328.93 208.784 1554.43 1554.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000512 1024 240 435 26400 2.36896 1.64045 34.5122 84.1232 122.745 122.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.001024 1024 130 390 17200 0.69648 8.29667 26.281 35.3171 35.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 3.2e-05 1024 190 465 537600 54.5868 26.8043 635.815 832.902 1550.3 1550.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.001024 2048 650 1905 12032 1.65149 70.6732 52.1458 124.523 124.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 0.000128 4096 110 1875 128512 23.0678 28.3254 1644.55 836.917 2532.94 2533.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 3.2e-05 1024 540 1920 425984 75.2982 26.8212 1278.49 836.01 2216.84 2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.000128 2048 530 1035 120832 23.4296 14.3995 396.957 418.674 853.588 853.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 0.000512 4096 210 1425 22272 6.60598 142.879 209.246 358.774 358.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 500 0.000512 512 170 270 0 0.65968 0.004256 23.7988 24.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 0.000256 2048 220 9270 53248 9.62077 7.69501 1185.72 233.49 1436.71 1412.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000512 1024 240 435 25600 2.34579 1.61648 30.2836 82.7316 117.083 117.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.001024 1024 130 390 17152 0.692224 7.64163 26.3146 34.6898 34.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 3.2e-05 1024 190 465 540672 54.4011 26.8173 582.226 836.96 1500.6 1500.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 0.001024 2048 650 1920 12352 1.66259 54.3569 52.5216 108.593 108.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 0.000128 4096 110 1880 129024 23.1222 28.3386 2070.94 837.946 2960.43 2960.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 3.2e-05 1024 540 1920 438272 73.9098 26.8825 1010.51 837.895 1949.42 1949.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.000128 2048 530 1040 122880 23.3234 14.3493 513.777 419.15 970.735 970.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 670 0.000512 4096 210 1420 22624 6.61158 217.325 209.499 433.481 433.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 0.000512 512 170 280 9216 3.13734 0.835424 3.1704 28.7763 36.098 36.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 0.000256 2048 220 9260 54144 9.58848 7.0344 913.134 209.714 1139.58 1139.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 840 0.000512 1024 240 440 26368 2.3839 1.66275 32.3369 85.6288 122.116 122.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.001024 1024 130 400 17312 0.717024 5.82672 26.2881 32.8762 32.9216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 3.2e-05 1024 190 460 544768 54.5479 26.8806 702.78 838.01 1622.42 1622.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.001024 2048 650 1920 12320 1.6593 60.7292 52.4962 114.936 114.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 0.000128 4096 110 1880 129040 23.1936 28.3977 1415.93 838.578 2306.19 2306.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 3.2e-05 1024 540 1920 437760 74.0378 26.9455 1136.58 838.477 2076.26 2076.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.000128 2048 530 1040 122880 23.3601 14.4133 346.313 419.513 803.733 803.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 670 0.000512 4096 210 1420 22640 6.62733 244.645 210.77 462.087 462.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 0.000512 512 170 280 8960 3.09827 0.821024 2.2441 27.4434 33.7864 33.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 0.000256 2048 220 9260 54080 9.64874 7.05594 1030.51 209.814 1257.14 1257.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000512 1024 240 440 26400 2.39002 1.66298 36.5953 83.2597 124.01 124.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.001024 1024 130 400 17320 0.698144 6.5687 26.327 33.6362 33.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 3.2e-05 1024 190 460 544000 54.5826 26.9463 498.594 838.673 1418.99 1419.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.001024 2048 650 1920 12336 1.66525 57.899 52.5537 112.171 112.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 0.000128 4096 110 1880 129024 23.1383 28.3913 1315.04 838.709 2205.36 2205.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 3.2e-05 1024 540 1920 436224 74.0144 26.8964 1052.79 837.04 1990.97 1991.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.000128 2048 530 1040 122496 23.2686 14.4352 321.078 418.686 777.603 777.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 670 0.000512 4096 210 1420 22608 6.61306 217.377 209.622 433.659 433.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.000512 512 170 280 9216 3.07094 0.818336 2.19136 26.6356 32.8969 33.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 0.000256 2048 220 9260 53952 9.62301 7.03462 956.778 209.472 1183.01 1183.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000512 1024 240 440 26496 2.39222 1.66614 24.7676 83.8482 112.774 112.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.001024 1024 130 400 17280 0.696256 6.11632 26.281 33.1355 33.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 3.2e-05 1024 190 460 543744 54.4888 26.8979 464.692 837.117 1383.39 1383.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.001024 2048 650 1920 12320 1.65888 58.6472 52.5463 112.902 112.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 0.000128 4096 110 1880 128912 23.185 28.394 1341.27 838.589 2231.51 2231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 3.2e-05 1024 540 1920 437248 73.9442 26.9281 1062.56 837.234 2000.88 2001.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.000128 2048 530 1040 122304 23.3623 14.3808 327.854 418.788 784.521 784.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 0.000512 4096 210 1420 22624 6.62733 117.965 209.797 334.431 334.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.000512 512 170 280 7168 3.11229 0.79152 1.8128 27.469 33.3673 33.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 0.000256 2048 220 9260 53984 9.64838 7.03978 968.593 209.539 1194.93 1195.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000512 1024 240 440 26432 2.39446 1.67034 25.3074 84.4588 113.931 114.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.001024 1024 130 400 17304 0.694368 6.26637 26.3267 33.331 33.3803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 3.2e-05 1024 190 460 542976 54.6435 26.9263 472.468 837.93 1392.15 1392.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.001024 2048 650 1920 12288 1.66195 58.1393 52.4831 112.337 112.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 0.000128 4096 110 1880 129024 23.1022 28.352 1357.43 838.784 2247.75 2247.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 3.2e-05 1024 540 1920 434176 74.1303 26.8211 1031.37 835.843 1968.4 1968.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.000128 2048 530 1040 122880 23.2699 14.3606 331.95 419.802 789.517 789.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 0.000512 4096 210 1420 22592 6.61293 118.83 209.662 335.15 335.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.000512 512 170 280 8192 3.16816 0.829632 2.03974 28.2962 34.5196 34.6623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 0.000256 2048 220 9260 53760 9.5945 7.09917 926.278 209.214 1152.29 1152.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000512 1024 240 440 26368 2.38608 1.66986 24.6886 83.5021 112.345 112.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.001024 1024 130 400 17280 0.69632 6.32541 26.3038 33.3676 33.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 3.2e-05 1024 190 460 544768 54.3684 26.8861 473.536 838.675 1393.66 1393.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.001024 2048 650 1920 12312 1.66502 73.3164 52.5648 127.601 127.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 0.000128 4096 110 1880 128880 23.1118 28.3872 1649.95 838.487 2540.02 2540.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 3.2e-05 1024 540 1920 433152 74.1546 26.867 1308.65 835.255 2245.15 2245.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.000128 2048 530 1040 122688 23.3247 14.4343 405.6 419.418 862.922 863.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 0.000512 4096 210 1420 22608 6.62816 144.953 209.794 361.421 361.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.000512 512 170 280 6912 3.07395 0.77504 2.10557 25.6373 31.7773 31.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 0.000256 2048 220 9260 54144 9.63805 7.12272 1211.79 209.844 1438.51 1438.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000512 1024 240 440 26208 2.39411 1.66115 31.4131 82.7346 118.304 118.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.001024 1024 130 400 17280 0.695968 7.87434 26.311 34.9231 34.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 3.2e-05 1024 190 460 543744 54.5156 26.9475 585.281 838.442 1505.38 1505.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.001024 2048 650 1920 12240 1.66698 51.9029 52.5709 106.193 106.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 0.000128 4096 110 1880 128736 23.0851 28.3749 1147.02 838.898 2037.46 2037.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 3.2e-05 1024 540 1920 423936 74.4123 26.5766 891.453 829.085 1821.75 1821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.000128 2048 530 1040 122112 23.2126 14.3755 281.585 417.991 737.297 737.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 670 0.000512 4096 210 1420 22464 6.61613 257.343 210.547 474.549 474.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.000512 512 170 280 4608 3.18906 0.776192 1.26909 26.2326 31.6485 31.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 0.000256 2048 220 9260 53568 9.59091 7.02198 833.211 209.267 1059.2 1059.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000512 1024 240 440 25920 2.37734 1.64122 21.8196 83.3372 109.276 109.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.001024 1024 130 400 17136 0.693856 5.48064 26.216 32.4335 32.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 3.2e-05 1024 190 460 539136 54.526 26.837 404.317 835.384 1321.25 1321.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.001024 2048 650 1920 12240 1.66138 72.8725 52.3437 126.932 126.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 0.000128 4096 110 1880 128960 23.099 28.3895 1596.62 838.073 2486.27 2486.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 3.2e-05 1024 540 1920 435200 74.3334 27.0684 1270.28 837.904 2209.81 2209.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.000128 2048 530 1040 122880 23.2928 14.4056 392.279 419.243 849.364 849.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 0.000512 4096 210 1420 22560 6.6169 138.899 209.385 354.949 354.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.000512 512 170 280 7680 3.15709 0.81728 2.24874 26.5628 32.9724 33.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 0.000256 2048 220 9260 53760 9.56682 7.01027 1171.67 208.885 1397.24 1397.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000512 1024 240 440 26240 2.37661 1.64659 30.2372 83.3407 117.701 117.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.001024 1024 130 400 17280 0.696064 7.56496 26.2984 34.6013 34.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 3.2e-05 1024 190 460 542720 54.5579 26.9267 564.671 837.943 1484.29 1484.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.001024 2048 650 1920 12160 1.65738 50.2767 52.3436 104.331 104.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 0.000128 4096 110 1880 128640 23.0268 28.3282 1108.25 836.702 1996.39 1996.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 3.2e-05 1024 540 1920 430080 74.895 26.882 875.214 837.827 1815.04 1815.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.000128 2048 530 1040 121600 23.1119 14.3319 270.853 415.869 724.296 724.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 0.000512 4096 210 1420 22400 6.59654 96.3371 208.927 311.904 311.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.000512 512 170 280 5120 3.07395 0.74912 1.36896 24.7689 30.1443 30.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 0.000256 2048 220 9260 53120 9.55555 7.09603 802.225 208.224 1027.21 1027.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000512 1024 240 440 25600 2.37363 1.64234 20.9695 82.9176 108.001 108.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.001024 1024 130 400 17120 0.692864 5.34323 26.1844 32.2647 32.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 3.2e-05 1024 190 460 542720 54.4081 26.8902 392.764 837.937 1312.19 1312.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.001024 2048 650 1920 12288 1.66442 67.4977 52.5545 121.768 121.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 0.000128 4096 110 1880 128832 23.0317 28.3264 1499.8 838.463 2389.7 2389.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 3.2e-05 1024 540 1920 430080 74.034 26.7247 1179.11 833.028 2113.11 2113.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.000128 2048 530 1040 122112 23.2532 14.422 364.213 418.982 820.999 821.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 0.000512 4096 210 1420 22560 6.61482 130.252 209.623 346.532 346.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.000512 512 170 280 6144 3.10291 0.774912 1.84672 25.5763 31.4793 31.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 0.000256 2048 220 9260 53760 9.60102 7.04317 1099.1 209.605 1325.45 1325.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000512 1024 240 440 26112 2.38336 1.6625 28.2702 83.8658 116.279 116.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.001024 1024 130 400 17184 0.692224 7.04435 26.2081 33.9863 34.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 3.2e-05 1024 190 460 543744 54.2656 26.8561 529.208 837.41 1447.92 1448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.001024 2048 650 1920 12096 1.66298 47.2637 52.2547 101.234 101.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 0.000128 4096 110 1880 128640 23.0481 28.326 1067.14 837.307 1955.91 1955.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 3.2e-05 1024 540 1920 417792 74.7527 26.4348 817.4 824.209 1743.02 1743.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.000128 2048 530 1040 121344 23.215 14.3633 259.717 416.679 714.109 714.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 0.000512 4096 210 1420 22464 6.61952 92.9812 209.455 309.102 309.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.000512 512 170 280 6144 3.1145 0.778336 1.52051 25.4845 31.078 31.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 0.000256 2048 220 9260 52992 9.58938 7.00211 772.107 208.67 997.474 997.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000512 1024 240 440 25344 2.38182 1.64221 19.9437 81.9343 106.004 106.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.001024 1024 130 400 17088 0.694272 5.14662 26.198 32.0816 32.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 3.2e-05 1024 190 460 540672 54.0886 26.7274 375.558 832.558 1289.13 1289.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.001024 2048 650 1920 12200 1.65667 68.6972 52.2933 122.7 122.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 0.000128 4096 110 1880 128800 23.2264 28.4226 1560.6 837.334 2449.67 2449.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 3.2e-05 1024 540 1920 435200 73.6203 26.8196 1241.4 832.7 2174.76 2174.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.000128 2048 530 1040 122400 23.4124 14.3885 383.364 418.902 840.202 840.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 0.000512 4096 210 1420 22500 6.61418 136.277 209.391 352.325 352.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.000512 512 170 280 9600 3.0696 0.81968 2.74829 27.646 34.4665 34.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 0.000256 2048 220 9260 54000 9.65914 7.04928 1142.9 209.595 1369.32 1369.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000512 1024 240 440 26000 2.39878 1.65683 29.5723 82.7144 116.439 116.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.001024 1024 130 400 17200 0.693632 7.4265 26.2188 34.3803 34.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 3.2e-05 1024 190 460 544000 54.5092 27.0174 554.401 837.102 1473.21 1473.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.001024 2048 650 1920 12000 1.64653 48.1409 52.07 101.912 101.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 0.000128 4096 110 1880 128800 23.1483 28.3879 1095.82 838.683 1986.12 1986.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 3.2e-05 1024 540 1920 422400 74.1208 26.5002 846.492 825.061 1772.39 1772.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.000128 2048 530 1040 121600 23.3293 14.3767 267.365 417.284 722.486 722.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 0.000512 4096 210 1420 22400 6.61094 95.3731 209.366 311.393 311.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.000512 512 170 280 6400 3.23722 0.820896 1.63808 27.5819 33.4625 33.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 0.000256 2048 220 9260 53600 9.60739 7.09187 793.213 208.985 1019 1019.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000512 1024 240 440 25600 2.38099 1.64045 20.6866 82.178 106.985 107.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.001024 1024 130 400 17000 0.692224 5.17274 26.112 32.0184 32.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 3.2e-05 1024 190 460 537600 54.586 26.8007 384.962 833.815 1300.35 1300.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.001024 2048 650 1920 12208 1.65888 85.6044 52.3935 139.707 139.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 0.000128 4096 110 1880 128800 23.0847 28.385 1985.44 838.851 2875.84 2875.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 3.2e-05 1024 540 1920 437248 73.7273 26.8987 1581.69 837.288 2519.82 2519.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.000128 2048 530 1040 121856 23.3263 14.4274 484.678 419.096 941.661 941.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 0.000512 4096 210 1420 22512 6.61504 173.287 209.488 389.434 389.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.000512 512 170 280 3584 3.15802 0.746016 1.50291 25.9576 31.5477 31.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 0.000256 2048 220 9260 53760 9.61229 7.04083 1440.3 209.691 1666.76 1666.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000512 1024 240 440 25984 2.36902 1.64454 37.5305 83.3269 124.973 125.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.001024 1024 130 400 17248 0.698528 9.51101 26.3245 36.5761 36.6331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 3.2e-05 1024 190 460 541184 54.5964 26.8983 700.724 837.34 1619.75 1619.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.001024 2048 650 1920 12096 1.66272 54.9765 52.3454 109.039 109.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 0.000128 4096 110 1880 128576 23.0011 28.3215 1298.6 837.499 2187.5 2187.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 3.2e-05 1024 540 1920 430080 73.0268 26.5298 1015.22 827.053 1942.05 1942.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.000128 2048 530 1040 121856 23.3068 14.4626 315.667 418.842 772.411 772.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 0.000512 4096 210 1420 22400 6.61862 112.656 209.298 328.622 328.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 500 0.000512 512 170 280 0 0.748256 0.005856 24.3017 25.1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 0.000256 2048 220 9260 52864 9.5127 7.70138 926.35 231.693 1175.44 1150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000512 1024 240 440 25984 2.38003 1.64864 24.451 81.7606 110.344 110.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.001024 1024 130 400 17024 0.693984 6.22592 26.1476 33.1105 33.1694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 3.2e-05 1024 190 460 537600 55.0498 26.8659 452.72 836.754 1371.59 1371.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.001024 2048 650 1920 12240 1.65856 83.5379 52.4954 137.743 137.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 0.000128 4096 110 1880 128880 23.1266 28.3809 1906.07 838.135 2795.79 2795.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 3.2e-05 1024 540 1920 430080 74.666 26.8726 1491.65 835.136 2428.53 2428.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.000128 2048 530 1040 121920 23.3083 14.4061 463.679 418.052 919.578 919.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 0.000512 4096 210 1420 22560 6.62528 167.329 209.77 383.769 383.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.000512 512 170 280 7680 3.16205 0.817824 2.74384 26.6543 33.5556 33.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 0.000256 2048 220 9260 53760 9.60752 7.0241 1381.66 209.178 1607.57 1607.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000512 1024 240 440 26400 2.39405 1.6689 36.561 83.6837 124.405 124.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.001024 1024 130 400 17160 0.69424 9.0736 26.2108 36.0224 36.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 3.2e-05 1024 190 460 541440 54.4995 26.8751 671.379 835.306 1588.25 1588.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.001024 2048 650 1920 12000 1.6537 55.294 52.1668 109.171 109.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 0.000128 4096 110 1880 128640 23.0779 28.3897 1290.14 838.658 2180.34 2180.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 3.2e-05 1024 540 1920 414720 75.2563 26.4777 972.603 824.875 1899.43 1899.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.000128 2048 530 1040 120960 23.3799 14.3893 313.206 418.141 769.25 769.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 0.000512 4096 210 1420 22320 6.59702 111.933 209.093 327.67 327.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.000512 512 170 280 7680 3.16906 0.821248 2.12771 26.1104 32.4062 32.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 0.000256 2048 220 9260 53760 9.59222 7.05552 934.456 209.461 1160.67 1160.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000512 1024 240 440 25920 2.37165 1.64448 24.5361 82.2228 110.875 110.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.001024 1024 130 400 17040 0.693376 6.22384 26.2076 33.1692 33.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 3.2e-05 1024 190 460 537600 54.8404 26.8452 450.664 835.433 1367.97 1368.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.001024 2048 650 1920 12160 1.65773 80.8607 52.2566 134.83 134.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 0.000128 4096 110 1880 128768 23.0604 28.3346 1849.4 837.168 2738.05 2738.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 3.2e-05 1024 540 1920 434176 73.9317 26.8288 1455.5 835.167 2391.65 2391.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.000128 2048 530 1040 121856 23.2546 14.3578 450.396 417.958 906.099 906.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 0.000512 4096 210 1420 22528 6.61555 162.559 209.465 378.683 378.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.000512 512 170 280 4096 3.23219 0.776128 1.636 25.5695 31.3945 31.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 0.000256 2048 220 9260 53760 9.5967 7.02269 1344.47 210.172 1571.36 1571.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000512 1024 240 440 26112 2.39584 1.67229 35.1632 82.6876 122.016 122.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.001024 1024 130 400 17152 0.69392 8.79379 26.1913 35.721 35.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 3.2e-05 1024 190 460 540672 54.4314 26.839 652.051 835.229 1568.74 1568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.001024 2048 650 1920 12032 1.65955 54.4742 52.3029 108.487 108.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 0.000128 4096 110 1880 128512 23.0662 28.3207 1247.03 837.009 2135.5 2135.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 3.2e-05 1024 540 1920 425984 75.2612 26.9584 960.976 836.029 1899.44 1899.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.000128 2048 530 1040 120832 23.4022 14.4446 301.602 418.584 758.159 758.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 0.000512 4096 210 1420 22272 6.58944 108.281 208.955 323.869 323.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 500 0.000512 512 170 280 0 0.65536 0.005696 23.7234 24.4645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 0.000256 2048 220 9260 53248 9.62422 7.69002 890.468 233.435 1141.4 1117.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000512 1024 240 440 24576 2.36611 1.61894 22.4502 82.8459 109.383 109.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.001024 1024 130 400 16896 0.690176 5.93146 26.0419 32.707 32.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 3.2e-05 1024 190 460 540672 54.425 26.8411 436.355 836.109 1353.92 1354.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.001024 2048 650 1920 12096 1.66019 70.6805 52.3073 124.7 124.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 0.000128 4096 110 1880 128640 23.042 28.3361 1624.3 838.125 2513.89 2513.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 3.2e-05 1024 540 1920 417792 74.82 26.4373 1230.07 825.056 2156.61 2156.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.000128 2048 530 1040 121344 23.2282 14.3442 391.185 417.254 846.141 846.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 0.000512 4096 210 1420 22464 6.61798 140.859 209.664 357.187 357.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.000512 512 170 280 6144 3.11254 0.776736 2.13091 26.556 32.7565 32.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 0.000256 2048 220 9260 52992 9.5929 7.00432 1166.87 208.88 1392.45 1392.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000512 1024 240 440 25344 2.38048 1.64656 29.8338 81.9794 115.943 116.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.001024 1024 130 400 17088 0.692224 7.70608 26.2196 34.6602 34.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 3.2e-05 1024 190 460 540672 54.0742 26.8357 565.537 834.899 1481.54 1481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.001024 2048 650 1920 11904 1.66198 47.3877 52.2983 101.4 101.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 0.000128 4096 110 1880 127488 23.053 28.3156 1120.51 834.844 2006.8 2006.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 3.2e-05 1024 540 1920 417792 74.7639 26.442 865.845 825.09 1792.36 1792.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.000128 2048 530 1040 119808 23.1015 14.2853 273.198 413.386 724.1 724.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 0.000512 4096 210 1420 22272 6.61466 97.952 209.62 314.231 314.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 500 0.000512 512 170 280 0 0.786432 0.004736 25.5633 26.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 0.000256 2048 220 9260 52224 9.5297 7.75264 803.443 232.847 1053.75 1027.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000512 1024 240 440 24576 2.40547 1.65139 20.4844 82.995 107.641 107.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.001024 1024 130 400 16896 0.694272 5.224 26.2105 32.1702 32.2284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 3.2e-05 1024 190 460 528384 54.3869 26.4826 390.228 825.21 1296.5 1296.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.001024 2048 650 1920 12000 1.64269 74.3221 52.0335 128.055 128.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 0.000128 4096 110 1880 128800 23.1439 28.3949 1670.73 837.993 2560.34 2560.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 3.2e-05 1024 540 1920 422400 74.1475 26.5277 1295.27 824.604 2220.77 2220.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.000128 2048 530 1040 121600 23.3 14.4384 407.204 417.055 862.128 862.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 0.000512 4096 210 1420 22400 6.61792 145.258 209.202 361.122 361.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.000512 512 170 280 6400 3.24237 0.8208 2.32614 26.6876 33.2601 33.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 0.000256 2048 220 9260 53600 9.59491 7.01872 1229.48 208.813 1455.01 1455.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000512 1024 240 440 25600 2.38822 1.64454 31.5202 82.0381 117.693 117.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.001024 1024 130 400 17000 0.690176 7.7975 26.0899 34.6201 34.6784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 3.2e-05 1024 190 460 537600 54.5657 26.8468 586.466 833.161 1501.23 1501.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.001024 2048 650 1920 11600 1.63578 51.5974 51.5249 104.81 104.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 0.000128 4096 110 1880 128000 23.0542 28.3524 1185.52 835.283 2072.29 2072.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 3.2e-05 1024 540 1920 409600 76.0274 26.4713 909.258 825.136 1837.11 1837.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.000128 2048 530 1040 118400 23.2652 14.461 282.468 413.438 733.762 733.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 0.000512 4096 210 1420 22000 6.55155 101.184 208.253 316.031 316.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 0.001024 2048 650 1920 12352 1.66662 54.7963 52.5633 109.08 109.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 0.000128 4096 110 1872 129024 23.1154 28.3486 2000.18 838.613 2890.34 2890.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 3.2e-05 1024 540 1920 436224 74.1939 26.882 992.863 838.551 1932.72 1932.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.000128 2048 530 1032 122368 23.3432 14.3458 493.881 419.417 951.133 951.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 670 0.000512 4096 210 1416 22688 6.63085 214.958 209.758 431.393 431.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 0.000512 512 170 288 8192 3.1648 0.831488 2.72906 28.3539 35.2585 35.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 0.000256 2048 220 9264 53888 9.62371 7.1055 899.402 209.818 1126.06 1126.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 840 0.000512 1024 240 432 26880 2.37565 1.66285 32.2867 85.2232 121.653 121.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.001024 1024 130 408 17280 0.713856 5.88173 28.0264 34.6652 34.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 3.2e-05 1024 190 456 544768 54.5563 26.886 644.68 838.647 1564.97 1565.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.001024 2048 650 1920 12320 1.65888 57.6415 52.4952 111.848 111.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 0.000128 4096 110 1872 129040 23.1687 28.3894 1312.19 838.59 2202.41 2202.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 3.2e-05 1024 540 1920 435200 74.5584 27.0519 1046.32 838.496 1986.65 1986.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.000128 2048 530 1032 122240 23.4351 14.4056 318.855 419.468 776.298 776.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 670 0.000512 4096 210 1416 22680 6.63165 214.194 209.798 430.668 430.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 0.000512 512 170 288 7680 3.16234 0.817152 1.88547 28.3649 34.4127 34.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 0.000256 2048 220 9264 53920 9.67722 7.07174 954.954 209.822 1181.63 1181.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000512 1024 240 432 26720 2.3841 1.66298 33.3264 84.492 121.965 122.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.001024 1024 130 408 17280 0.702304 6.29238 26.3269 33.3625 33.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 3.2e-05 1024 190 456 544000 54.6784 26.9517 460.444 838.584 1380.85 1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.001024 2048 650 1920 12336 1.6657 56.918 52.5587 111.198 111.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 0.000128 4096 110 1872 129024 23.1131 28.3812 1290.32 838.773 2180.66 2180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 3.2e-05 1024 540 1920 433152 74.497 26.8944 1028.44 837.111 1967.16 1967.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.000128 2048 530 1032 122112 23.2911 14.4154 313.63 418.774 770.246 770.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 670 0.000512 4096 210 1416 22656 6.61725 226.784 209.65 443.094 443.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.000512 512 170 288 7680 3.15542 0.831136 1.8921 26.2641 32.3236 32.4587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 0.000256 2048 220 9264 53760 9.6209 7.07427 936.605 209.491 1162.9 1162.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000512 1024 240 432 26880 2.38314 1.66912 24.8438 83.6707 112.666 112.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.001024 1024 130 408 17280 0.695616 6.19136 26.3368 33.2659 33.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 3.2e-05 1024 190 456 543744 54.412 26.9043 454.572 837.271 1373.36 1373.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.001024 2048 650 1920 12288 1.66394 38.1887 52.5255 92.4293 92.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 0.000128 4096 110 1872 128832 23.0504 28.3403 829.963 837.976 1719.41 1719.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 3.2e-05 1024 540 1920 430080 74.0909 26.7296 671.361 832.467 1604.87 1605.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.000128 2048 530 1032 122112 23.2635 14.4792 202.814 418.565 659.257 659.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 670 0.000512 4096 210 1416 22560 6.61082 220.086 209.25 435.994 436.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 0.000512 512 170 288 6144 3.11104 0.778752 1.2232 26.5258 31.8199 31.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 0.000256 2048 220 9264 53760 9.59501 7.04838 604.48 209.477 830.704 830.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000512 1024 240 432 26496 2.37894 1.66243 27.9954 83.7102 115.845 115.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.001024 1024 130 408 17184 0.696928 4.04646 26.2558 31.0421 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 3.2e-05 1024 190 456 543744 54.2614 26.8568 294.383 836.583 1212.27 1212.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.001024 2048 650 1920 12320 1.6583 65.1059 52.7754 119.594 119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 0.000128 4096 110 1872 129024 23.1538 28.3886 1505.99 838.491 2396.1 2396.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 3.2e-05 1024 540 1920 433664 74.4653 26.9465 1179.36 837.131 2118.13 2118.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.000128 2048 530 1032 121856 23.3995 14.4036 364.872 418.94 821.752 821.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 0.000512 4096 210 1416 22624 6.61914 131.756 209.523 347.945 348.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.000512 512 170 288 5376 3.21856 0.792576 1.57098 26.0197 31.7825 31.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 0.000256 2048 220 9264 53760 9.63824 7.07174 1086.66 209.513 1312.98 1313.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000512 1024 240 432 26880 2.38963 1.66912 28.8792 83.0558 116.096 116.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.001024 1024 130 408 17248 0.69632 7.19462 26.3062 34.2404 34.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 3.2e-05 1024 190 456 542976 54.5334 26.9272 526.005 837.268 1444.93 1445.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.001024 2048 650 1920 12208 1.65706 42.4305 52.3822 96.5213 96.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 0.000128 4096 110 1872 129024 23.0847 28.3791 951.791 838.699 1842.02 1842.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 3.2e-05 1024 540 1920 430080 74.999 26.8984 757.036 837.097 1696.24 1696.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.000128 2048 530 1032 121856 23.3227 14.4056 231.361 418.843 688.061 688.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 670 0.000512 4096 210 1416 22512 6.60061 265.574 209.199 481.417 481.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.000512 512 170 288 3584 3.15386 0.744224 0.916032 25.3654 30.3674 30.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 0.000256 2048 220 9264 53760 9.6128 7.03363 684.991 209.64 911.377 911.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000512 1024 240 432 26432 2.36349 1.64454 18.3548 83.5025 105.963 106.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.001024 1024 130 408 17136 0.69392 4.62928 26.2262 31.5917 31.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 3.2e-05 1024 190 456 541184 54.6074 27.2546 333.728 837.954 1253.72 1253.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.001024 2048 650 1920 12288 1.66093 62.4292 52.4305 116.573 116.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 0.000128 4096 110 1872 129024 23.0707 28.3482 1451.38 838.021 2340.89 2340.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 3.2e-05 1024 540 1920 434176 74.0046 26.8207 1100.49 835.067 2036.6 2036.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.000128 2048 530 1032 122368 23.3173 14.3729 352.8 419.228 809.848 809.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 0.000512 4096 210 1416 22656 6.62224 128.134 209.621 344.42 344.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.000512 512 170 288 8192 3.1648 0.82944 2.19958 26.937 33.3135 33.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 0.000256 2048 220 9264 53504 9.7887 7.01645 991.265 209.76 1217.94 1218.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000512 1024 240 432 26880 2.37811 1.66794 27.2169 83.1346 114.497 114.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.001024 1024 130 408 17216 0.695744 7.02544 26.2491 34.0124 34.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 3.2e-05 1024 190 456 544768 54.3168 26.8804 506.939 838.015 1426.34 1426.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.001024 2048 650 1920 12160 1.65901 41.5805 52.2654 95.5558 95.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 0.000128 4096 110 1872 128768 23.0598 28.3304 963.519 837.124 1852.11 1852.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 3.2e-05 1024 540 1920 434176 73.9609 26.8389 721.313 835.277 1657.61 1657.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.000128 2048 530 1032 121856 23.2455 14.3743 234.429 417.965 690.143 690.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 670 0.000512 4096 210 1416 22528 6.61139 238.945 209.647 455.247 455.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.000512 512 170 288 4096 3.22698 0.772576 1.0257 26.0023 31.2101 31.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 0.000256 2048 220 9264 53248 9.60477 7.23558 632.621 209.222 858.781 858.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000512 1024 240 432 26624 2.38544 1.67088 17.8748 83.4754 105.506 105.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.001024 1024 130 408 17152 0.694304 4.70221 26.2528 31.6924 31.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 3.2e-05 1024 190 456 540672 54.3865 26.8246 333.964 835.273 1250.63 1250.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.001024 2048 650 1920 12312 1.66765 70.3107 52.5244 124.557 124.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 0.000128 4096 110 1872 128880 23.1241 28.3912 1584.02 837.819 2473.44 2473.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 3.2e-05 1024 540 1920 433152 74.166 26.8689 1254.81 834.843 2190.9 2191.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.000128 2048 530 1032 122112 23.3949 14.463 385.221 419.197 842.411 842.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 0.000512 4096 210 1416 22608 6.62054 138.098 209.381 354.142 354.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.000512 512 170 288 4608 3.19123 0.775968 1.5009 24.9576 30.6051 30.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 0.000256 2048 220 9264 53856 9.64963 7.06131 1160.25 209.672 1386.74 1386.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000512 1024 240 432 26784 2.38358 1.6655 30.6656 82.9651 117.78 117.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.001024 1024 130 408 17208 0.694752 7.63091 26.2539 34.6244 34.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 3.2e-05 1024 190 456 543744 54.5746 26.9455 558.5 837.771 1477.97 1478.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.001024 2048 650 1920 12240 1.66707 50.3908 52.5597 104.67 104.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 0.000128 4096 110 1872 128736 23.0871 28.3764 1104.76 838.798 1995.1 1995.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 3.2e-05 1024 540 1920 423936 74.4295 26.5773 857.5 828.996 1787.72 1787.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.000128 2048 530 1032 120960 23.3475 14.3785 266.911 417.945 722.71 722.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 0.000512 4096 210 1416 22464 6.59843 96.0962 209.138 311.876 311.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.000512 512 170 288 4608 3.19034 0.775392 1.23837 25.4688 30.8567 30.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 0.000256 2048 220 9264 53568 9.60186 7.02669 805.785 209.237 1031.75 1031.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000512 1024 240 432 26496 2.36784 1.64659 21.4192 83.3677 108.899 108.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.001024 1024 130 408 17136 0.696352 5.37414 26.272 32.3836 32.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 3.2e-05 1024 190 456 539136 54.5247 26.839 386.94 835.289 1303.79 1303.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.001024 2048 650 1920 12240 1.66096 67.5637 52.3899 121.669 121.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 0.000128 4096 110 1872 128960 23.1007 28.3735 1503.16 838.786 2393.5 2393.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 3.2e-05 1024 540 1920 435200 74.3339 26.9232 1198.21 838.639 2138.32 2138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.000128 2048 530 1032 122240 23.3509 14.3892 365.312 419.625 822.807 822.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 0.000512 4096 210 1416 22640 6.61968 131.897 209.741 348.301 348.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.000512 512 170 288 7680 3.15395 0.8192 2.18723 26.8015 33.1418 33.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 0.000256 2048 220 9264 53440 9.58349 7.01226 1100.96 209.068 1326.73 1326.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000512 1024 240 432 26560 2.36992 1.64896 28.7841 82.6473 115.547 115.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.001024 1024 130 408 17200 0.692224 7.24582 26.2703 34.2512 34.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 3.2e-05 1024 190 456 542720 54.5656 26.9365 529.244 838.654 1449.59 1449.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.001024 2048 650 1920 12160 1.66502 47.607 52.3397 101.667 101.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 0.000128 4096 110 1872 128640 23.0359 28.3342 1069.4 836.768 1957.62 1957.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 3.2e-05 1024 540 1920 430080 74.8989 26.8804 845.554 837.897 1785.44 1785.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.000128 2048 530 1032 120320 23.254 14.3277 257.926 415.902 711.546 711.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 0.000512 4096 210 1416 22560 6.62656 93.7894 209.616 310.074 310.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.000512 512 170 288 5120 3.07546 0.749312 1.32442 24.8119 30.1427 30.2848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 0.000256 2048 220 9264 53120 9.54304 6.99005 776.894 208.236 1001.77 1001.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000512 1024 240 432 26240 2.36048 1.64438 20.7035 82.8547 107.664 107.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.001024 1024 130 408 17120 0.693504 5.23674 26.2494 32.2208 32.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 3.2e-05 1024 190 456 542720 54.4211 26.8842 378.365 837.891 1297.75 1297.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.001024 2048 650 1920 12288 1.66899 82.8914 52.5242 137.138 137.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 0.000128 4096 110 1872 128832 23.0277 28.3297 1917.69 837.982 2807.11 2807.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 3.2e-05 1024 540 1920 430080 74.0302 26.72 1512.23 832.559 2445.76 2445.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.000128 2048 530 1032 122112 23.261 14.3484 470.263 418.633 926.639 926.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 0.000512 4096 210 1416 22560 6.61382 167.779 209.257 383.695 383.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.000512 512 170 288 6144 3.10486 0.77552 2.25699 26.606 32.9259 33.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 0.000256 2048 220 9264 53760 9.58458 7.03504 1398.01 209.492 1624.23 1624.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000512 1024 240 432 26496 2.37587 1.66163 37.0054 83.637 124.784 124.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.001024 1024 130 408 17184 0.693152 9.27334 26.2554 36.2647 36.3209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 3.2e-05 1024 190 456 543744 54.2571 26.8636 678.834 836.614 1596.76 1596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.001024 2048 650 1920 12096 1.66298 53.2083 52.2976 107.221 107.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 0.000128 4096 110 1872 128640 23.0442 28.3279 1233.18 837.924 2122.57 2122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 3.2e-05 1024 540 1920 417792 74.7709 26.44 940.556 824.831 1866.82 1866.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.000128 2048 530 1032 121344 23.2186 14.3518 297.279 416.99 751.976 752.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 0.000512 4096 210 1416 22464 6.61376 107.114 209.378 323.149 323.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.000512 512 170 288 6144 3.11626 0.780288 1.7111 25.5032 31.2851 31.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 0.000256 2048 220 9264 52992 9.59293 7.01648 887.028 208.822 1112.56 1112.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000512 1024 240 432 26112 2.36688 1.64454 23.6538 79.4881 107.251 107.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.001024 1024 130 408 17088 0.693664 6.00272 26.2706 33.0079 33.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 3.2e-05 1024 190 456 540672 54.0684 26.7362 432.184 833.067 1346.25 1346.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.001024 2048 650 1920 12200 1.65773 83.1078 52.3419 137.161 137.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 0.000128 4096 110 1872 128800 23.2063 28.417 1890.54 838.14 2780.38 2780.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 3.2e-05 1024 540 1920 428800 74.5221 26.8204 1479.26 833.501 2414.32 2414.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.000128 2048 530 1032 121600 23.5034 14.4245 458.438 419.773 916.27 916.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 0.000512 4096 210 1416 22600 6.61715 164.678 209.653 380.991 381.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.000512 512 170 288 6400 3.23405 0.820768 2.30544 26.4612 33.0058 33.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 0.000256 2048 220 9264 53600 9.67827 7.04608 1370.69 209.794 1597.31 1597.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000512 1024 240 432 26400 2.39405 1.65654 36.0692 83.7455 123.969 124.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.001024 1024 130 408 17200 0.694272 9.20166 26.3002 36.2381 36.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 3.2e-05 1024 190 456 544000 54.447 26.9621 667.69 837.94 1587.22 1587.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.001024 2048 650 1920 12000 1.65046 55.3041 52.0715 109.075 109.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 0.000128 4096 110 1872 128800 23.1508 28.3968 1282.81 838.691 2173.12 2173.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 3.2e-05 1024 540 1920 422400 74.1357 26.5093 986.491 825.053 1912.4 1912.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.000128 2048 530 1032 120000 23.4817 14.3941 307.816 417.294 763.112 763.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 0.000512 4096 210 1416 22400 6.59341 111.62 209.89 328.148 328.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.000512 512 170 288 6400 3.24304 0.8192 1.81002 26.5368 32.5945 32.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 0.000256 2048 220 9264 52800 9.62426 7.01699 915.56 208.981 1141.28 1141.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000512 1024 240 432 25600 2.38154 1.64227 24.1074 79.9531 108.183 108.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.001024 1024 130 408 17000 0.692224 6.30333 26.1669 33.2037 33.2605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 3.2e-05 1024 190 456 537600 54.5762 26.8006 446.159 833.783 1361.51 1361.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.001024 2048 650 1920 12208 1.65811 79.4722 52.3418 133.524 133.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 0.000128 4096 110 1872 129024 23.0788 28.3868 1855.94 838.093 2745.58 2745.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 3.2e-05 1024 540 1920 430080 74.9736 26.8944 1448.87 836.49 2387.45 2387.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.000128 2048 530 1032 121856 23.3166 14.4229 451.18 418.591 907.643 907.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 0.000512 4096 210 1416 22512 6.60422 162.595 209.043 378.285 378.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.000512 512 170 288 3584 3.15738 0.744864 1.47123 24.883 30.438 30.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 0.000256 2048 220 9264 53760 9.61706 7.06717 1355.52 209.554 1581.86 1581.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000512 1024 240 432 26432 2.36419 1.64422 35.6088 83.3107 123.027 123.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.001024 1024 130 408 17136 0.69344 9.0496 26.2038 35.9892 36.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 3.2e-05 1024 190 456 541184 54.6352 26.8982 653.571 836.561 1571.85 1572.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.001024 2048 650 1920 12096 1.66106 52.6623 52.3875 106.763 106.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 0.000128 4096 110 1872 128576 23.0131 28.3376 1221.54 838.183 2111.15 2111.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 3.2e-05 1024 540 1920 415744 75.4232 26.5175 930.313 827.719 1860.19 1860.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.000128 2048 530 1032 121856 23.3117 14.3557 298.323 419.184 755.302 755.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 0.000512 4096 210 1416 22400 6.60736 106.076 209.229 321.955 322.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 500 0.000512 512 170 288 0 0.751616 0.004768 24.7741 25.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 0.000256 2048 220 9264 52864 9.50771 7.71904 876.386 232.333 1126.13 1100.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000512 1024 240 432 25984 2.38003 1.65155 23.0196 82.9285 110.084 110.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.001024 1024 130 408 17024 0.694272 5.88355 26.2308 32.851 32.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 3.2e-05 1024 190 456 537600 55.0282 26.8698 427.536 837.438 1347.06 1347.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.001024 2048 650 1920 12240 1.65683 74.8645 52.4529 129.026 129.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 0.000128 4096 110 1872 128880 23.1221 28.3822 1792.88 837.445 2681.91 2681.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 3.2e-05 1024 540 1920 430080 74.6904 26.8739 1418.73 834.505 2355.02 2355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.000128 2048 530 1032 120960 23.437 14.3804 433.488 417.621 889.059 889.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 0.000512 4096 210 1416 22560 6.61354 156.061 209.344 372.063 372.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.000512 512 170 288 7680 3.16752 0.817952 2.64333 26.4515 33.2614 33.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 0.000256 2048 220 9264 53280 9.64026 7.02397 1294.12 208.991 1519.89 1519.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000512 1024 240 432 26400 2.39098 1.66304 34.4241 82.6309 121.21 121.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.001024 1024 130 408 17160 0.692416 8.69139 26.2529 35.6799 35.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 3.2e-05 1024 190 456 541440 54.4752 26.8684 635.081 834.533 1551.15 1551.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.001024 2048 650 1920 12000 1.65626 50.5983 52.1377 104.446 104.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 0.000128 4096 110 1872 128640 23.0871 28.3812 1156.36 838.212 2046.12 2046.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 3.2e-05 1024 540 1920 414720 75.2779 26.4847 882.217 824.422 1808.63 1808.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.000128 2048 530 1032 120960 23.392 14.3812 281.151 417.912 736.978 737.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 0.000512 4096 210 1416 22320 6.58637 100.121 208.742 315.494 315.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.000512 512 170 288 7680 3.17254 0.82256 1.9983 26.4596 32.6345 32.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 0.000256 2048 220 9264 52800 9.63158 7.11885 827.422 209.344 1053.63 1053.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000512 1024 240 432 25920 2.3752 1.64454 22.0995 82.1978 108.416 108.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.001024 1024 130 408 17040 0.694272 5.62285 26.2537 32.6122 32.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 3.2e-05 1024 190 456 537600 54.8575 26.8559 406.748 834.782 1323.44 1323.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.001024 2048 650 1920 12160 1.66298 72.5946 52.3019 126.613 126.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 0.000128 4096 110 1872 128768 23.0586 28.3525 1714.28 837.684 2603.46 2603.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 3.2e-05 1024 540 1920 434176 74.0204 26.8252 1368.21 835.856 2305.15 2305.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.000128 2048 530 1032 121856 23.2472 14.3667 417.959 418.398 874.107 874.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 0.000512 4096 210 1416 22528 6.6105 150.075 209.398 366.131 366.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.000512 512 170 288 4096 3.22765 0.780736 1.59078 25.5964 31.3765 31.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 0.000256 2048 220 9264 53248 9.61046 7.0167 1239.08 209.37 1465.19 1465.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000512 1024 240 432 26624 2.39126 1.67322 33.3884 82.7629 120.315 120.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.001024 1024 130 408 17152 0.69632 8.35603 26.2743 35.3704 35.4263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 3.2e-05 1024 190 456 540672 54.3984 26.8213 605.027 836.011 1522.46 1522.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.001024 2048 650 1920 12032 1.66298 50.2188 52.2952 104.229 104.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 0.000128 4096 110 1872 128512 23.0661 28.3295 1154.61 836.919 2043 2043.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 3.2e-05 1024 540 1920 425984 75.2315 26.8336 901.284 835.953 1839.51 1839.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.000128 2048 530 1032 120832 23.4144 14.399 279.539 418.553 736.038 736.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 0.000512 4096 210 1416 22272 6.58093 99.4652 208.692 314.782 314.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 500 0.000512 512 170 288 0 0.656288 0.004096 22.6683 23.4103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 0.000256 2048 220 9264 53248 9.61331 7.72435 831.835 232.357 1081.71 1058.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000512 1024 240 432 25600 2.34698 1.6127 21.7956 72.2637 98.1221 98.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.001024 1024 130 408 16896 0.690688 5.64838 26.0943 32.4756 32.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 3.2e-05 1024 190 456 540672 54.3947 26.8288 406.655 837.493 1325.56 1325.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 0.001024 2048 650 1925 12320 1.66675 60.8604 52.518 115.1 115.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 0.000128 4096 110 1875 129152 23.0837 28.3315 2297.5 838.406 3187.41 3187.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 3.2e-05 1024 540 1925 438272 73.7949 26.8777 1138.18 838.353 2077.44 2077.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.000128 2048 530 1025 123136 23.2435 14.3519 553.761 419.46 1010.95 1011.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 670 0.000512 4096 210 1425 22592 6.62387 238.984 209.747 455.402 455.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 0.000512 512 170 275 9216 3.11114 0.831616 3.26758 26.3197 33.7086 33.8557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 0.000256 2048 220 9275 54144 9.5983 7.04963 1026 209.768 1252.54 1252.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 840 0.000512 1024 240 450 26496 2.38307 1.66502 37.7108 83.2439 125.103 125.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.001024 1024 130 400 17312 0.722208 6.58723 26.2984 33.6507 33.7016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 3.2e-05 1024 190 475 544768 54.5231 26.8848 735.133 838.517 1655.26 1655.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.001024 2048 650 1925 12320 1.67181 55.5585 52.5042 109.786 109.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 0.000128 4096 110 1875 129120 23.188 28.3887 1260.84 837.857 2150.35 2150.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 3.2e-05 1024 540 1925 437760 74.0573 26.9476 1017.03 837.75 1956.01 1956.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.000128 2048 530 1025 122880 23.3709 14.3957 306.512 419.024 763.442 763.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 670 0.000512 4096 210 1425 22560 6.6089 207.698 209.465 423.819 423.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 0.000512 512 170 275 8960 3.09376 0.8192 2.07171 26.7964 32.961 33.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 0.000256 2048 220 9275 54240 9.66275 7.05107 923.36 209.638 1149.82 1149.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000512 1024 240 450 26400 2.38957 1.6591 31.8237 83.7593 119.735 119.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.001024 1024 130 400 17320 0.69696 5.87936 26.3127 32.933 32.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 3.2e-05 1024 190 475 545280 54.4857 26.9578 455.576 837.854 1375.07 1375.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 0.001024 2048 650 1925 12240 1.66451 36.255 52.3946 90.368 90.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 0.000128 4096 110 1875 129120 23.1914 28.3768 1844.61 838.099 2734.36 2734.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 3.2e-05 1024 540 1925 435200 74.4654 26.9173 664.502 837.823 1603.94 1604.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.000128 2048 530 1025 122880 23.3312 14.3503 455.935 419.137 912.891 912.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 670 0.000512 4096 210 1425 22480 6.60678 207.949 209.254 423.856 423.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 0.000512 512 170 275 7680 3.15059 0.817792 2.33296 28.1113 34.5979 34.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 0.000256 2048 220 9275 53760 9.58602 7.0697 591.383 208.956 817.104 817.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 840 0.000512 1024 240 450 26240 2.38486 1.64864 28.0081 82.6946 114.843 114.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.001024 1024 130 400 17280 0.720896 3.89606 26.3045 30.9646 31.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 3.2e-05 1024 190 475 545280 54.6513 26.923 568.634 837.92 1488.32 1488.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.001024 2048 650 1925 12288 1.66502 59.1732 52.4376 113.328 113.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 0.000128 4096 110 1875 129120 23.121 28.3771 1337.4 838.143 2227.12 2227.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 3.2e-05 1024 540 1925 436224 73.9748 26.9496 1079.46 836.405 2017 2017.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.000128 2048 530 1025 122880 23.2313 14.3785 325.083 418.364 781.194 781.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 670 0.000512 4096 210 1425 22560 6.62938 222.802 209.51 438.983 439.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.000512 512 170 275 9216 3.07117 0.819936 2.24045 27.9461 34.2593 34.4005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 0.000256 2048 220 9275 53952 9.62512 7.04163 981.947 209.32 1208.04 1208.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000512 1024 240 450 26496 2.39117 1.66912 25.7226 84.7341 114.617 114.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.001024 1024 130 400 17280 0.698432 6.2584 26.2556 33.254 33.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 3.2e-05 1024 190 475 543744 54.4323 26.8943 483.621 836.515 1401.65 1401.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.001024 2048 650 1925 12192 1.66003 39.2643 52.3491 93.3279 93.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 0.000128 4096 110 1875 129024 23.0298 28.3399 862.251 838.543 1752.24 1752.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 3.2e-05 1024 540 1925 430080 74.1195 26.7305 695.62 833.073 1629.77 1629.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.000128 2048 530 1025 122880 23.1988 14.3619 210.497 418.847 667.036 667.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 670 0.000512 4096 210 1425 22464 6.60685 221.793 209.433 437.878 437.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 0.000512 512 170 275 6144 3.10314 0.776192 1.23654 27.7062 33.0026 33.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 0.000256 2048 220 9275 53760 9.59898 7.03933 629.029 209.632 855.404 855.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000512 1024 240 450 26112 2.38768 1.66099 28.5514 82.4988 115.198 115.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.001024 1024 130 400 17184 0.69632 4.15632 26.2166 31.1113 31.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 3.2e-05 1024 190 475 543744 54.2756 26.8601 312.317 837.179 1230.82 1230.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.001024 2048 650 1925 12264 1.66093 62.6769 52.4042 116.794 116.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 0.000128 4096 110 1875 129136 23.1506 28.3894 1443.65 837.932 2333.2 2333.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 3.2e-05 1024 540 1925 437248 73.8497 27.0341 1144.65 836.568 2082.32 2082.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.000128 2048 530 1025 122752 23.3185 14.4748 350.425 418.932 807.285 807.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 0.000512 4096 210 1425 22568 6.61354 127.181 209.632 343.472 343.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.000512 512 170 275 7168 3.11757 0.793984 1.91146 25.456 31.4597 31.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 0.000256 2048 220 9275 53984 9.62774 7.11062 1051.13 209.373 1277.35 1277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000512 1024 240 450 26432 2.40026 1.66714 27.9256 84.2053 116.298 116.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.001024 1024 130 400 17304 0.696544 6.79654 26.3033 33.8381 33.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 3.2e-05 1024 190 475 542976 54.5489 26.9169 516.908 836.655 1435.22 1435.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.001024 2048 650 1925 12208 1.66093 40.9192 52.3967 95.0271 95.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 0.000128 4096 110 1875 129024 23.1016 28.375 914.859 838.25 1804.66 1804.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 3.2e-05 1024 540 1925 437248 73.6828 26.8998 742.548 836.492 1679.83 1679.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.000128 2048 530 1025 122752 23.2255 14.4159 222.483 418.535 678.786 678.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 670 0.000512 4096 210 1425 22512 6.61174 257.319 209.602 473.576 473.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.000512 512 170 275 3584 3.15824 0.742336 0.91872 26.3006 31.3012 31.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 0.000256 2048 220 9275 53760 9.60541 7.03459 658.027 209.494 884.262 884.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000512 1024 240 450 25984 2.36976 1.64483 17.4795 82.1462 103.739 103.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.001024 1024 130 400 17248 0.692896 4.36739 26.2987 31.4009 31.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 3.2e-05 1024 190 475 541184 54.5699 26.8915 329.052 836.489 1247.19 1247.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.001024 2048 650 1925 12288 1.66707 63.9369 52.484 118.137 118.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 0.000128 4096 110 1875 129152 23.0687 28.3454 1494.16 838.011 2383.66 2383.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 3.2e-05 1024 540 1925 434176 73.9956 26.8199 1159.51 835.415 2095.95 2096.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.000128 2048 530 1025 122880 23.2584 14.3996 363.47 419.273 820.531 820.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 0.000512 4096 210 1425 22528 6.60867 131.405 209.426 347.482 347.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.000512 512 170 275 8192 3.16733 0.833536 2.23728 27.9469 34.368 34.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 0.000256 2048 220 9275 53760 9.59638 7.0136 1045.05 209.027 1270.8 1270.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000512 1024 240 450 26368 2.38656 1.6671 28.2948 83.0664 115.515 115.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.001024 1024 130 400 17280 0.698368 7.10259 26.2818 34.1248 34.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 3.2e-05 1024 190 475 544768 54.2881 26.8854 537.329 837.919 1456.6 1456.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.001024 2048 650 1925 12160 1.66093 42.7458 52.3147 96.7732 96.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 0.000128 4096 110 1875 128768 23.04 28.3421 991.277 837.179 1879.92 1879.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 3.2e-05 1024 540 1925 434176 73.9346 26.8244 750.941 835.273 1687.19 1687.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.000128 2048 530 1025 121856 23.2502 14.3565 239.983 417.961 695.679 695.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 670 0.000512 4096 210 1425 22400 6.6097 235.784 209.118 451.558 451.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.000512 512 170 275 4096 3.22918 0.780032 1.09939 26.1927 31.4863 31.6288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 0.000256 2048 220 9275 53760 9.59072 7.05334 662.785 209.223 888.76 888.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000512 1024 240 450 26112 2.39869 1.67322 18.5186 66.1616 88.8545 88.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.001024 1024 130 400 17152 0.695776 4.76278 26.1976 31.698 31.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 3.2e-05 1024 190 475 540672 54.3947 26.8212 351.686 835.272 1268.36 1268.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.001024 2048 650 1925 12240 1.66502 71.7683 52.4252 125.911 125.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 0.000128 4096 110 1875 129024 23.1152 28.4004 1581.72 838.501 2471.81 2471.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 3.2e-05 1024 540 1925 433152 74.1726 26.8716 1261.78 835.179 2198.22 2198.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.000128 2048 530 1025 122688 23.3344 14.4261 383.524 419.521 840.938 841.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 0.000512 4096 210 1425 22536 6.62714 138.686 209.716 355.073 355.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.000512 512 170 275 6912 3.06758 0.774144 2.04518 26.608 32.6752 32.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 0.000256 2048 220 9275 54144 9.64643 7.15178 1172.91 210.514 1400.32 1400.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000512 1024 240 450 26208 2.3927 1.66298 30.5171 84.1507 118.823 118.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.001024 1024 130 400 17280 0.696576 7.51821 26.314 34.5701 34.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 3.2e-05 1024 190 475 543744 54.558 26.9442 570.677 838.348 1490.71 1490.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.001024 2048 650 1925 12096 1.65891 50.3381 52.1788 104.229 104.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 0.000128 4096 110 1875 129024 23.0823 28.3783 1131.26 838.123 2020.92 2020.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 3.2e-05 1024 540 1925 423936 74.4274 26.5796 883.819 828.306 1813.36 1813.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.000128 2048 530 1025 122112 23.2185 14.3688 274.093 417.729 729.54 729.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 0.000512 4096 210 1425 22464 6.62336 99.2953 209.523 315.488 315.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.000512 512 170 275 4608 3.18637 0.773408 1.28928 26.4969 31.9296 32.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 0.000256 2048 220 9275 53568 9.59706 7.08266 826.23 209.063 1052.08 1052.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000512 1024 240 450 25920 2.38083 1.6472 21.8633 83.4006 109.391 109.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.001024 1024 130 400 17136 0.69104 5.47562 26.1941 32.4058 32.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 3.2e-05 1024 190 475 539136 54.5224 26.848 405.736 834.49 1321.79 1321.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.001024 2048 650 1925 12240 1.66384 68.1019 52.3994 122.221 122.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 0.000128 4096 110 1875 129120 23.0916 28.3846 1535.45 838.022 2425.03 2425.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 3.2e-05 1024 540 1925 435200 74.3595 26.9208 1230.88 837.78 2170.17 2170.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.000128 2048 530 1025 122880 23.2778 14.3831 372.938 419.239 829.972 830.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 0.000512 4096 210 1425 22480 6.60733 134.141 209.244 350.036 350.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.000512 512 170 275 7680 3.15376 0.817152 2.17974 26.5397 32.873 33.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 0.000256 2048 220 9275 53760 9.56621 7.01453 1127.67 208.876 1353.24 1353.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000512 1024 240 450 26240 2.37773 1.65053 29.6995 82.5355 116.365 116.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.001024 1024 130 400 17280 0.698368 7.32288 26.298 34.3618 34.4198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 3.2e-05 1024 190 475 545280 54.2508 26.9277 557.539 837.95 1476.86 1477.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.001024 2048 650 1925 12160 1.66557 48.257 52.4498 102.426 102.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 0.000128 4096 110 1875 128640 23.0356 28.3366 1072.53 837.827 1961.81 1961.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 3.2e-05 1024 540 1925 430080 74.9079 26.8805 853.324 838.753 1794.09 1794.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.000128 2048 530 1025 121600 23.113 14.3201 260.248 416.367 714.178 714.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 0.000512 4096 210 1425 22400 6.60275 94.036 209.459 310.142 310.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.000512 512 170 275 5120 3.08682 0.74992 1.36237 24.798 30.178 30.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 0.000256 2048 220 9275 53120 9.55162 6.97725 779.716 208.452 1004.81 1004.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000512 1024 240 450 25600 2.36893 1.64454 20.7066 82.9419 107.763 107.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.001024 1024 130 400 17120 0.692064 5.22099 26.2165 32.1722 32.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 3.2e-05 1024 190 475 542720 54.4333 26.8845 389.039 838.737 1309.29 1309.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.001024 2048 650 1925 12192 1.66134 81.7743 52.3463 135.835 135.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 0.000128 4096 110 1875 129024 23.0298 28.3382 1864.91 838.435 2754.79 2754.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 3.2e-05 1024 540 1925 430080 74.0422 26.7275 1475.45 833.245 2409.68 2409.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.000128 2048 530 1025 122880 23.1714 14.4838 454.827 418.857 911.471 911.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 0.000512 4096 210 1425 22464 6.60538 163.223 209.406 379.278 379.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.000512 512 170 275 6144 3.10611 0.775168 2.20416 25.4328 31.702 31.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 0.000256 2048 220 9275 53760 9.59635 7.07379 1362.83 209.605 1589.21 1589.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000512 1024 240 450 26112 2.38227 1.66176 35.9622 82.655 122.762 122.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.001024 1024 130 400 17184 0.69312 8.93302 26.2081 35.8757 35.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 3.2e-05 1024 190 475 543744 54.2212 26.8616 677.677 837.134 1596.08 1596.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.001024 2048 650 1925 12096 1.66298 53.9288 52.3165 107.961 108.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 0.000128 4096 110 1875 128640 23.04 28.3354 1250.84 837.463 2139.76 2139.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 3.2e-05 1024 540 1925 417792 74.756 26.4594 961.185 824.379 1886.99 1887.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.000128 2048 530 1025 121344 23.2314 14.3667 301.539 417.325 756.592 756.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 0.000512 4096 210 1425 22272 6.58227 108.779 208.775 324.177 324.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.000512 512 170 275 6144 3.11811 0.776192 1.74138 25.4043 31.2275 31.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 0.000256 2048 220 9275 52992 9.58163 6.99962 904.155 208.709 1129.55 1129.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000512 1024 240 450 25344 2.38195 1.64387 23.4237 81.5529 109.104 109.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.001024 1024 130 400 17088 0.692512 5.88464 26.1975 32.8168 32.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 3.2e-05 1024 190 475 540672 54.0448 26.7305 449.211 832.607 1362.78 1362.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.001024 2048 650 1925 12200 1.66093 82.3767 52.3765 136.47 136.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 0.000128 4096 110 1875 129000 23.212 28.4302 1869.63 837.917 2759.27 2759.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 3.2e-05 1024 540 1925 428800 74.5557 26.8165 1463.44 833.291 2398.32 2398.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.000128 2048 530 1025 122400 23.4084 14.4076 452.319 423.526 919.218 919.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 0.000512 4096 210 1425 22500 6.61405 165.31 209.615 381.583 381.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.000512 512 170 275 6400 3.23744 0.821664 2.30778 26.5933 33.1392 33.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 0.000256 2048 220 9275 54000 9.65245 7.05126 1369.61 209.749 1596.17 1596.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000512 1024 240 450 26400 2.39168 1.65485 36.3697 83.7759 124.291 124.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.001024 1024 130 400 17200 0.693504 8.93446 26.3532 36.0215 36.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 3.2e-05 1024 190 475 544000 54.4576 27.4622 676.903 837.634 1596.65 1596.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.001024 2048 650 1925 12000 1.66131 55.2081 52.1234 109.046 109.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 0.000128 4096 110 1875 128800 23.1449 28.3914 1261.58 838.865 2152.06 2152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 3.2e-05 1024 540 1925 422400 74.1306 26.5035 966.323 825.017 1892.2 1892.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.000128 2048 530 1025 121600 23.3155 14.415 304.111 417.355 759.331 759.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 0.000512 4096 210 1425 22400 6.61504 110.591 209.668 326.916 326.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.000512 512 170 275 6400 3.24557 0.8192 1.82464 26.5325 32.6062 32.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 0.000256 2048 220 9275 53600 9.59782 7.06813 909.555 208.974 1135.3 1135.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000512 1024 240 450 25600 2.38416 1.6425 23.9575 81.6464 109.729 109.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.001024 1024 130 400 17000 0.692224 6.01498 26.1081 32.8572 32.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 3.2e-05 1024 190 475 537600 54.5651 26.7973 446.129 833.671 1361.35 1361.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.001024 2048 650 1925 12208 1.66499 76.5665 52.3948 130.682 130.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 0.000128 4096 110 1875 129024 23.0844 28.3996 1807.34 838.068 2696.97 2697.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 3.2e-05 1024 540 1925 437248 73.7033 26.9027 1461.5 836.531 2398.86 2399.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.000128 2048 530 1025 122752 23.2251 14.3729 440.717 418.648 897.097 897.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 0.000512 4096 210 1425 22512 6.61616 159.634 209.595 375.889 375.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.000512 512 170 275 3584 3.1577 0.745152 1.4831 24.9168 30.4853 30.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 0.000256 2048 220 9275 53760 9.60736 7.04061 1325.01 209.483 1551.24 1551.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000512 1024 240 450 25984 2.37162 1.64102 34.7928 83.39 122.298 122.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.001024 1024 130 400 17248 0.696288 8.71827 26.2988 35.7544 35.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 3.2e-05 1024 190 475 541184 54.6365 26.8916 656.069 836.652 1574.44 1574.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.001024 2048 650 1925 12096 1.66502 51.2683 52.397 105.382 105.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 0.000128 4096 110 1875 128576 23.0011 28.3359 1184.44 837.499 2073.36 2073.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 3.2e-05 1024 540 1925 430080 73.0415 26.5211 940.976 827.039 1867.79 1867.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.000128 2048 530 1025 121856 23.3155 14.438 287.95 419.093 744.928 745.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 0.000512 4096 210 1425 22400 6.61709 103.672 209.612 319.943 320.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 500 0.000512 512 170 275 0 0.749216 0.004416 25.8488 26.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 0.000256 2048 220 9275 52864 9.50656 7.70218 850.538 233.235 1101.17 1074.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000512 1024 240 450 25984 2.37526 1.64749 22.8368 81.4138 108.378 108.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.001024 1024 130 400 17024 0.690176 5.5808 26.146 32.459 32.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 3.2e-05 1024 190 475 537600 55.0442 26.9194 426.2 836.647 1345.01 1345.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.001024 2048 650 1925 12240 1.66803 74.0662 52.5085 128.294 128.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 0.000128 4096 110 1875 128880 23.1316 28.3879 1749.06 837.433 2638.09 2638.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 3.2e-05 1024 540 1925 430080 74.6535 26.8758 1392.49 834.453 2328.69 2328.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.000128 2048 530 1025 121920 23.316 14.3872 424.525 417.583 879.938 880.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 0.000512 4096 210 1425 22440 6.60675 153.896 209.251 369.796 369.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.000512 512 170 275 7680 3.16118 0.82144 2.56938 27.6955 34.4287 34.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 0.000256 2048 220 9275 53760 9.60966 7.028 1279.56 208.999 1505.3 1505.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000512 1024 240 450 26400 2.39194 1.66304 34.3136 83.7198 122.189 122.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.001024 1024 130 400 17160 0.690432 8.33536 26.1882 35.2575 35.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 3.2e-05 1024 190 475 541440 54.5012 26.8901 635.959 836.324 1553.86 1554.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.001024 2048 650 1925 12000 1.6607 50.8232 52.2286 104.762 104.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 0.000128 4096 110 1875 128640 23.0735 28.3853 1158.39 838.908 2048.84 2048.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 3.2e-05 1024 540 1925 414720 75.2745 26.4745 887.671 825.101 1814.73 1814.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.000128 2048 530 1025 120960 23.3854 14.3708 279.474 418.263 735.622 735.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 0.000512 4096 210 1425 22320 6.6089 100.954 209.467 317.072 317.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.000512 512 170 275 7680 3.17021 0.819296 2.03875 26.5548 32.7629 32.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 0.000256 2048 220 9275 53760 9.59158 7.14534 847.071 209.515 1073.42 1073.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000512 1024 240 450 25920 2.3737 1.64294 22.1853 82.9045 109.205 109.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.001024 1024 130 400 17040 0.689888 5.51277 26.2144 32.4583 32.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 3.2e-05 1024 190 475 537600 54.811 26.8493 417.446 835.406 1334.7 1334.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.001024 2048 650 1925 12160 1.66106 74.4763 52.3483 128.539 128.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 0.000128 4096 110 1875 128768 23.0488 28.3401 1675.02 837.581 2564.07 2564.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 3.2e-05 1024 540 1925 434176 73.9642 26.8425 1337.81 835.776 2274.62 2274.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.000128 2048 530 1025 121856 23.263 14.3748 405.781 418.867 862.424 862.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 0.000512 4096 210 1425 22400 6.60931 146.104 209.242 362 362.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.000512 512 170 275 4096 3.22589 0.77456 1.62771 25.4556 31.2693 31.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 0.000256 2048 220 9275 53760 9.5895 7.06211 1220.54 209.352 1446.65 1446.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000512 1024 240 450 26112 2.39674 1.6688 32.4772 82.8404 119.484 119.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.001024 1024 130 400 17152 0.692672 7.99334 26.2122 34.9414 34.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 3.2e-05 1024 190 475 540672 54.3653 26.8225 603.539 835.929 1520.85 1521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.001024 2048 650 1925 12032 1.66429 50.7003 52.3056 104.726 104.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 0.000128 4096 110 1875 128512 23.0688 28.3241 1190.49 836.27 2078.23 2078.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 3.2e-05 1024 540 1925 425984 75.2346 26.8266 923.718 835.288 1861.29 1861.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.000128 2048 530 1025 120832 23.412 14.3926 283.462 418.228 739.635 739.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 0.000512 4096 210 1425 22272 6.608 103.514 209.088 319.255 319.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 500 0.000512 512 170 275 0 0.661504 0.005632 23.7816 24.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 0.000256 2048 220 9275 53248 9.63549 7.6977 854.328 233.308 1105.16 1080.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000512 1024 240 450 24576 2.36483 1.61792 21.6315 81.7854 107.504 107.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.001024 1024 130 400 16896 0.690176 5.64298 26.0218 32.3983 32.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 3.2e-05 1024 190 475 540672 54.4153 26.8203 425.11 835.4 1341.95 1342.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.001024 2048 650 1920 12352 1.66704 53.9651 52.5573 108.242 108.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 0.000128 4096 110 1888 128896 23.1219 28.3433 1954.36 838.53 2844.43 2844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 3.2e-05 1024 540 1920 432128 74.8075 26.8797 977.438 838.449 1917.8 1917.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.000128 2048 530 1024 122112 23.3761 14.3402 468.945 419.418 926.219 926.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 670 0.000512 4096 210 1440 22400 6.6233 204.147 209.669 420.487 420.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 0.000512 512 170 288 7168 3.2464 0.832768 2.44979 29.7131 36.426 36.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 0.000256 2048 220 9280 53760 9.62394 7.03968 893.691 209.876 1120.34 1120.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 840 0.000512 1024 240 448 25984 2.39389 1.66109 30.8494 85.6538 120.662 120.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.001024 1024 130 416 17248 0.716896 6 26.333 33.0924 33.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 3.2e-05 1024 190 480 543744 54.7927 26.8886 637.553 838.546 1557.98 1558.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 0.001024 2048 650 1920 12288 1.66566 35.3485 52.475 89.542 89.6001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 0.000128 4096 110 1888 128896 23.174 28.3454 1799.93 838.753 2690.29 2690.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 3.2e-05 1024 540 1920 430080 74.718 26.8247 634.255 836.198 1572.22 1572.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.000128 2048 530 1024 121856 23.46 14.465 434.224 419.457 891.739 891.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 670 0.000512 4096 210 1440 22336 6.61386 204.587 209.502 420.748 420.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 0.000512 512 170 288 6144 3.28928 0.830688 1.90406 27.2975 33.5049 33.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 0.000256 2048 220 9280 53504 9.60211 7.01795 571.607 209.196 797.532 797.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 840 0.000512 1024 240 448 25856 2.40086 1.67002 26.6252 83.4401 114.242 114.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.001024 1024 130 416 17216 0.719904 3.95059 26.4532 31.1644 31.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 3.2e-05 1024 190 480 542720 54.9275 26.8861 594.303 840.421 1516.73 1516.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.001024 2048 650 1920 12320 1.65683 55.4964 52.5032 109.709 109.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 0.000128 4096 110 1888 128880 23.1717 28.3904 1266.08 838.659 2156.38 2156.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 3.2e-05 1024 540 1920 432640 74.877 26.9496 999.457 838.567 1940.07 1940.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.000128 2048 530 1024 121920 23.4747 14.4412 304.379 419.427 761.853 761.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 670 0.000512 4096 210 1440 22400 6.62528 209.904 209.739 426.313 426.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 0.000512 512 170 288 6400 3.2368 0.818656 1.62698 26.8631 32.7284 32.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 0.000256 2048 220 9280 53760 9.66877 7.0615 913.208 209.837 1139.88 1139.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000512 1024 240 448 25920 2.3993 1.66298 31.442 84.9497 120.552 120.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.001024 1024 130 416 17240 0.70256 6.12067 27.0122 33.8779 33.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 3.2e-05 1024 190 480 544000 54.648 26.9414 458.845 838.654 1379.28 1379.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.001024 2048 650 1920 12240 1.66022 36.8108 52.3812 90.9043 90.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 0.000128 4096 110 1888 128800 23.1942 28.3791 1862.54 838.718 2752.91 2752.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 3.2e-05 1024 540 1920 430080 75.1162 26.9209 650.716 838.44 1591.41 1591.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.000128 2048 530 1024 121600 23.478 14.3608 451.252 420.038 909.268 909.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 670 0.000512 4096 210 1440 22320 6.61299 209.795 209.476 425.93 425.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 0.000512 512 170 288 5120 3.3095 0.819424 1.69776 27.5891 33.6004 33.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 0.000256 2048 220 9280 53440 9.58128 7.0144 585.526 209.039 811.264 811.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 840 0.000512 1024 240 448 25600 2.39072 1.64867 27.5997 84.7975 116.537 116.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.001024 1024 130 416 17200 0.715296 4.08781 26.3373 31.1834 31.2315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 3.2e-05 1024 190 480 542720 54.972 26.9192 569.374 838.519 1489.97 1490.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.001024 2048 650 1920 12336 1.66506 61.7167 52.5176 115.955 116.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 0.000128 4096 110 1888 128928 23.1035 28.3709 1367.14 838.106 2256.8 2256.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 3.2e-05 1024 540 1920 430080 75.0003 26.9011 1060.6 836.436 1999.16 1999.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.000128 2048 530 1024 121728 23.3532 14.3805 329.285 418.377 785.529 785.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 670 0.000512 4096 210 1440 22368 6.61293 241.523 209.417 457.598 457.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.000512 512 170 288 6144 3.23709 0.815104 1.6055 27.1132 32.9549 33.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 0.000256 2048 220 9280 53568 9.62765 7.05078 989.493 209.322 1215.6 1215.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000512 1024 240 448 25920 2.40186 1.66736 25.8389 83.1736 113.181 113.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.001024 1024 130 416 17232 0.693216 6.63962 26.3104 33.6861 33.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 3.2e-05 1024 190 480 542208 54.4787 26.9224 490.255 836.524 1408.37 1408.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.001024 2048 650 1920 12288 1.66502 38.5961 52.5168 92.8304 92.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 0.000128 4096 110 1888 128832 23.0277 28.3434 873.023 837.85 1762.32 1762.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 3.2e-05 1024 540 1920 423936 75.0258 26.7402 690.007 832.343 1624.33 1624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.000128 2048 530 1024 121344 23.3551 14.3589 210.78 418.492 667.118 667.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 670 0.000512 4096 210 1440 22272 6.61901 237.484 209.156 453.305 453.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 0.000512 512 170 288 3072 3.27766 0.776192 0.880992 25.0713 30.185 30.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 0.000256 2048 220 9280 53376 9.60662 7.02739 629.199 209.453 855.387 855.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000512 1024 240 448 25728 2.39043 1.66371 28.7714 82.3597 115.287 115.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.001024 1024 130 416 17184 0.693728 4.38682 26.312 31.4346 31.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 3.2e-05 1024 190 480 540672 54.6315 26.8556 317.987 836.463 1236.13 1236.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.001024 2048 650 1920 12320 1.65546 58.0334 52.4981 112.24 112.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 0.000128 4096 110 1888 128800 23.1772 28.4054 1346.08 837.81 2235.56 2235.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 3.2e-05 1024 540 1920 430080 75.2036 26.9285 1052.5 836.599 1991.46 1991.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.000128 2048 530 1024 121856 23.4282 14.4212 324.62 418.465 781.074 781.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 0.000512 4096 210 1440 22400 6.61914 118.174 209.632 334.469 334.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.000512 512 170 288 5376 3.21946 0.793888 1.49786 26.0896 31.7844 31.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 0.000256 2048 220 9280 53536 9.65338 7.04435 968.821 209.339 1194.96 1195.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000512 1024 240 448 25984 2.41181 1.66698 25.6668 83.4623 113.315 113.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.001024 1024 130 416 17192 0.69632 6.56592 26.2691 33.5745 33.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 3.2e-05 1024 190 480 542976 54.5631 26.923 489.054 852.894 1434.98 1435.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.001024 2048 650 1920 12208 1.65888 37.4248 52.3452 91.481 91.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 0.000128 4096 110 1888 128800 23.0932 28.3714 870.07 838.18 1759.79 1759.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 3.2e-05 1024 540 1920 430080 75.0537 26.8902 674.614 836.51 1613.28 1613.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.000128 2048 530 1024 121856 23.3375 14.4075 210.497 418.546 666.92 667.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 670 0.000512 4096 210 1440 22288 6.61728 217.713 209.328 433.705 433.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.000512 512 170 288 3584 3.15994 0.745376 1.00131 25.5805 30.6652 30.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 0.000256 2048 220 9280 53312 9.62848 7.03488 617.773 209.504 844.049 844.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000512 1024 240 448 25536 2.3784 1.64659 16.4007 82.0866 102.615 102.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.001024 1024 130 416 17136 0.692224 4.29766 26.8896 31.9227 31.9782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 3.2e-05 1024 190 480 541184 54.6132 26.9025 314.84 836.501 1233.05 1233.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.001024 2048 650 1920 12096 1.65117 31.5729 52.2277 85.5051 85.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 0.000128 4096 110 1888 128352 23.1339 28.3904 715.577 837.804 1604.98 1605.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 3.2e-05 1024 540 1920 430080 75.1659 26.9272 566.662 837.202 1506.17 1506.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.000128 2048 530 1024 120960 23.5084 14.3796 172.664 419.054 629.743 629.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 670 0.000512 4096 210 1440 22176 6.61437 214.036 209.179 429.874 429.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 0.000512 512 170 288 5376 3.23094 0.802336 1.2009 27.1981 32.6136 32.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 0.000256 2048 220 9280 53088 9.68202 7.05331 504.647 209.784 731.269 731.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000512 1024 240 448 24864 2.38816 1.62816 25.5545 82.8584 112.528 112.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.001024 1024 130 416 16968 0.690432 3.55123 26.1292 30.4164 30.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 3.2e-05 1024 190 480 542976 54.5195 26.9239 260.722 837.201 1179.56 1179.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.001024 2048 650 1920 12288 1.66342 59.5784 52.4306 113.729 113.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 0.000128 4096 110 1888 128896 23.0876 28.3486 1369.22 838.002 2258.75 2258.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 3.2e-05 1024 540 1920 430080 74.6401 26.9107 1037.08 835.068 1973.93 1974.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.000128 2048 530 1024 121856 23.3815 14.4062 330.05 419.758 787.732 787.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 0.000512 4096 210 1440 22336 6.60835 119.837 209.328 335.818 335.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.000512 512 170 288 6144 3.29386 0.831008 1.70458 27.9622 33.9737 34.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 0.000256 2048 220 9280 53504 9.5936 7.01677 939.798 209.021 1165.54 1165.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000512 1024 240 448 25856 2.39702 1.6665 25.201 83.161 112.527 112.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.001024 1024 130 416 17216 0.694272 6.70925 26.307 33.7538 33.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 3.2e-05 1024 190 480 542720 54.5649 26.8861 492.268 837.976 1411.89 1412.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.001024 2048 650 1920 12160 1.66502 39.5825 52.2562 93.5618 93.6192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 0.000128 4096 110 1888 128512 23.0646 28.3298 928.889 837.015 1817.38 1817.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 3.2e-05 1024 540 1920 425984 75.2558 26.8206 670.873 835.157 1608.33 1608.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.000128 2048 530 1024 120832 23.3772 14.3534 221.741 417.908 677.512 677.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 0.000512 4096 210 1440 22272 6.62003 82.233 209.328 298.224 298.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.000512 512 170 288 4096 3.22442 0.775552 1.11258 26.6318 31.9302 32.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 0.000256 2048 220 9280 53248 9.61546 7.02464 599.767 209.195 825.705 825.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000512 1024 240 448 25600 2.40477 1.67117 16.713 83.9185 104.809 104.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.001024 1024 130 416 17152 0.698176 4.56067 26.3082 31.61 31.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 3.2e-05 1024 190 480 540672 54.404 26.829 328.992 835.144 1245.56 1245.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.001024 2048 650 1920 12096 1.65866 32.8148 52.2946 86.8201 86.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 0.000128 4096 110 1888 128640 23.0403 28.3347 766.909 837.966 1656.32 1656.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 3.2e-05 1024 540 1920 417792 74.7966 26.4357 560.154 824.975 1486.57 1486.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.000128 2048 530 1024 119808 23.3809 14.338 182.769 417.002 637.618 637.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 670 0.000512 4096 210 1440 22080 6.56998 197.177 208.797 412.586 412.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 500 0.000512 512 170 288 0 0.779776 0.005472 27.6996 28.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 0.000256 2048 220 9280 52992 9.58237 7.77984 498.657 236.53 752.732 724.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000512 1024 240 448 25344 2.38394 1.64454 13.8078 82.7585 100.692 100.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.001024 1024 130 416 17088 0.694272 3.89552 26.3277 30.9604 31.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 3.2e-05 1024 190 480 534528 54.8306 26.7276 270.668 833.152 1185.56 1185.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.001024 2048 650 1920 12312 1.6665 82.9986 52.5588 137.275 137.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 0.000128 4096 110 1888 128736 23.1096 28.3812 1932.58 838.323 2822.47 2822.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 3.2e-05 1024 540 1920 428544 74.9662 26.8624 1510.16 835.02 2447.23 2447.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.000128 2048 530 1024 122112 23.41 14.3794 469.601 419.321 926.842 926.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 0.000512 4096 210 1440 22320 6.61664 169.257 209.44 385.357 385.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.000512 512 170 288 4608 3.19037 0.774144 1.7608 25.606 31.5145 31.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 0.000256 2048 220 9280 53568 9.66272 7.12432 1398.39 209.867 1625.14 1625.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000512 1024 240 448 25920 2.39869 1.66486 36.9156 82.8352 123.915 124.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.001024 1024 130 416 17208 0.694048 9.53146 26.3257 36.5943 36.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 3.2e-05 1024 190 480 543744 54.5495 26.9455 702.927 838.152 1622.77 1622.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.001024 2048 650 1920 12240 1.67155 53.7083 52.5659 108 108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 0.000128 4096 110 1888 128736 23.0871 28.3873 1231.78 838.88 2122.21 2122.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 3.2e-05 1024 540 1920 423936 74.4276 26.8472 943.362 829.082 1873.94 1874.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.000128 2048 530 1024 120960 23.3392 14.464 291.205 417.988 747.135 747.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 0.000512 4096 210 1440 22176 6.60346 105.903 209.104 321.656 321.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.000512 512 170 288 4608 3.18906 0.774624 1.44016 25.4712 31.058 31.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 0.000256 2048 220 9280 52992 9.61824 7.07891 871.852 209.26 1097.91 1098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000512 1024 240 448 25344 2.39226 1.64406 23.0552 73.6044 100.791 100.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.001024 1024 130 416 17136 0.69536 5.98688 26.3332 33.0571 33.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 3.2e-05 1024 190 480 539136 54.525 26.8426 441.062 835.256 1357.88 1358.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.001024 2048 650 1920 12096 1.65274 0 52.3646 54.0337 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.001024 2048 650 1920 12240 1.66026 79.5411 52.3457 133.6 133.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 0.000128 4096 110 1888 128800 23.1113 28.3787 1809.04 838.103 2698.72 2698.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 3.2e-05 1024 540 1920 430080 75.0332 26.9236 1412.82 837.837 2352.83 2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.000128 2048 530 1024 121600 23.4267 14.3735 437.46 419.207 894.596 894.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 0.000512 4096 210 1440 22320 6.62666 158.236 209.329 374.235 374.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.000512 512 170 288 5120 3.30506 0.817152 1.86538 25.9837 32.1508 32.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 0.000256 2048 220 9280 53440 9.57459 7.01469 1309.36 208.896 1534.95 1535.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000512 1024 240 448 25600 2.39411 1.64736 34.2133 82.4497 120.803 120.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.001024 1024 130 416 17200 0.69632 8.98867 26.3089 36.0371 36.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 3.2e-05 1024 190 480 542720 54.5674 26.9189 657.715 837.9 1577.29 1577.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.001024 2048 650 1920 12160 1.66298 54.5976 52.3374 108.654 108.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 0.000128 4096 110 1888 128320 23.0349 28.3307 1221.91 836.702 2110.05 2110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 3.2e-05 1024 540 1920 430080 74.8988 26.8883 943.705 837.829 1883.54 1883.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.000128 2048 530 1024 120320 23.2389 14.4531 290.53 415.869 744.223 744.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 0.000512 4096 210 1440 22240 6.61178 106.342 209.319 322.317 322.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 500 0.000512 512 170 288 0 0.750624 0.004224 25.7659 26.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 0.000256 2048 220 9280 53120 9.54957 7.72986 870.696 233.99 1122.15 1095.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000512 1024 240 448 24960 2.38592 1.64 22.6077 82.4764 109.214 109.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.001024 1024 130 416 17120 0.696352 6.05955 26.3067 33.1043 33.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 3.2e-05 1024 190 480 542720 54.4241 26.8843 438.472 839.336 1359.31 1359.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.001024 2048 650 1920 12000 1.65142 43.0458 52.178 96.9318 96.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 0.000128 4096 110 1888 128640 23.0755 28.3868 1024.97 839.13 1915.64 1915.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 3.2e-05 1024 540 1920 414720 75.2316 26.4724 766.624 825.1 1693.66 1693.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.000128 2048 530 1024 120960 23.3704 14.4115 244.177 418.256 700.351 700.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 0.000512 4096 210 1440 22080 6.60486 88.6298 209.105 304.383 304.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 500 0.000512 512 170 288 0 0.821664 0.005312 28.2767 29.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 0.000256 2048 220 9280 52800 9.62096 7.9487 727.11 237.801 982.658 953.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000512 1024 240 448 24960 2.38954 1.64314 18.775 82.9384 105.849 105.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.001024 1024 130 416 17040 0.694336 5.04947 26.3334 32.1197 32.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 3.2e-05 1024 190 480 537600 54.8205 26.8433 365.277 835.406 1282.54 1282.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.001024 2048 650 1920 12288 1.66899 71.2058 52.5613 125.489 125.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 0.000128 4096 110 1888 128832 23.0249 28.3505 1709.57 838.554 2599.57 2599.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 3.2e-05 1024 540 1920 423936 74.9632 26.7248 1326.14 833.068 2261.11 2261.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.000128 2048 530 1024 121344 23.3522 14.3565 411.436 419.022 868.298 868.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 0.000512 4096 210 1440 22272 6.61299 148.704 209.334 364.694 364.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.000512 512 170 288 3072 3.27805 0.775616 1.3177 25.4374 30.99 31.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000256 2048 220 9280 53376 9.60384 7.04717 1236.79 209.622 1463.17 1463.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000512 1024 240 448 25728 2.39053 1.66093 32.4132 82.7041 119.268 119.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.001024 1024 130 416 17184 0.696704 8.51354 26.3291 35.5839 35.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 3.2e-05 1024 190 480 540672 54.6202 26.8657 623.7 837.255 1542.63 1542.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.001024 2048 650 1920 12096 1.66528 49.0797 52.2582 103.053 103.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 0.000128 4096 110 1888 128640 23.0381 28.3285 1107.8 837.331 1996.57 1996.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 3.2e-05 1024 540 1920 417792 74.7851 26.4417 847.911 824.248 1773.6 1773.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.000128 2048 530 1024 119808 23.3792 14.3468 264.512 416.693 719.059 719.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 0.000512 4096 210 1440 22080 6.5743 96.1115 208.64 311.368 311.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 500 0.000512 512 170 288 0 0.776192 0.005568 26.3928 27.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 0.000256 2048 220 9280 52992 9.59376 7.77862 800.999 235.071 1053.61 1026.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000512 1024 240 448 25344 2.38077 1.64381 20.8528 82.7927 107.774 107.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.001024 1024 130 416 17088 0.694944 5.63594 26.3092 32.6829 32.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 3.2e-05 1024 190 480 534528 54.8365 26.7354 399.002 833.14 1313.9 1314.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.001024 2048 650 1920 12096 1.66912 43.9094 52.5588 98.1869 98.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 0.000128 4096 110 1888 127872 23.0092 28.3238 961.963 836.404 1849.77 1849.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 3.2e-05 1024 540 1920 405504 75.3125 26.2342 715.452 816.736 1633.95 1634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.000128 2048 530 1024 119808 23.1817 14.3852 231.007 415.207 683.911 684.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 0.000512 4096 210 1440 21888 6.55677 83.6214 208.276 298.495 298.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 500 0.000512 512 170 288 0 0.780288 0.006144 25.377 26.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 0.000256 2048 220 9280 51840 9.56278 7.75005 677.438 233.442 928.372 902.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000512 1024 240 448 24192 2.38131 1.62419 17.7059 82.0934 103.907 104.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.001024 1024 130 416 16992 0.69616 4.87178 26.3256 31.9366 31.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 3.2e-05 1024 190 480 534528 54.1149 26.5544 347.249 829.721 1257.82 1257.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.001024 2048 650 1920 12200 1.6591 74.2625 52.2867 128.26 128.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 0.000128 4096 110 1888 128600 23.2096 28.4102 1685.98 837.467 2575.15 2575.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 3.2e-05 1024 540 1920 428800 74.561 26.8165 1315.15 832.655 2249.4 2249.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.000128 2048 530 1024 121600 23.5102 14.3844 406.501 418.923 863.448 863.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 0.000512 4096 210 1440 22300 6.61504 146.83 209.32 362.807 362.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.000512 512 170 288 6400 3.24051 0.817344 2.18531 26.5779 32.9979 33.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 0.000256 2048 220 9280 53600 9.67213 7.05334 1217.68 209.579 1444.09 1444.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000512 1024 240 448 25600 2.40806 1.66067 31.7808 83.861 119.809 119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.001024 1024 130 416 17100 0.694368 8.26627 26.1962 35.1989 35.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 3.2e-05 1024 190 480 540800 54.9333 26.9559 610.782 836.993 1529.85 1530.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.001024 2048 650 1920 12000 1.64794 50.647 52.0269 104.374 104.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 0.000128 4096 110 1888 128400 23.1404 28.3858 1177.27 838.002 2066.87 2066.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 3.2e-05 1024 540 1920 422400 74.124 26.4971 898.364 824.382 1823.59 1823.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.000128 2048 530 1024 120000 23.4819 14.6445 277.807 416.946 733.01 733.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 0.000512 4096 210 1440 22200 6.61523 101.692 209.367 317.718 317.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 0.000512 512 170 288 6400 3.23958 0.8192 1.86304 26.5098 32.6091 32.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 0.000256 2048 220 9280 52800 9.62192 7.01453 832.854 208.814 1058.4 1058.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000512 1024 240 448 24800 2.39978 1.64138 21.3457 81.2057 106.69 106.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.001024 1024 130 416 17000 0.692 5.80605 26.2001 32.7417 32.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 3.2e-05 1024 190 480 537600 54.5803 26.792 421.003 832.953 1335.51 1335.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.001024 2048 650 1920 12000 1.66093 44.448 52.2771 98.4383 98.4982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 0.000128 4096 110 1888 127800 23.1752 28.403 969.873 834.978 1856.51 1856.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 3.2e-05 1024 540 1920 422400 74.1593 26.5209 749.979 824.175 1675.06 1675.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.000128 2048 530 1024 117600 23.4148 14.3189 228.059 412.752 678.68 678.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 0.000512 4096 210 1440 21900 6.55379 84.011 208.199 298.811 298.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.001024 2048 650 1920 12208 1.65635 70.3469 52.3946 124.451 124.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 0.000128 4096 110 1888 128800 23.0647 28.3794 1639.85 838.932 2530.31 2530.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 3.2e-05 1024 540 1920 430080 75.0134 26.8996 1282.01 837.315 2221.46 2221.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.000128 2048 530 1024 121856 23.3172 14.4238 394.338 419.062 851.271 851.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 0.000512 4096 210 1440 22288 6.61645 143.593 209.537 359.789 359.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.000512 512 170 288 3584 3.15923 0.745056 1.49152 24.907 30.4879 30.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 0.000256 2048 220 9280 53312 9.6256 7.03424 1187.32 209.689 1413.78 1413.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000512 1024 240 448 25536 2.38131 1.64237 31.1008 82.3868 117.612 117.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.001024 1024 130 416 17136 0.694016 8.14467 26.2898 35.17 35.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 3.2e-05 1024 190 480 541184 54.6053 26.8962 592.438 837.452 1511.58 1511.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.001024 2048 650 1920 12096 1.65814 48.9291 52.3531 102.993 103.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 0.000128 4096 110 1888 128576 23.0193 28.3197 1147.62 837.635 2036.67 2036.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 3.2e-05 1024 540 1920 415744 75.4144 26.6185 866.038 827.164 1795.45 1795.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.000128 2048 530 1024 121856 23.3209 14.3711 276.75 418.907 733.48 733.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 0.000512 4096 210 1440 22176 6.60883 99.8041 209.36 315.816 315.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 500 0.000512 512 170 288 0 0.750112 0.004288 25.811 26.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 0.000256 2048 220 9280 51968 9.53958 7.8529 807.544 233.229 1058.35 1031.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000512 1024 240 448 25088 2.39248 1.65069 21.2013 82.4785 107.827 107.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.001024 1024 130 416 17024 0.694272 5.632 26.2696 32.638 32.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 3.2e-05 1024 190 480 537600 55.0633 26.8668 410.992 836.761 1329.87 1330.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.001024 2048 650 1920 11760 1.64464 41.3132 51.7903 94.8034 94.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 0.000128 4096 110 1888 128352 23.083 28.3791 940.694 838.906 1831.14 1831.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 3.2e-05 1024 540 1920 430080 75.0466 26.9067 739.988 837.585 1679.74 1679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.000128 2048 530 1024 120960 23.4332 14.4015 226.61 419.538 684.116 684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 0.000512 4096 210 1440 21840 6.54902 81.2282 208.322 296.142 296.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 500 0.000512 512 170 288 0 0.639616 0.00496 22.3459 23.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 0.000256 2048 220 9280 51072 9.53389 7.57322 651.805 229.034 898.127 875.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000512 1024 240 448 24192 2.35837 1.596 17.317 81.2423 102.62 102.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.001024 1024 130 416 16800 0.691328 4.67021 26.137 31.5404 31.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 3.2e-05 1024 190 480 537600 55.1497 26.9053 340.241 837.585 1260.07 1260.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.001024 2048 650 1920 12240 1.66115 72.6591 52.4957 126.868 126.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 0.000128 4096 110 1888 128640 23.115 28.3827 1619.21 838.164 2508.95 2509.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 3.2e-05 1024 540 1920 430080 74.6392 26.8682 1247.52 835.333 2184.58 2184.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 0.000128 2048 530 1024 120960 23.4216 14.3919 383.631 417.997 839.566 839.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 0.000512 4096 210 1440 22320 6.62435 141.314 209.721 357.7 357.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.000512 512 170 288 3840 3.38486 0.8192 1.55946 27.5647 33.5091 33.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 0.000256 2048 220 9280 53280 9.62858 7.02358 1158.28 209.177 1384.22 1384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000512 1024 240 448 25920 2.40048 1.66278 30.7333 84.8535 119.75 119.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.001024 1024 130 416 17160 0.698208 7.9432 26.3292 35.0144 35.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 3.2e-05 1024 190 480 541440 54.4762 26.8675 578.487 835.317 1495.33 1495.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.001024 2048 650 1920 12000 1.65469 49.922 52.1279 103.759 103.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 0.000128 4096 110 1888 128640 23.0912 28.3822 1150.63 838.158 2040.34 2040.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 3.2e-05 1024 540 1920 414720 75.2574 26.4765 868.82 824.311 1795.08 1795.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.000128 2048 530 1024 120960 23.3716 14.3913 276.821 417.859 732.573 732.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 0.000512 4096 210 1440 22080 6.60003 99.4591 208.907 315.01 315.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 500 0.000512 512 170 288 0 0.820288 0.004896 26.472 27.3737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 0.000256 2048 220 9280 52800 9.6271 7.8736 819.764 236.356 1073.8 1046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000512 1024 240 448 24960 2.39037 1.64618 21.5782 82.8914 108.61 108.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.001024 1024 130 416 17040 0.694272 5.72832 26.3096 32.7761 32.8306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 3.2e-05 1024 190 480 537600 54.8453 26.8492 414.793 834.609 1331.29 1331.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.001024 2048 650 1920 11880 1.65405 42.5226 52.1687 96.3986 96.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 0.000128 4096 110 1888 128160 23.1629 28.394 953.868 836.784 1842.29 1842.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 3.2e-05 1024 540 1920 414720 77.1148 26.8823 720.156 835.375 1659.75 1659.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 0.000128 2048 530 1024 120960 23.4908 14.3897 229.453 418.474 685.938 686.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 0.000512 4096 210 1440 21960 6.59318 82.3995 209.048 298.083 298.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 500 0.000512 512 170 288 0 0.71312 0.004096 25.0614 25.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 0.000256 2048 220 9280 53280 9.66928 7.76714 686.057 235.31 938.999 913.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000512 1024 240 448 24480 2.34829 1.58685 17.8212 81.8823 103.742 103.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.001024 1024 130 416 16920 0.69312 4.64851 26.3268 31.7106 31.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 3.2e-05 1024 190 480 541440 54.4576 26.8822 346.151 835.37 1263.05 1263.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.001024 2048 650 1920 12160 1.66061 69.9437 52.2938 123.951 124.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 0.000128 4096 110 1888 128512 23.0359 28.3484 1614.89 837.565 2503.92 2503.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 3.2e-05 1024 540 1920 425984 75.2707 26.8276 1254.58 835.757 2192.66 2192.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.000128 2048 530 1024 120832 23.3948 14.3443 387.553 418.312 843.737 843.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 0.000512 4096 210 1440 22272 6.60986 141.966 209.488 358.108 358.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.000512 512 170 288 4096 3.22912 0.773632 1.6455 25.5916 31.4199 31.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 0.000256 2048 220 9280 53248 9.60998 7.01712 1163.94 209.344 1390.01 1390.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000512 1024 240 448 25600 2.40496 1.67008 30.6596 83.8871 118.723 118.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.001024 1024 130 416 17152 0.69456 7.97696 26.3248 35.0394 35.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 3.2e-05 1024 190 480 540672 54.391 26.837 586.173 835.823 1503.42 1503.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.001024 2048 650 1920 12032 1.65907 51.1503 52.2625 105.127 105.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 0.000128 4096 110 1888 128000 23.0633 28.3261 1087.83 836.313 1975.61 1975.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 3.2e-05 1024 540 1920 425984 75.235 26.8225 850.492 835.33 1788.1 1788.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.000128 2048 530 1024 120832 23.4079 14.3564 262.843 418.406 719.146 719.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 0.000512 4096 210 1440 22016 6.58029 93.8824 208.644 309.149 309.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 500 0.000512 512 170 288 0 0.658912 0.00432 22.6525 23.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 0.000256 2048 220 9280 53248 9.61933 7.72035 786.61 232.188 1036.32 1013.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000512 1024 240 448 24576 2.36621 1.61405 20.2972 82.7704 107.151 107.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.001024 1024 130 416 16896 0.690176 5.39066 26.1341 32.2585 32.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 3.2e-05 1024 190 480 540672 54.4017 26.8206 396.809 835.437 1313.66 1313.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.001024 2048 650 1920 11904 1.66093 42.4202 52.2939 96.428 96.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 0.000128 4096 110 1888 127488 23.0445 28.3132 995.51 834.826 1881.77 1881.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 3.2e-05 1024 540 1920 417792 74.7517 26.4423 748.053 825.069 1674.54 1674.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.000128 2048 530 1024 116736 23.4165 14.2849 230.091 413.378 681.304 681.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 0.000512 4096 210 1440 21888 6.57885 86.2842 208.781 301.688 301.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 500 0.000512 512 170 288 0 0.78512 0.004096 26.538 27.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 0.000256 2048 220 9280 52224 9.5273 7.73587 697.79 233.814 949.053 921.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000512 1024 240 448 24576 2.40701 1.65066 17.9022 82.5091 104.577 104.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.001024 1024 130 416 16896 0.69296 4.92755 26.3231 31.9878 32.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 3.2e-05 1024 190 480 528384 54.4026 26.438 347.934 825.082 1254.05 1254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 0.001024 2048 650 1920 12352 1.66707 55.4253 52.5077 109.65 109.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 0.000128 4096 110 1880 128896 23.1054 28.3365 2008.79 837.642 2897.95 2898.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 3.2e-05 1024 540 1920 421888 76.4127 26.8775 976.908 837.665 1918.08 1918.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.000128 2048 530 1040 122112 23.3724 14.3641 482.297 418.926 939.089 939.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 670 0.000512 4096 210 1440 22400 6.61907 213.203 209.453 429.32 429.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 0.000512 512 170 280 4096 3.41386 0.832 1.44816 26.9257 32.8025 32.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 0.000256 2048 220 9280 53888 9.62726 7.03898 909.429 209.575 1135.78 1135.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 840 0.000512 1024 240 440 25728 2.40742 1.66707 31.3123 85.4343 120.93 121.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.001024 1024 130 400 17312 0.719776 5.90029 26.2746 32.939 32.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 3.2e-05 1024 190 480 539648 55.282 26.9066 634.688 837.772 1554.84 1554.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 0.001024 2048 650 1920 12288 1.66326 36.8944 52.4782 91.091 91.1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 0.000128 4096 110 1880 128896 23.1424 28.3463 1855.93 838.812 2746.32 2746.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 3.2e-05 1024 540 1920 417792 76.7067 26.8203 631.985 835.855 1571.59 1571.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.000128 2048 530 1040 121856 23.4538 14.4031 449.45 419.49 906.942 907.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 670 0.000512 4096 210 1440 22336 6.61504 211.845 209.525 428.029 428.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 0.000512 512 170 280 4096 3.41146 0.829216 1.38208 27.1153 32.9241 33.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 0.000256 2048 220 9280 53504 9.59018 7.01043 580.433 209.221 806.362 806.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 840 0.000512 1024 240 440 25600 2.40234 1.66896 26.4204 82.9839 113.575 113.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.001024 1024 130 400 17280 0.71312 3.83283 26.3017 30.8887 30.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 3.2e-05 1024 190 480 538624 55.4592 26.8866 602.007 838.684 1523.23 1523.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.001024 2048 650 1920 12320 1.66077 61.0243 52.4459 115.184 115.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 0.000128 4096 110 1880 128880 23.1524 28.4019 1433.82 837.794 2323.25 2323.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 3.2e-05 1024 540 1920 422400 76.4967 26.9427 1099.63 837.702 2040.98 2041.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.000128 2048 530 1040 122240 23.4018 14.431 352.648 419.094 809.704 809.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 670 0.000512 4096 210 1440 22400 6.62707 241.818 209.523 458.011 458.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 0.000512 512 170 280 2560 3.46058 0.820704 0.95888 28.3265 33.7506 33.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 0.000256 2048 220 9280 53920 9.66704 7.04778 1035.64 209.618 1262.08 1262.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000512 1024 240 440 25760 2.39818 1.66269 34.9564 84.0622 123.18 123.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.001024 1024 130 400 17320 0.699648 6.73802 26.3002 33.7788 33.8415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 3.2e-05 1024 190 480 538880 55.2071 26.9496 506.691 839.403 1428.44 1428.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.001024 2048 650 1920 12240 1.66093 40.6385 52.3467 94.7006 94.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 0.000128 4096 110 1880 128800 23.0898 28.376 911.7 838.13 1801.37 1801.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 3.2e-05 1024 540 1920 419840 76.7867 26.9243 716.307 837.851 1658.09 1658.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.000128 2048 530 1040 122240 23.3705 14.3974 508.784 419.159 965.843 965.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 670 0.000512 4096 210 1440 22320 6.61504 238.754 209.334 454.746 454.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 0.000512 512 170 280 2560 3.4552 0.81664 0.886496 27.1617 32.5069 32.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 0.000256 2048 220 9280 53440 9.5641 7.00656 652.039 208.893 877.604 877.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000512 1024 240 440 25600 2.38973 1.64634 29.319 83.5259 116.98 117.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.001024 1024 130 400 17280 0.696544 4.3881 26.2984 31.4265 31.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 3.2e-05 1024 190 480 537600 55.1006 26.9243 324.101 837.989 1244.3 1244.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 0.001024 2048 650 1920 12240 1.65747 33.6213 52.5045 87.8362 87.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 0.000128 4096 110 1880 128640 23.1916 28.3849 1993.29 838.295 2883.25 2883.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 3.2e-05 1024 540 1920 414720 77.1707 26.8733 584.945 835.271 1524.48 1524.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.000128 2048 530 1040 120960 23.4744 14.3845 500.665 417.928 956.578 956.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 670 0.000512 4096 210 1440 22320 6.63142 234.743 209.803 451.22 451.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 500 0.000512 512 170 280 0 0.817664 0.004096 27.5012 28.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 0.000256 2048 220 9280 53280 9.63258 7.91853 532.869 236.702 787.305 758.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 840 0.000512 1024 240 440 25440 2.41251 1.66416 29.0552 83.8057 117.04 117.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.001024 1024 130 400 17160 0.695584 3.70342 26.2172 30.6568 30.7159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 3.2e-05 1024 190 480 533760 55.6067 26.8686 598.639 835.254 1516.55 1516.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.001024 2048 650 1920 12336 1.66768 58.3229 52.5647 112.611 112.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 0.000128 4096 110 1880 128928 23.0856 28.3873 1311.96 838.898 2202.4 2202.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 3.2e-05 1024 540 1920 420864 76.5108 26.8902 1013.55 837.215 1954.39 1954.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.000128 2048 530 1040 121728 23.3526 14.3885 321.224 418.756 777.852 777.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 670 0.000512 4096 210 1440 22368 6.61869 203.941 209.607 420.21 420.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.000512 512 170 280 3072 3.42432 0.820288 1.04947 27.9824 33.4567 33.5965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 0.000256 2048 220 9280 53760 9.62602 7.03075 952.77 209.522 1179.05 1179.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000512 1024 240 440 25728 2.40307 1.66707 24.6271 83.7797 112.579 112.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.001024 1024 130 400 17280 0.69632 6.14298 26.284 33.1649 33.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 3.2e-05 1024 190 480 537600 55.2052 26.8937 467.112 839.031 1388.43 1388.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.001024 2048 650 1920 12288 1.66973 37.9314 52.5267 92.1793 92.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 0.000128 4096 110 1880 128832 23.0312 28.3447 857.696 837.979 1747.13 1747.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 3.2e-05 1024 540 1920 417792 76.0596 26.7246 668.667 832.487 1604.16 1604.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.000128 2048 530 1040 121344 23.3509 14.3811 210.795 418.563 667.22 667.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 670 0.000512 4096 210 1440 22272 6.61322 206.144 209.183 421.985 422.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 500 0.000512 512 170 280 0 0.77824 0.005408 25.408 26.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 0.000256 2048 220 9280 53760 9.5847 7.84589 621.641 234.888 874.143 847.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000512 1024 240 440 25344 2.39542 1.6616 16.0938 82.4335 102.685 102.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.001024 1024 130 400 17184 0.690624 4.13491 26.1957 31.0633 31.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 3.2e-05 1024 190 480 537600 55.0451 26.8567 306.227 836.598 1224.91 1225.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.001024 2048 650 1920 12240 1.66717 31.7024 52.5679 85.9886 86.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 0.000128 4096 110 1880 128736 23.0704 28.3824 702.433 838.931 1592.89 1592.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 3.2e-05 1024 540 1920 414720 75.8753 26.5798 552.783 829.174 1484.63 1484.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.000128 2048 530 1040 120960 23.357 14.4732 172.501 418.052 628.513 628.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 670 0.000512 4096 210 1440 22176 6.60173 202.174 209.101 417.918 417.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 500 0.000512 512 170 280 0 0.779648 0.004704 27.17 28.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 0.000256 2048 220 9280 53568 9.58029 7.80022 509.81 236.429 763.798 735.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000512 1024 240 440 25344 2.38643 1.64282 24.4857 82.0467 110.661 110.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.001024 1024 130 400 17136 0.690176 3.42208 26.2206 30.3755 30.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 3.2e-05 1024 190 480 534528 55.1594 26.835 251.946 835.339 1169.47 1169.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.001024 2048 650 1920 12320 1.65728 77.5496 52.4975 131.759 131.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 0.000128 4096 110 1880 128800 23.1326 28.3894 1868.32 837.792 2757.72 2757.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 3.2e-05 1024 540 1920 419328 76.8009 26.9347 1457.54 836.435 2397.94 2398.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.000128 2048 530 1040 121856 23.3884 14.4139 461.765 418.639 918.344 918.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 0.000512 4096 210 1440 22400 6.61504 164.049 209.631 380.338 380.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.000512 512 170 280 1792 3.43117 0.79872 0.967744 25.4511 30.8301 30.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 0.000256 2048 220 9280 53760 9.63846 7.06765 1357.38 209.347 1583.54 1583.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000512 1024 240 440 25760 2.41264 1.6711 35.9865 82.8181 122.99 123.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.001024 1024 130 400 17304 0.696416 9.02339 26.2984 36.0606 36.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 3.2e-05 1024 190 480 537600 55.2323 26.9552 681.067 838.698 1602.15 1602.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.001024 2048 650 1920 12208 1.65885 49.4333 52.3889 103.534 103.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 0.000128 4096 110 1880 128800 23.0797 28.3763 1179.25 838.783 2069.57 2069.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 3.2e-05 1024 540 1920 415744 77.0966 26.8943 902.589 837.182 1843.98 1844.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.000128 2048 530 1040 121856 23.3363 14.4589 290.076 418.88 746.887 747.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 670 0.000512 4096 210 1440 22288 6.61062 314.63 209.508 530.794 530.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 500 0.000512 512 170 280 0 0.746944 0.00432 25.7516 26.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 0.000256 2048 220 9280 53760 9.61904 7.81171 853.285 235.415 1106.32 1079.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000512 1024 240 440 25088 2.39302 1.64659 22.1705 82.4838 108.799 108.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.001024 1024 130 400 17248 0.69632 5.66774 26.3255 32.7344 32.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 3.2e-05 1024 190 480 537600 55.0999 26.9496 423.663 837.271 1343.19 1343.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.001024 2048 650 1920 12096 1.65194 41.6734 52.2396 95.6204 95.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 0.000128 4096 110 1880 128352 23.1158 28.3856 960.238 837.924 1849.74 1849.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 3.2e-05 1024 540 1920 419328 76.8166 26.9244 763.115 837.292 1704.37 1704.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.000128 2048 530 1040 120960 23.4996 14.398 236.713 419.404 694.147 694.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 670 0.000512 4096 210 1440 22176 6.60541 314.046 209.203 529.902 529.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 500 0.000512 512 170 280 0 0.79744 0.00576 25.9564 26.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 0.000256 2048 220 9280 53760 9.64842 7.84656 694.213 235.778 947.668 920.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000512 1024 240 440 24864 2.39181 1.63136 17.7507 82.781 104.653 104.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.001024 1024 130 400 17136 0.691968 4.51533 26.2458 31.4956 31.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 3.2e-05 1024 190 480 537600 55.2302 26.9323 346.747 837.287 1266.38 1266.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.001024 2048 650 1920 12288 1.66461 74.1838 52.4693 128.37 128.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 0.000128 4096 110 1880 128896 23.0687 28.3443 1739.37 838.617 2629.49 2629.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 3.2e-05 1024 540 1920 417792 76.551 26.8252 1332.6 835.696 2271.9 2272.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.000128 2048 530 1040 121856 23.3695 14.3504 428.763 421.509 888.127 888.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 0.000512 4096 210 1440 22336 6.61622 151.826 209.485 367.973 368.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.000512 512 170 280 4096 3.41555 0.829632 1.56867 26.3351 32.3303 32.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 0.000256 2048 220 9280 53504 9.57517 7.01424 1242.47 209.18 1468.35 1468.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000512 1024 240 440 25600 2.40358 1.66966 32.8697 82.7058 119.748 119.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.001024 1024 130 400 17280 0.698432 8.34774 26.3015 35.393 35.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 3.2e-05 1024 190 480 538624 55.0012 26.881 628.456 840.376 1550.9 1551.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.001024 2048 650 1920 12160 1.65683 47.6341 52.2596 101.607 101.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 0.000128 4096 110 1880 128512 23.0588 28.3238 1114.35 837 2002.82 2002.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 3.2e-05 1024 540 1920 417792 76.5704 26.8211 829.287 835.159 1768.06 1768.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.000128 2048 530 1040 120832 23.3735 14.4515 271.975 417.892 727.829 727.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 0.000512 4096 210 1440 22272 6.6144 97.5447 209.333 313.536 313.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 500 0.000512 512 170 280 0 0.775552 0.00464 24.9258 25.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 0.000256 2048 220 9280 53248 9.61632 7.80224 757.16 234.122 1008.89 983.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000512 1024 240 440 25600 2.40339 1.67379 20.5464 82.3309 107.064 107.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.001024 1024 130 400 17152 0.689856 5.28384 26.1959 32.213 32.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 3.2e-05 1024 190 480 536576 54.991 26.826 394.686 835.152 1311.86 1312.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.001024 2048 650 1920 12096 1.66186 38.4808 52.2562 92.4529 92.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 0.000128 4096 110 1880 128640 23.0552 28.3511 902.676 837.338 1791.5 1791.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 3.2e-05 1024 540 1920 405504 76.4834 26.4365 657.665 824.357 1585.16 1585.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.000128 2048 530 1040 119808 23.3736 14.3446 219.324 416.689 673.87 673.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 670 0.000512 4096 210 1440 22080 6.57786 277.85 208.643 493.117 493.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 500 0.000512 512 170 280 0 0.777056 0.005344 26.5109 27.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 0.000256 2048 220 9280 52992 9.58493 7.79974 621.855 235.197 874.624 847.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000512 1024 240 440 24576 2.39382 1.64294 16.4256 82.6347 103.199 103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.001024 1024 130 400 17088 0.690336 4.47475 26.1901 31.3954 31.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 3.2e-05 1024 190 480 534528 54.8302 26.7304 318.651 832.473 1232.88 1233.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.001024 2048 650 1920 12312 1.66691 74.8569 52.5057 129.081 129.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 0.000128 4096 110 1880 128736 23.1134 28.3773 1777.44 837.565 2666.57 2666.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 3.2e-05 1024 540 1920 419328 76.4119 26.8645 1383.93 834.25 2321.67 2321.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.000128 2048 530 1040 122112 23.4043 14.3833 439.488 418.978 896.389 896.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 0.000512 4096 210 1440 22320 6.61501 155.514 209.254 371.427 371.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 500 0.000512 512 170 280 0 0.775008 0.008192 25.3318 26.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 0.000256 2048 220 9280 53856 9.64134 7.85968 1301.43 234.935 1554.05 1527.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000512 1024 240 440 25632 2.40534 1.66298 33.7761 83.835 121.783 121.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.001024 1024 130 400 17280 0.696832 8.61434 26.2839 35.6377 35.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 3.2e-05 1024 190 480 539136 55.2274 26.9391 646.344 837.386 1566.09 1566.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.001024 2048 650 1920 12240 1.66925 52.1605 52.5557 106.438 106.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 0.000128 4096 110 1880 128736 23.0857 28.3894 1161.72 838.705 2051.97 2052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 3.2e-05 1024 540 1920 414720 75.8384 26.583 886.378 828.906 1817.91 1818.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.000128 2048 530 1040 120960 23.3561 14.3668 284.188 417.899 739.943 740.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 0.000512 4096 210 1440 22176 6.59462 101.135 209.057 316.828 316.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 500 0.000512 512 170 280 0 0.774112 0.005472 25.4014 26.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 0.000256 2048 220 9280 53568 9.58874 8.03494 839.817 234.612 1092.23 1066.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000512 1024 240 440 25344 2.3911 1.64262 21.9872 82.9786 109.104 109.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.001024 1024 130 400 17136 0.692224 5.59184 26.216 32.5426 32.5993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 3.2e-05 1024 190 480 534528 55.1403 26.8375 413.657 835.083 1330.91 1331.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.001024 2048 650 1920 12096 1.65501 0 52.31 53.9791 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.001024 2048 650 1920 12096 1.6664 40.5214 52.5234 94.7635 94.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 0.000128 4096 110 1880 127872 23.0154 28.3238 906.417 835.911 1793.74 1793.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 3.2e-05 1024 540 1920 405504 75.3318 26.2394 681.528 816.255 1599.57 1599.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.000128 2048 530 1040 119808 23.1988 14.3426 221.425 414.949 674.046 674.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 670 0.000512 4096 210 1440 21888 6.55421 251.113 208.159 465.871 465.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 500 0.000512 512 170 280 0 0.78032 0.004544 25.0413 25.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 0.000256 2048 220 9280 52992 9.53437 7.78042 654.854 232.977 905.327 879.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000512 1024 240 440 24192 2.38627 1.62224 16.5827 81.0096 101.705 101.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.001024 1024 130 400 16992 0.690752 4.35814 26.1939 31.2844 31.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 3.2e-05 1024 190 480 525312 55.2092 26.5564 319.189 828.607 1229.75 1229.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.001024 2048 650 1920 12240 1.66355 73.368 52.3877 127.47 127.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 0.000128 4096 110 1880 128800 23.0815 28.3928 1678.52 838.791 2568.87 2568.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 3.2e-05 1024 540 1920 419840 76.7365 26.9268 1292.21 838.669 2234.75 2234.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.000128 2048 530 1040 122240 23.3346 14.3749 413.728 419.596 871.162 871.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 0.000512 4096 210 1440 22320 6.61469 146.482 209.502 362.642 362.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.000512 512 170 280 2560 3.45539 0.816608 1.2424 26.6224 32.3123 32.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 0.000256 2048 220 9280 53440 9.56918 7.00893 1209.64 209.067 1435.39 1435.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000512 1024 240 440 25600 2.39274 1.65104 31.605 84.5428 120.289 120.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.001024 1024 130 400 17280 0.694912 7.98586 26.3225 35.0444 35.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 3.2e-05 1024 190 480 537600 55.1346 26.918 599.717 840.076 1522.03 1522.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.001024 2048 650 1920 12160 1.66106 50.2476 52.3326 104.297 104.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 0.000128 4096 110 1880 128320 23.0245 28.3382 1135.82 836.594 2023.87 2023.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 3.2e-05 1024 540 1920 419840 76.562 26.8821 879.24 837.732 1820.64 1820.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.000128 2048 530 1040 120320 23.2335 14.3395 276.292 415.815 729.814 729.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 0.000512 4096 210 1440 22240 6.61392 98.7349 209.282 314.676 314.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 500 0.000512 512 170 280 0 0.746112 0.005632 24.7111 25.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 0.000256 2048 220 9280 53120 9.54976 7.75424 819.448 233.522 1070.46 1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000512 1024 240 440 24960 2.37914 1.6384 21.1772 81.4059 106.705 106.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.001024 1024 130 400 17120 0.689856 5.4239 26.1886 32.3454 32.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 3.2e-05 1024 190 480 537600 54.9863 26.8825 406.857 837.718 1326.65 1326.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.001024 2048 650 1920 12000 1.65478 44.3925 52.1236 98.2254 98.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 0.000128 4096 110 1880 128640 23.0858 28.3816 954.335 837.992 1843.88 1843.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 3.2e-05 1024 540 1920 399360 77.428 26.4755 703.781 824.181 1632.09 1632.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.000128 2048 530 1040 120960 23.3837 14.3717 233.989 417.799 689.672 689.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 0.000512 4096 210 1440 22080 6.59453 82.3235 208.869 297.829 297.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 500 0.000512 512 170 280 0 0.82176 0.004192 26.4704 27.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 0.000256 2048 220 9280 52800 9.62771 7.88726 684.894 235.768 938.364 911.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000512 1024 240 440 24960 2.38979 1.64864 17.7556 81.8321 103.731 103.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.001024 1024 130 400 17040 0.690176 4.65626 26.1876 31.5743 31.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 3.2e-05 1024 190 480 529920 55.5836 26.8475 337.82 834.473 1254.92 1255.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.001024 2048 650 1920 11840 1.65152 39.3432 51.9644 93.0128 93.0715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 0.000128 4096 110 1880 128000 23.0588 28.3341 951.155 836.759 1839.38 1839.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 3.2e-05 1024 540 1920 409600 75.9838 26.4411 700.405 825.208 1628.26 1628.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.000128 2048 530 1040 117760 23.2765 14.2741 224.098 413.32 675.102 675.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 0.000512 4096 210 1440 22080 6.61101 82.4015 209.535 298.591 298.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.001024 2048 650 1920 12288 1.66781 71.248 52.565 125.536 125.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 0.000128 4096 110 1880 128832 23.0418 28.3459 1592.85 838.525 2482.85 2482.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 3.2e-05 1024 540 1920 417792 76.0452 26.738 1198.83 833.129 2134.97 2135.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.000128 2048 530 1040 121344 23.3613 14.36 386.694 418.958 843.526 843.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 0.000512 4096 210 1440 22272 6.61706 138.902 209.324 354.888 354.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 500 0.000512 512 170 280 0 0.775904 0.004896 25.5429 26.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 0.000256 2048 220 9280 53760 9.59987 7.81408 1152.87 235.167 1405.64 1379.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000512 1024 240 440 25344 2.39446 1.66205 29.6117 82.7568 116.532 116.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.001024 1024 130 400 17184 0.695712 7.56736 26.212 34.5181 34.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 3.2e-05 1024 190 480 537600 55.0402 27.1114 560.963 837.219 1480.53 1480.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.001024 2048 650 1920 12096 1.65747 48.593 52.2587 102.562 102.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 0.000128 4096 110 1880 128640 23.0495 28.33 1125.06 837.341 2013.86 2013.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 3.2e-05 1024 540 1920 405504 76.4565 26.4397 837.191 824.386 1764.69 1764.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.000128 2048 530 1040 119808 23.3756 14.35 273.051 416.704 727.61 727.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 0.000512 4096 210 1440 22080 6.58227 97.0423 208.64 312.307 312.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 500 0.000512 512 170 280 0 0.775936 0.004512 25.344 26.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 0.000256 2048 220 9280 52992 9.58134 7.83334 810.294 234.018 1061.91 1035.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000512 1024 240 440 24576 2.39338 1.64454 20.6066 81.5835 106.331 106.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.001024 1024 130 400 17088 0.690176 5.51869 26.1934 32.4431 32.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 3.2e-05 1024 190 480 534528 54.8282 26.7282 398.641 832.48 1312.86 1313.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.001024 2048 650 1920 12096 1.66704 41.619 53.019 96.3575 96.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 0.000128 4096 110 1880 127872 22.993 28.3218 921.965 843.809 1817.17 1817.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 3.2e-05 1024 540 1920 405504 75.3588 26.2284 694.027 823.974 1619.81 1619.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.000128 2048 530 1040 119808 23.2139 14.3237 225.248 418.872 681.786 681.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 0.000512 4096 210 1440 21888 6.55155 80.2465 210.126 296.968 297.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 500 0.000512 512 170 280 0 0.778656 0.004096 26.6568 27.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 0.000256 2048 220 9280 52992 9.53677 7.74474 667.684 236.557 921.705 894.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000512 1024 240 440 24192 2.3871 1.62262 16.7647 82.5422 103.423 103.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.001024 1024 130 400 16992 0.692672 4.43802 26.4417 31.6154 31.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 3.2e-05 1024 190 480 525312 55.2115 26.5544 324.833 837.795 1244.59 1244.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.001024 2048 650 1920 11904 1.6607 38.0465 52.2985 92.0583 92.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 0.000128 4096 110 1880 127488 23.0484 28.3128 864.069 834.937 1750.45 1750.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 3.2e-05 1024 540 1920 393216 78.251 26.4433 631.02 825.249 1561.18 1561.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.000128 2048 530 1040 116736 23.4068 14.2881 207.344 413.426 658.6 658.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 0.000512 4096 210 1440 21888 6.5784 76.4716 208.81 291.9 291.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 500 0.000512 512 170 280 0 0.78272 0.004832 26.5391 27.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 0.000256 2048 220 9280 52224 9.52835 7.73667 614.765 233.842 866.051 838.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000512 1024 240 440 24576 2.41043 1.6519 16.6491 83.5693 104.383 104.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.001024 1024 130 400 16896 0.690496 4.34781 26.2124 31.2946 31.3469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 3.2e-05 1024 190 480 528384 54.3585 26.4434 306.869 825.174 1213.03 1213.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.001024 2048 650 1920 12200 1.65782 71.5798 52.2945 125.588 125.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 0.000128 4096 110 1880 128600 23.2108 28.412 1634.17 837.473 2523.34 2523.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 3.2e-05 1024 540 1920 416000 76.639 26.8147 1252.16 832.923 2188.75 2188.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.000128 2048 530 1040 121600 23.5012 14.453 401.884 418.922 858.891 859.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 0.000512 4096 210 1440 22300 6.61814 144.217 209.361 360.238 360.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.000512 512 170 280 3200 3.43162 0.820992 1.48701 26.0024 31.9202 32.0658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 0.000256 2048 220 9280 53600 9.66509 7.05875 1188.14 209.618 1414.58 1414.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000512 1024 240 440 25600 2.40506 1.65926 31.0332 82.7286 117.926 118.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.001024 1024 130 400 17200 0.694208 7.8841 26.2247 34.8452 34.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 3.2e-05 1024 190 480 537600 55.2473 26.9556 587.44 837.214 1507.05 1507.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.001024 2048 650 1920 12000 1.64454 52.2404 52.0204 105.961 106.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 0.000128 4096 110 1880 128400 23.1376 28.3989 1112.53 837.873 2002.02 2002.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 3.2e-05 1024 540 1920 409600 76.1416 26.5017 840.27 824.239 1767.37 1767.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.000128 2048 530 1040 120000 23.4693 14.4485 271.654 416.88 726.584 726.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 0.000512 4096 210 1440 22200 6.61974 97.1223 209.329 313.115 313.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 500 0.000512 512 170 280 0 0.820192 0.006048 27.4994 28.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 0.000256 2048 220 9280 52800 9.6289 7.85693 794.539 236.279 1048.5 1020.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000512 1024 240 440 24800 2.39651 1.63814 20.9843 83.3302 108.451 108.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.001024 1024 130 400 17000 0.688384 5.40374 26.0831 32.2175 32.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 3.2e-05 1024 190 480 531200 55.3671 26.8048 395.01 832.934 1310.3 1310.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.001024 2048 650 1920 12000 1.65888 43.4134 52.3389 97.463 97.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 0.000128 4096 110 1880 127800 23.171 28.4056 985.861 836.001 1873.52 1873.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 3.2e-05 1024 540 1920 403200 77.0079 26.5687 714.788 825.155 1643.74 1643.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.000128 2048 530 1040 117600 23.4127 14.3249 230.597 413.253 681.72 681.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 0.000512 4096 210 1440 21900 6.56026 83.1385 208.45 298.193 298.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.001024 2048 650 1920 11600 1.63597 39.4301 51.5341 92.6541 92.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 0.000128 4096 110 1880 127200 23.0563 28.3527 877.848 835.47 1764.81 1764.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 3.2e-05 1024 540 1920 409600 76.0419 26.4753 669.306 825.304 1597.35 1597.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.000128 2048 530 1040 118400 23.2608 14.3165 213.788 413.527 665.022 665.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 0.000512 4096 210 1440 22000 6.62733 78.4015 209.532 294.612 294.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 0.001024 2048 650 1920 12352 1.66358 61.246 52.5145 115.475 115.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 0.000128 4096 110 1872 128896 23.0482 28.3421 2260.79 837.816 3150.08 3150.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 3.2e-05 1024 540 1920 425984 75.6705 26.8818 1055.83 838.253 1996.85 1997.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.000128 2048 530 1056 122112 23.3333 14.3812 526.845 419.187 983.881 983.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 670 0.000512 4096 210 1440 22400 6.61299 242.179 209.491 458.327 458.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 0.000512 512 170 288 3072 3.46653 0.830656 1.26934 26.4218 32.1706 32.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 0.000256 2048 220 9264 53376 9.62045 7.03898 972.413 209.625 1198.81 1198.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 840 0.000512 1024 240 432 26112 2.38803 1.66486 34.0301 83.1816 121.367 121.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.001024 1024 130 432 17152 0.718688 6.8465 26.2985 33.9062 33.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 3.2e-05 1024 190 480 543744 54.5118 26.8772 688.902 842.006 1612.48 1612.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 0.001024 2048 650 1920 12288 1.66333 38.3731 52.4285 92.5165 92.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 0.000128 4096 110 1872 128896 23.0966 28.3402 2094.34 838 2983.85 2983.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 3.2e-05 1024 540 1920 421888 75.9094 26.8206 688.701 835.628 1627.27 1627.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.000128 2048 530 1056 121856 23.4028 14.3461 487.942 419.089 944.91 945.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 670 0.000512 4096 210 1440 22336 6.61709 240.194 209.326 456.182 456.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 0.000512 512 170 288 2048 3.52154 0.82864 0.962752 27.5124 33.0036 33.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 0.000256 2048 220 9264 52992 9.60381 7.01069 619.706 209.016 845.44 845.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 840 0.000512 1024 240 432 26112 2.39261 1.66813 28.7257 84.6991 117.587 117.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.001024 1024 130 432 17088 0.713664 4.51062 26.2536 31.521 31.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 3.2e-05 1024 190 480 542720 54.8245 26.8854 600.549 839.756 1522.2 1522.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 0.001024 2048 650 1920 12288 1.66621 31.917 52.5632 86.2014 86.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 0.000128 4096 110 1872 128832 23.0775 28.3401 2045.77 838.654 2935.93 2936.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 3.2e-05 1024 540 1920 417792 76.082 26.7307 569.006 833.159 1505.2 1505.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 0.000128 2048 530 1056 121344 23.3815 14.3316 476.877 418.889 933.61 933.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 670 0.000512 4096 210 1440 22272 6.61094 240.428 209.357 456.438 456.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 500 0.000512 512 170 288 0 0.772096 0.004064 27.1601 28.0174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 0.000256 2048 220 9264 52992 9.60816 7.80544 514.122 236.805 768.525 740.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 840 0.000512 1024 240 432 25728 2.39021 1.6609 27.017 83.6854 114.857 114.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.001024 1024 130 432 17088 0.69664 3.72947 26.3214 30.7917 30.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 3.2e-05 1024 190 480 540672 54.8651 26.8636 631.233 837.26 1550.42 1550.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.001024 2048 650 1920 12320 1.65888 58.2348 52.4961 112.442 112.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 0.000128 4096 110 1872 128880 23.1472 28.3993 1310.73 838.561 2200.93 2201.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 3.2e-05 1024 540 1920 424960 76.1042 26.9455 1027.77 838.474 1969.51 1969.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.000128 2048 530 1056 122240 23.4044 14.3938 323.404 419.438 780.773 780.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 670 0.000512 4096 210 1440 22400 6.62781 208.508 209.715 424.894 424.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 0.000512 512 170 288 2560 3.47216 0.81712 0.922752 26.7624 32.1547 32.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 0.000256 2048 220 9264 53440 9.67446 7.06442 944.76 209.812 1171.41 1171.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000512 1024 240 432 26080 2.39805 1.66157 31.9453 83.1105 119.216 119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.001024 1024 130 432 17120 0.696896 6.63962 26.2873 33.6658 33.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 3.2e-05 1024 190 480 544000 54.5682 27.1429 475.093 838.461 1395.45 1395.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.001024 2048 650 1920 12240 1.66502 37.803 52.3763 91.902 91.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 0.000128 4096 110 1872 128800 23.0887 28.4131 856.91 838.719 1747.21 1747.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 3.2e-05 1024 540 1920 424960 75.9373 26.9209 677.463 838.322 1618.87 1619.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.000128 2048 530 1056 122240 23.3436 14.414 212.433 419.394 669.721 669.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 670 0.000512 4096 210 1440 22320 6.62157 207.258 209.451 423.377 423.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 0.000512 512 170 288 2560 3.4527 0.820512 0.837056 26.6208 31.9181 32.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 0.000256 2048 220 9264 53120 9.58906 7.01898 613.352 209.027 839.098 839.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000512 1024 240 432 25920 2.3831 1.64717 26.18 82.046 112.359 112.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.001024 1024 130 432 17040 0.692704 4.43187 26.2228 31.3921 31.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 3.2e-05 1024 190 480 542720 54.5479 26.9282 310.072 838.308 1230.04 1230.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 0.001024 2048 650 1920 12240 1.65862 31.3897 52.4998 85.6015 85.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 0.000128 4096 110 1872 128640 23.2112 28.3849 1785.49 838.528 2675.69 2675.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 3.2e-05 1024 540 1920 422400 76.0075 26.8677 561.973 835.239 1500.31 1500.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.000128 2048 530 1056 120960 23.4862 14.3945 453.363 417.918 909.295 909.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 670 0.000512 4096 210 1440 22320 6.63517 207.591 209.742 424.01 424.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 500 0.000512 512 170 288 0 0.817792 0.005344 27.9987 28.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 0.000256 2048 220 9264 52800 9.64122 7.84653 498.753 237.194 753.615 724.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 840 0.000512 1024 240 432 25920 2.40845 1.66502 26.158 79.6387 109.972 110.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.001024 1024 130 432 17040 0.69632 3.6399 26.2923 30.6696 30.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 3.2e-05 1024 190 480 541440 54.7374 26.8722 552.285 835.23 1469.32 1469.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.001024 2048 650 1920 12336 1.66502 75.76 52.5264 130.003 130.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 0.000128 4096 110 1872 128928 23.0739 28.38 1804.14 838.218 2693.89 2693.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 3.2e-05 1024 540 1920 423936 75.9014 26.8965 1431.41 836.543 2370.98 2371.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.000128 2048 530 1056 121728 23.3275 14.3625 446.694 418.608 903.119 903.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 670 0.000512 4096 210 1440 22368 6.60986 308.133 209.442 524.23 524.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.000512 512 170 288 3072 3.42621 0.817152 1.2609 27.6709 33.3604 33.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 0.000256 2048 220 9264 53184 9.6207 7.03968 1309.14 209.421 1535.33 1535.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000512 1024 240 432 26112 2.39824 1.66579 34.64 83.7941 122.598 122.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.001024 1024 130 432 17136 0.692224 9.41792 26.3002 36.452 36.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 3.2e-05 1024 190 480 542208 54.4691 26.8881 670.979 836.591 1589.12 1589.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.001024 2048 650 1920 12288 1.66688 48.2636 52.524 102.508 102.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 0.000128 4096 110 1872 128832 23.0195 28.3391 1140.15 837.985 2029.57 2029.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 3.2e-05 1024 540 1920 417792 75.9763 26.7264 896.849 832.506 1832.27 1832.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.000128 2048 530 1056 121344 23.3516 14.4883 280.645 418.568 737.181 737.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 670 0.000512 4096 210 1440 22272 6.6153 304.816 209.199 520.674 520.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 500 0.000512 512 170 288 0 0.775488 0.005568 24.9715 25.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 0.000256 2048 220 9264 52992 9.61357 7.85542 817.019 234.515 1069.19 1043.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000512 1024 240 432 25728 2.38845 1.66093 21.5121 83.1755 108.838 108.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.001024 1024 130 432 17088 0.691808 5.86819 26.2965 32.8984 32.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 3.2e-05 1024 190 480 540672 54.5829 26.8647 415.139 836.621 1333.39 1333.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.001024 2048 650 1920 12240 1.66467 41.0567 52.5533 95.3297 95.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 0.000128 4096 110 1872 128736 23.081 28.3791 920.437 838.716 1810.7 1810.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 3.2e-05 1024 540 1920 414720 75.8405 26.5774 728.274 828.902 1659.81 1659.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.000128 2048 530 1056 120960 23.3376 14.3761 226.487 417.907 682.243 682.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 670 0.000512 4096 210 1440 22176 6.60531 303.694 209.047 519.393 519.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 500 0.000512 512 170 288 0 0.774528 0.004096 24.9538 25.8158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 0.000256 2048 220 9264 52992 9.60499 7.85242 658.314 234.171 910.127 884.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000512 1024 240 432 25344 2.38522 1.64406 34.3992 82.8984 121.425 121.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.001024 1024 130 432 16992 0.692448 4.72474 26.2494 31.7093 31.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 3.2e-05 1024 190 480 539136 54.5045 26.837 335.216 835.755 1252.49 1252.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.001024 2048 650 1920 12096 1.66013 34.517 52.2997 88.5343 88.5965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 0.000128 4096 110 1872 128640 23.0584 28.3252 2563.16 838.099 3452.72 3452.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 3.2e-05 1024 540 1920 405504 76.4772 26.4404 612.987 824.957 1541.09 1541.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.000128 2048 530 1056 119808 23.3896 14.3277 568.239 417.045 1023.14 1023.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 670 0.000512 4096 210 1440 22080 6.57069 303.074 208.815 518.508 518.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 500 0.000512 512 170 288 0 0.778944 0.005024 26.6297 27.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 0.000256 2048 220 9264 52224 9.6231 7.79501 554.779 235.549 807.936 780.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000512 1024 240 432 25344 2.37808 1.64454 31.2809 81.97 117.375 117.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.001024 1024 130 432 16896 0.692224 4.0376 26.1884 30.9612 31.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 3.2e-05 1024 190 480 534528 54.8314 26.7272 282.146 833.279 1197.18 1197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.001024 2048 650 1920 12320 1.65632 73.3123 52.4997 127.521 127.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 0.000128 4096 110 1872 128800 23.1363 28.391 1672.3 837.787 2561.7 2561.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 3.2e-05 1024 540 1920 422912 76.1298 26.9225 1322.75 836.413 2262.43 2262.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.000128 2048 530 1056 121856 23.3919 14.3988 414.74 418.951 871.612 871.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 0.000512 4096 210 1440 22400 6.61958 146.94 209.627 363.231 363.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.000512 512 170 288 1792 3.43171 0.792448 0.895136 25.9353 31.2348 31.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 0.000256 2048 220 9264 53312 9.65222 7.08042 1208.06 209.337 1434.23 1434.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000512 1024 240 432 26208 2.40352 1.6704 32.2994 83.7904 120.267 120.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.001024 1024 130 432 17136 0.697984 8.6913 26.3071 35.7402 35.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 3.2e-05 1024 190 480 542976 54.5217 26.9625 620.026 836.575 1538.28 1538.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.001024 2048 650 1920 12208 1.66077 46.9008 52.3881 101.001 101.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 0.000128 4096 110 1872 128800 23.0854 28.3772 1066.63 838.773 1956.95 1957.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 3.2e-05 1024 540 1920 422912 76.0263 26.8948 833.511 837.18 1773.83 1773.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.000128 2048 530 1056 121856 23.3288 14.3813 263.772 418.883 720.495 720.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 0.000512 4096 210 1440 22288 6.61654 94.1752 209.496 310.331 310.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 500 0.000512 512 170 288 0 0.74352 0.005312 24.7082 25.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 0.000256 2048 220 9264 53312 9.6256 7.7816 763.291 234.368 1015.24 989.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000512 1024 240 432 25536 2.3783 1.64054 20.3188 82.8919 107.334 107.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.001024 1024 130 432 17024 0.692224 5.57933 26.2535 32.5671 32.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 3.2e-05 1024 190 480 541184 54.5828 26.8964 390.364 837.175 1309.21 1309.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.001024 2048 650 1920 12096 1.65171 38.6263 52.7027 93.0327 93.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 0.000128 4096 110 1872 128352 23.1262 28.3808 874.021 845.421 1771.02 1771.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 3.2e-05 1024 540 1920 419328 76.7828 26.9268 676.847 844.777 1625.55 1625.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.000128 2048 530 1056 120960 23.5018 14.4869 215.509 422.789 676.417 676.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 670 0.000512 4096 210 1440 22176 6.60669 270.258 211.08 487.991 488.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 500 0.000512 512 170 288 0 0.79872 0.006144 26.4358 27.3208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 0.000256 2048 220 9264 53088 9.67408 7.92166 626.133 238.136 882.051 854.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000512 1024 240 432 25536 2.37571 1.62867 16.7524 83.1605 104.018 104.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.001024 1024 130 432 16968 0.690464 4.56138 26.4848 31.7794 31.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 3.2e-05 1024 190 480 542976 54.519 26.9309 320.81 844.774 1247.22 1247.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.001024 2048 650 1920 12096 1.65923 33.4159 52.354 87.4827 87.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 0.000128 4096 110 1872 128576 23.0268 28.3341 791.595 837.641 1680.67 1680.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 3.2e-05 1024 540 1920 415744 75.4343 26.5114 622.129 827.151 1551.45 1551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.000128 2048 530 1056 121856 23.3179 14.3606 195.685 418.898 652.395 652.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 670 0.000512 4096 210 1440 22176 6.61421 268.79 209.358 484.804 484.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 500 0.000512 512 170 288 0 0.751936 0.005408 24.9347 25.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 0.000256 2048 220 9264 51968 9.53501 8.05715 553.575 232.565 803.917 778.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000512 1024 240 432 25088 2.3929 1.65043 28.8361 82.3954 115.374 115.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.001024 1024 130 432 16800 0.690176 3.95469 26.0814 30.7694 30.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 3.2e-05 1024 190 480 537600 55.0327 26.8672 288.146 836.752 1206.98 1207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.001024 2048 650 1920 12288 1.66298 69.6224 52.4694 123.806 123.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 0.000128 4096 110 1872 128896 23.0635 28.353 1621.08 838.844 2511.43 2511.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 3.2e-05 1024 540 1920 421888 75.8984 26.8247 1252.85 835.701 2191.49 2191.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.000128 2048 530 1056 121856 23.3662 14.3933 401.852 419.571 859.315 859.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 0.000512 4096 210 1440 22336 6.6185 143.538 209.486 359.688 359.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.000512 512 170 288 2048 3.52864 0.831488 0.969056 26.915 32.4221 32.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 0.000256 2048 220 9264 52992 9.5929 7.01645 1130.13 209.179 1356.02 1356.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000512 1024 240 432 26112 2.39562 1.66781 30.4238 83.6812 118.268 118.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.001024 1024 130 432 17088 0.69792 8.3817 26.87 35.9974 36.0559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 3.2e-05 1024 190 480 542720 54.4762 26.8804 594.691 838.575 1514.81 1514.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.001024 2048 650 1920 12160 1.6641 45.6538 52.2597 99.6305 99.6882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 0.000128 4096 110 1872 128512 23.0461 28.3331 1050.6 836.995 1939.05 1939.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 3.2e-05 1024 540 1920 417792 76.5661 26.821 790.342 835.146 1729.1 1729.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.000128 2048 530 1056 120832 23.3859 14.3512 258.753 417.898 714.517 714.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 0.000512 4096 210 1440 22272 6.6248 92.8543 209.328 308.85 308.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 500 0.000512 512 170 288 0 0.77232 0.00448 25.3717 26.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 0.000256 2048 220 9264 52736 9.6297 7.87402 709.032 234.558 961.285 935.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000512 1024 240 432 26112 2.40032 1.67251 19.5099 83.9765 107.665 107.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.001024 1024 130 432 17024 0.696064 5.45587 26.2523 32.4476 32.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 3.2e-05 1024 190 480 540672 54.3752 26.9318 380.132 835.267 1296.9 1297.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.001024 2048 650 1920 12096 1.66195 38.0627 52.3014 92.0787 92.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 0.000128 4096 110 1872 128640 23.0376 28.332 885.222 838.05 1774.72 1774.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 3.2e-05 1024 540 1920 405504 76.47 26.6892 630.14 824.935 1558.46 1558.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.000128 2048 530 1056 119808 23.394 14.3729 216.082 417.042 671.034 671.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 0.000512 4096 210 1440 22080 6.57357 77.5291 208.814 292.962 293.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 500 0.000512 512 170 288 0 0.776128 0.0056 24.9916 25.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 0.000256 2048 220 9264 52224 9.61728 7.81779 578.653 233.839 830.119 804.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000512 1024 240 432 25344 2.38179 1.64557 15.9457 81.5139 101.591 101.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.001024 1024 130 432 16896 0.691488 4.55066 26.1857 31.4709 31.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 3.2e-05 1024 190 480 534528 54.8205 26.7347 314.541 834.578 1230.88 1231.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.001024 2048 650 1920 12032 1.65754 33.6898 52.2646 87.6644 87.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 0.000128 4096 110 1872 128000 23.0668 28.3111 776.983 836.452 1664.89 1664.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 3.2e-05 1024 540 1920 409600 77.6756 26.825 561.239 835.449 1501.41 1501.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.000128 2048 530 1056 120832 23.4364 14.3507 192.326 418.296 648.539 648.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 670 0.000512 4096 210 1440 22016 6.56998 239.259 208.675 454.548 454.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.001024 2048 650 1920 12312 1.66861 71.4418 52.5168 125.684 125.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 0.000128 4096 110 1872 128736 23.1044 28.3955 1599.5 837.767 2488.85 2488.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 3.2e-05 1024 540 1920 423936 75.7078 26.8698 1237.21 834.471 2174.48 2174.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.000128 2048 530 1056 122112 23.3867 14.3913 394.259 419.095 851.27 851.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 0.000512 4096 210 1440 22320 6.61504 139.994 209.286 355.937 355.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 500 0.000512 512 170 288 0 0.774496 0.005824 24.8883 25.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 0.000256 2048 220 9264 53280 9.66195 7.82576 1154.93 234.536 1407.13 1381.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000512 1024 240 432 25920 2.40106 1.66298 30.5515 83.7729 118.492 118.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.001024 1024 130 432 17064 0.693184 8.25363 26.2329 35.223 35.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 3.2e-05 1024 190 480 543744 54.5594 26.9468 578.602 837.676 1497.98 1498.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.001024 2048 650 1920 12240 1.66806 50.5849 52.5173 104.823 104.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 0.000128 4096 110 1872 128736 23.0769 28.3884 1110.32 838.098 1999.96 2000.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 3.2e-05 1024 540 1920 414720 75.8709 26.5822 845.328 828.303 1776.3 1776.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.000128 2048 530 1056 120960 23.3551 14.4148 272.387 417.603 727.889 728.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 0.000512 4096 210 1440 22176 6.59814 97.1244 208.9 312.667 312.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 500 0.000512 512 170 288 0 0.776448 0.005568 25.3834 26.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 0.000256 2048 220 9264 52992 9.62365 7.80227 794.045 234.445 1046.1 1019.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000512 1024 240 432 25344 2.38723 1.64602 20.899 82.9722 108.01 108.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.001024 1024 130 432 16992 0.690944 5.66931 26.2279 32.6335 32.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 3.2e-05 1024 190 480 539136 54.521 26.8474 400.419 835.79 1317.77 1317.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.001024 2048 650 1920 12096 1.64976 0 52.3084 53.9703 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.001024 2048 650 1920 12096 1.66595 40.242 52.5166 94.4762 94.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 0.000128 4096 110 1872 127872 22.9965 28.3094 938.66 835.793 1825.84 1825.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 3.2e-05 1024 540 1920 405504 75.308 26.3002 702.824 816.144 1620.79 1620.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.000128 2048 530 1056 119808 23.209 14.4468 230.401 414.902 683.092 683.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 0.000512 4096 210 1440 21888 6.55072 81.9018 208.122 296.617 296.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 500 0.000512 512 170 288 0 0.781472 0.00496 25.3665 26.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 0.000256 2048 220 9264 51840 9.5673 7.75261 666.033 233.268 916.799 890.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000512 1024 240 432 24192 2.38336 1.62406 17.2552 81.9483 103.311 103.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.001024 1024 130 432 16704 0.688128 4.81485 26.0405 31.5848 31.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 3.2e-05 1024 190 480 534528 54.1564 26.5542 336.586 828.476 1245.97 1246.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.001024 2048 650 1920 12240 1.65888 71.2986 52.3821 125.394 125.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 0.000128 4096 110 1872 128800 23.0912 28.3812 1589.69 838.684 2479.93 2480.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 3.2e-05 1024 540 1920 424960 75.9293 26.9214 1217.15 838.48 2158.7 2158.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.000128 2048 530 1056 122240 23.3452 14.3684 391.219 419.564 848.624 848.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 0.000512 4096 210 1440 22320 6.61334 139.83 209.472 355.961 356.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.000512 512 170 288 2560 3.4567 0.81696 1.15168 26.5814 32.1876 32.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 0.000256 2048 220 9264 53120 9.58714 7.00826 1138.86 209.035 1364.6 1364.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000512 1024 240 432 25920 2.38038 1.64454 29.9911 82.4153 116.53 116.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.001024 1024 130 432 17040 0.691936 8.14694 26.2263 35.1069 35.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 3.2e-05 1024 190 480 542720 54.5599 26.9251 568.392 841.107 1491.18 1491.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.001024 2048 650 1920 12160 1.6601 49.2155 52.3394 103.269 103.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 0.000128 4096 110 1872 128320 23.0359 28.3402 1128.27 836.75 2016.48 2016.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 3.2e-05 1024 540 1920 419840 76.5559 26.8795 871.208 837.898 1812.76 1812.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.000128 2048 530 1056 120320 23.2258 14.3279 276.262 415.899 729.848 729.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 0.000512 4096 210 1440 22240 6.62019 98.9266 209.314 314.907 314.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 500 0.000512 512 170 288 0 0.749696 0.006144 24.7115 25.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 0.000256 2048 220 9264 52480 9.56653 7.7287 806.784 232.947 1057.21 1031.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000512 1024 240 432 25600 2.37088 1.64339 21.5689 81.4454 107.132 107.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.001024 1024 130 432 16960 0.69024 5.96262 26.2054 32.905 32.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 3.2e-05 1024 190 480 542720 54.4309 26.8859 410.581 838.654 1330.75 1330.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.001024 2048 650 1920 12000 1.65373 42.1889 52.121 96.0143 96.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 0.000128 4096 110 1872 128640 23.0728 28.3858 931.948 837.968 1821.45 1821.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 3.2e-05 1024 540 1920 414720 75.2676 26.9809 713.356 824.386 1640.21 1640.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.000128 2048 530 1056 120960 23.3913 14.3688 229.926 417.797 685.613 685.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 0.000512 4096 210 1440 22080 6.59773 81.0812 208.875 296.597 296.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 500 0.000512 512 170 288 0 0.81904 0.004576 26.467 27.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 0.000256 2048 220 9264 52800 9.63085 7.84557 670.351 235.761 923.771 896.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000512 1024 240 432 24960 2.39315 1.6425 17.4399 82.8069 104.387 104.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.001024 1024 130 432 16800 0.68736 4.96694 26.0975 31.7918 31.8485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 3.2e-05 1024 190 480 537600 54.853 26.8431 336.599 835.135 1253.62 1253.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.001024 2048 650 1920 11840 1.65069 38.1481 51.9657 91.8164 91.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 0.000128 4096 110 1872 128000 23.0461 28.325 866.606 836.784 1754.84 1754.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 3.2e-05 1024 540 1920 409600 75.9787 26.4438 657.618 825.218 1585.47 1585.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.000128 2048 530 1056 117760 23.2799 14.3493 210.846 413.327 661.932 662.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 0.000512 4096 210 1440 22080 6.61552 76.5254 209.53 292.714 292.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 0.001024 2048 650 1950 12224 1.6649 61.1116 52.5169 115.345 115.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 0.000128 4096 110 1900 128768 23.0789 28.3375 2296.46 838.525 3186.48 3186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 3.2e-05 1024 540 1950 417792 76.9484 26.8739 1089.85 838.943 2032.83 2033.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.000128 2048 530 1050 121088 23.4476 14.436 531.918 419.892 990.537 990.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 670 0.000512 4096 210 1450 22304 6.6329 244.732 209.784 461.193 461.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 0.000512 512 170 300 2048 3.51984 0.832352 1.00093 28.8201 34.3564 34.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 0.000256 2048 220 9300 53632 9.6256 7.04278 1019.99 209.871 1246.64 1246.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 840 0.000512 1024 240 450 25728 2.3953 1.66496 35.3797 83.2806 122.824 122.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.001024 1024 130 400 17312 0.712704 6.69558 26.3062 33.7572 33.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 3.2e-05 1024 190 500 540672 54.9653 26.8797 733.903 838.646 1654.58 1654.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1310 0.001024 2048 650 1950 12160 1.66483 40.8144 52.4433 94.9763 95.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 0.000128 4096 110 1900 128768 23.1152 28.3566 2122.64 838.728 3012.92 3012.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 3.2e-05 1024 540 1950 413696 77.1036 26.8308 708.434 835.764 1648.35 1648.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.000128 2048 530 1050 120832 23.4862 14.354 491.88 419.537 949.397 949.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 670 0.000512 4096 210 1450 22272 6.62118 243.881 209.789 460.335 460.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 0.000512 512 170 300 2048 3.52131 0.829696 1.03526 26.5446 32.1141 32.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 0.000256 2048 220 9300 53248 9.59178 7.07795 645.824 209.194 871.793 871.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 840 0.000512 1024 240 450 25600 2.40269 1.66886 30.2722 82.8274 117.272 117.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.001024 1024 130 400 17280 0.717056 4.38067 26.3034 31.4465 31.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 3.2e-05 1024 190 500 540672 55.0136 26.9191 635.048 838.651 1555.84 1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1310 0.001024 2048 650 1950 12096 1.65888 33.5646 52.3476 87.6276 87.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 0.000128 4096 110 1900 128640 23.0735 28.3347 2066.65 838.654 2956.8 2956.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 3.2e-05 1024 540 1950 411648 76.873 26.7284 586.79 833.162 1523.77 1523.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.000128 2048 530 1050 120576 23.4257 14.5423 479.803 418.901 936.806 936.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 670 0.000512 4096 210 1450 22176 6.61459 242.194 209.456 458.309 458.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 50 500 0.000512 512 170 300 0 0.77568 0.00416 26.2556 27.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 0.000256 2048 220 9300 53376 9.60707 7.94141 534.101 235.898 787.732 760.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 840 0.000512 1024 240 450 25344 2.39837 1.66707 28.0829 83.8747 116.123 116.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.001024 1024 130 400 17184 0.69632 3.6823 26.2206 30.6446 30.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 3.2e-05 1024 190 500 537600 55.3309 26.8616 660.061 837.26 1579.71 1579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.001024 2048 650 1950 12200 1.66573 58.0201 52.4409 112.181 112.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 0.000128 4096 110 1900 128800 23.1721 28.4255 1325.43 838.014 2215.13 2215.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 3.2e-05 1024 540 1950 417280 77.2754 26.9473 1030.58 837.912 1972.94 1973.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.000128 2048 530 1050 121280 23.5187 14.4054 325.607 419.099 782.767 782.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 670 0.000512 4096 210 1450 22280 6.62528 208.375 210.245 425.292 425.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 0.000512 512 170 300 1280 3.52685 0.819488 0.723488 29.0509 34.3029 34.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 0.000256 2048 220 9300 53600 9.6721 7.05536 956.275 209.678 1182.78 1182.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000512 1024 240 450 25600 2.40739 1.66195 31.7696 84.7634 120.704 120.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.001024 1024 130 400 17320 0.69632 6.22179 26.3083 33.268 33.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 3.2e-05 1024 190 500 540160 55.1314 26.9453 495.031 837.896 1415.2 1415.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.001024 2048 650 1950 12160 1.6671 37.9781 52.4414 92.143 92.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 0.000128 4096 110 1900 128800 23.0815 28.3791 852.812 838.443 1742.79 1742.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 3.2e-05 1024 540 1950 414720 77.3325 26.923 664.136 837.946 1606.56 1606.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.000128 2048 530 1050 120960 23.4472 14.379 210.107 419.204 667.265 667.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 670 0.000512 4096 210 1450 22240 6.61504 207.122 209.549 423.331 423.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 500 0.000512 512 170 300 0 0.817088 0.004096 26.7456 27.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 0.000256 2048 220 9300 53120 9.58813 7.83715 607.56 235.661 860.841 833.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000512 1024 240 450 25280 2.39491 1.6503 25.9295 82.2921 112.368 112.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.001024 1024 130 400 17280 0.833472 4.1001 26.3085 31.2865 31.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 3.2e-05 1024 190 500 540160 54.9532 26.9195 319.008 837.928 1239 1239.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 0.001024 2048 650 1950 12120 1.66074 32.1437 52.4279 86.2845 86.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 0.000128 4096 110 1900 128640 23.2325 28.3772 1815.81 837.456 2704.95 2705.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 3.2e-05 1024 540 1950 414720 77.2424 26.8907 564.399 834.425 1503.17 1503.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.000128 2048 530 1050 120000 23.5593 14.3669 447.316 417.512 902.887 902.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 670 0.000512 4096 210 1450 22200 6.63139 207.667 209.516 423.857 423.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 50 500 0.000512 512 170 300 0 0.819616 0.004096 28.8274 29.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 0.000256 2048 220 9300 53280 9.62016 7.85866 510.611 237.82 766.094 736.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 840 0.000512 1024 240 450 25440 2.40934 1.66528 26.0359 83.8674 114.08 114.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.001024 1024 130 400 17160 0.690848 3.39965 26.1897 30.3227 30.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 3.2e-05 1024 190 500 537600 55.234 26.8819 563.94 835.105 1481.35 1481.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1310 0.001024 2048 650 1950 12000 1.65779 27.9368 52.2126 81.8611 81.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 0.000128 4096 110 1900 128320 23.1134 28.3389 1767.17 836.834 2655.54 2655.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 3.2e-05 1024 540 1950 409600 78.0785 26.882 482.348 838.062 1425.6 1425.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.000128 2048 530 1050 119040 23.4451 14.3052 422.989 415.926 876.803 876.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 670 0.000512 4096 210 1450 22080 6.61622 205.863 209.094 421.618 421.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.001024 2048 650 1950 12192 1.66502 74.9588 52.4769 129.158 129.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 0.000128 4096 110 1900 128832 23.0771 28.3853 1788.95 838.803 2679.29 2679.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 3.2e-05 1024 540 1950 414720 77.1505 26.8964 1395.63 837.12 2337.04 2337.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.000128 2048 530 1050 120960 23.4231 14.441 441.523 418.875 898.401 898.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 670 0.000512 4096 210 1450 22272 6.61859 297.761 209.697 514.121 514.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.000512 512 170 300 1536 3.5096 0.820576 0.84176 27.6859 33.0419 33.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 0.000256 2048 220 9300 53568 9.60893 7.04227 1300.62 209.503 1526.89 1526.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000512 1024 240 450 25728 2.40502 1.66707 34.215 82.973 121.367 121.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.001024 1024 130 400 17280 0.694272 8.63728 26.2797 35.654 35.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 3.2e-05 1024 190 500 539136 54.9422 26.8964 682.654 839.095 1603.79 1603.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.001024 2048 650 1950 12096 1.66166 47.4726 52.3267 101.513 101.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 0.000128 4096 110 1900 128640 23.0118 28.3359 1117.8 838.341 2007.56 2007.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 3.2e-05 1024 540 1950 411648 76.8167 26.727 873.525 832.853 1810.14 1810.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.000128 2048 530 1050 120576 23.3938 14.5674 274.299 418.746 731.136 731.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 670 0.000512 4096 210 1450 22176 6.61267 296.448 209.385 512.492 512.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 500 0.000512 512 170 300 0 0.774976 0.005728 26.4771 27.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 0.000256 2048 220 9300 53376 9.60752 7.82688 804.403 236.047 1058.06 1030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000512 1024 240 450 25344 2.39606 1.65898 20.8669 84.6002 109.622 109.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.001024 1024 130 400 17184 0.691776 5.44746 26.2021 32.3823 32.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 3.2e-05 1024 190 500 537600 55.01 26.8616 418.559 837.076 1337.69 1337.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.001024 2048 650 1950 12096 1.66502 40.3107 52.4318 94.4626 94.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 0.000128 4096 110 1900 128736 23.0961 28.3928 911.751 838.131 1801.45 1801.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 3.2e-05 1024 540 1950 405504 77.1349 26.5789 709.178 828.336 1641.45 1641.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.000128 2048 530 1050 119808 23.4579 14.4077 222.959 417.861 678.817 678.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 670 0.000512 4096 210 1450 22176 6.62458 296.039 209.528 512.236 512.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 500 0.000512 512 170 300 0 0.776512 0.004096 26.6141 27.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 0.000256 2048 220 9300 52992 9.61123 7.9273 651.098 235.689 904.507 877.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000512 1024 240 450 25344 2.39082 1.6425 34.1917 83.0566 121.38 121.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.001024 1024 130 400 17136 0.692224 4.27827 26.1893 31.2016 31.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 3.2e-05 1024 190 500 534528 55.1413 26.8452 339.97 834.506 1256.65 1256.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.001024 2048 650 1950 11904 1.65219 33.5135 52.0924 87.31 87.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 0.000128 4096 110 1900 128256 23.0502 28.3482 772.895 838.136 1662.51 1662.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 3.2e-05 1024 540 1950 405504 76.4497 26.4379 613.185 825.032 1541.32 1541.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.000128 2048 530 1050 119808 23.3775 14.3351 189.835 417.093 644.768 644.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 670 0.000512 4096 210 1450 22080 6.61411 294.649 209.461 510.766 510.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 500 0.000512 512 170 300 0 0.777152 0.004096 24.9912 25.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 0.000256 2048 220 9300 52992 9.58262 7.7777 554.962 233.87 806.374 780.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000512 1024 240 450 24576 2.39344 1.64454 30.0444 81.7475 115.932 116.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.001024 1024 130 400 17088 0.69152 3.78266 26.2152 30.7294 30.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 3.2e-05 1024 190 500 534528 54.822 26.7305 289.88 833.26 1204.88 1205.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.001024 2048 650 1950 12208 1.656 72.5245 52.5503 126.785 126.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 0.000128 4096 110 1900 128688 23.1339 28.3982 1643.56 838.583 2533.76 2533.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 3.2e-05 1024 540 1950 415744 77.2205 26.9227 1292.96 837.232 2234.56 2234.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.000128 2048 530 1050 120960 23.5092 14.39 406.168 418.886 863.081 863.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 0.000512 4096 210 1450 22232 6.61245 143.764 209.549 359.968 360.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 500 0.000512 512 170 300 0 0.792288 0.00464 25.8613 26.7376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 0.000256 2048 220 9300 53536 9.63008 7.84301 1190.82 235.426 1443.9 1417.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000512 1024 240 450 25760 2.41299 1.66749 31.6499 82.9852 118.819 118.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.001024 1024 130 400 17304 0.69504 7.97814 26.325 35.0412 35.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 3.2e-05 1024 190 500 539392 55.0011 26.9262 629.538 838.796 1550.45 1550.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.001024 2048 650 1950 12096 1.66096 46.4388 52.349 100.504 100.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 0.000128 4096 110 1900 128576 23.0901 28.3704 1051.16 838.159 1940.86 1940.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 3.2e-05 1024 540 1950 415744 77.0722 26.9005 815.742 836.559 1756.49 1756.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.000128 2048 530 1050 120960 23.4312 14.3837 258.797 418.567 715.31 715.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 0.000512 4096 210 1450 22176 6.61677 92.2229 209.365 308.247 308.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.001024 2048 650 1950 12096 1.65725 38.5131 52.5428 92.7643 92.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 0.000128 4096 110 1900 128352 23.1427 28.4012 862.954 837.839 1752.41 1752.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 3.2e-05 1024 540 1950 408576 78.1792 27.1155 654.991 837.202 1597.7 1597.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.000128 2048 530 1050 120960 23.4978 14.4401 212.656 419.012 669.733 669.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 670 0.000512 4096 210 1450 22008 6.5921 259.487 208.904 475.027 475.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 500 0.000512 512 170 300 0 0.801376 0.004608 25.486 26.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 0.000256 2048 220 9300 53088 9.67898 7.85222 614.385 235.289 867.396 841.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000512 1024 240 450 24864 2.39418 1.62851 16.4113 82.9006 103.431 103.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.001024 1024 130 400 17136 0.6912 4.0279 26.2449 31.0036 31.0629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 3.2e-05 1024 190 500 537600 55.2142 26.9341 324.03 837.187 1243.55 1243.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.001024 2048 650 1950 11872 1.65101 32.9134 52.0458 86.6626 86.7205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 0.000128 4096 110 1900 128128 23.0094 28.3202 775.343 837.52 1664.27 1664.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 3.2e-05 1024 540 1950 401408 77.4178 26.722 595.898 827.037 1527.3 1527.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.000128 2048 530 1050 120064 23.492 14.3811 190.884 418.838 647.723 647.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 670 0.000512 4096 210 1450 21952 6.59251 259.559 208.749 474.945 475.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.001024 2048 650 1950 12160 1.65888 68.8133 52.439 122.964 123.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 0.000128 4096 110 1900 128768 23.0737 28.3464 1630.81 838.829 2521.14 2521.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 3.2e-05 1024 540 1950 413696 77.0391 26.822 1245.09 835.904 2185.07 2185.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.000128 2048 530 1050 120832 23.4506 14.3585 401.498 433.423 872.862 872.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 0.000512 4096 210 1450 22272 6.62733 143.874 209.816 360.36 360.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.000512 512 170 300 2048 3.52576 0.82944 1.00221 26.9601 32.4951 32.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 0.000256 2048 220 9300 53248 9.60717 7.03046 1142.44 209.215 1368.4 1368.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000512 1024 240 450 25600 2.40038 1.66333 30.4204 82.8352 117.418 117.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.001024 1024 130 400 17280 0.694464 7.75146 26.3016 34.788 34.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 3.2e-05 1024 190 500 540672 54.7758 26.8746 615.263 856.484 1553.59 1553.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.001024 2048 650 1950 12032 1.65888 46.5028 52.2104 100.423 100.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 0.000128 4096 110 1900 128512 23.0617 28.3303 1060.72 836.891 1949.08 1949.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 3.2e-05 1024 540 1950 409600 77.6471 26.8217 795.511 835.041 1735.24 1735.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.000128 2048 530 1050 119808 23.4944 14.3583 258.735 417.85 714.567 714.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 0.000512 4096 210 1450 22144 6.6135 92.563 209.238 308.457 308.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 50 500 0.000512 512 170 300 0 0.776032 0.005952 25.3743 26.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 0.000256 2048 220 9300 53248 9.60346 7.80336 740.641 234.536 992.774 966.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000512 1024 240 450 25600 2.40669 1.67053 19.8407 82.4416 106.464 106.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.001024 1024 130 400 17152 0.693376 5.03971 26.1859 31.9595 32.0192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 3.2e-05 1024 190 500 536576 54.9826 26.8215 393.745 835.033 1310.77 1310.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.001024 2048 650 1950 11904 1.65453 38.575 52.0962 92.3764 92.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 0.000128 4096 110 1900 128256 23.0433 28.3095 899.198 838.135 1788.76 1788.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 3.2e-05 1024 540 1950 405504 76.482 26.4445 655.767 825.024 1583.93 1584.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.000128 2048 530 1050 119808 23.3888 14.4188 220.948 417.09 675.981 676.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 0.000512 4096 210 1450 22080 6.61667 79.6647 209.459 295.785 295.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 500 0.000512 512 170 300 0 0.778208 0.00608 25.4387 26.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 0.000256 2048 220 9300 52992 9.58022 7.78237 605.85 234.313 857.714 831.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000512 1024 240 450 24576 2.39046 1.64589 15.8143 82.7988 102.756 102.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.001024 1024 130 400 17088 0.68976 4.41344 26.2157 31.3623 31.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 3.2e-05 1024 190 500 534528 54.8097 26.7276 333.187 833.962 1248.88 1249.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.001024 2048 650 1950 11776 1.64784 34.5894 51.8795 88.1685 88.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 0.000128 4096 110 1900 128000 23.0678 28.332 798.598 836.418 1686.49 1686.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 3.2e-05 1024 540 1950 409600 77.6653 26.8247 581.579 835.416 1521.71 1521.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.000128 2048 530 1050 118784 23.6073 14.3524 194.261 418.287 650.64 650.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 670 0.000512 4096 210 1450 22016 6.61187 236.85 209.288 452.798 452.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.001024 2048 650 1950 12168 1.66406 74.901 52.4267 129.044 129.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 0.000128 4096 110 1900 128736 23.0996 28.3927 1681.06 837.731 2570.36 2570.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 3.2e-05 1024 540 1950 414720 77.1224 26.8708 1280.87 834.375 2219.46 2219.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.000128 2048 530 1050 120960 23.5009 14.3805 411.901 419.004 868.918 869.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 0.000512 4096 210 1450 22248 6.62528 147.317 209.523 363.507 363.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 50 500 0.000512 512 170 300 0 0.774144 0.005664 26.6093 27.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 0.000256 2048 220 9300 53568 9.66246 7.86842 1209.9 236.25 1463.86 1436.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000512 1024 240 450 25632 2.4065 1.6648 31.9876 83.9627 120.13 120.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.001024 1024 130 400 17280 0.695296 8.07117 26.2905 35.0998 35.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 3.2e-05 1024 190 500 539136 55.242 26.9435 623.749 837.707 1543.83 1543.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.001024 2048 650 1950 12096 1.66298 52.1707 52.4305 106.318 106.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 0.000128 4096 110 1900 128736 23.0892 28.3991 1196.78 838.099 2086.44 2086.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 3.2e-05 1024 540 1950 405504 77.1353 26.5812 891.583 828.305 1823.82 1823.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.000128 2048 530 1050 119808 23.4369 14.3775 290.877 417.602 746.426 746.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 0.000512 4096 210 1450 22176 6.62458 103.909 209.533 320.109 320.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 500 0.000512 512 170 300 0 0.77344 0.004384 24.9364 25.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 0.000256 2048 220 9300 52992 9.61939 7.87216 852.705 234.066 1104.45 1078.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000512 1024 240 450 25344 2.39206 1.64483 22.5039 82.0959 108.74 108.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.001024 1024 130 400 17136 0.69008 5.60333 26.1897 32.5245 32.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 3.2e-05 1024 190 500 534528 55.1427 26.8388 440.744 835.216 1358.13 1358.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 0.001024 2048 650 1950 11880 1.65069 43.782 52.0892 97.5737 97.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 0.000128 4096 110 1900 128304 23.1019 28.3921 982.996 838.503 1873.07 1873.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 3.2e-05 1024 540 1950 414720 77.1063 26.8719 756.9 835.355 1696.45 1696.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.000128 2048 530 1050 119232 23.6232 14.3974 239.244 418.183 695.578 695.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 0.000512 4096 210 1450 22032 6.60685 85.2726 209.33 301.253 301.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.001024 2048 650 1950 11808 1.6545 40.4736 52.0902 94.2699 94.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 0.000128 4096 110 1900 127872 23.0153 28.3274 929.335 836.562 1817.32 1817.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 3.2e-05 1024 540 1950 387072 77.792 26.2293 669.987 816.888 1591.11 1591.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.000128 2048 530 1050 117504 23.4685 14.3653 223.532 415.274 676.767 676.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 0.000512 4096 210 1450 21888 6.58026 81.4259 208.936 296.985 297.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 500 0.000512 512 170 300 0 0.780288 0.004672 25.4265 26.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 0.000256 2048 220 9300 51840 9.57504 7.75168 651.771 233.52 902.801 876.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000512 1024 240 450 24192 2.38154 1.62256 17.7695 83.2742 105.156 105.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.001024 1024 130 400 16992 0.688704 4.35155 26.2113 31.2956 31.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 3.2e-05 1024 190 500 525312 55.1955 26.5554 340.858 829.244 1252.04 1252.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.001024 2048 650 1950 11880 1.66093 38.9961 52.4377 93.1483 93.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 0.000128 4096 110 1900 128160 23.1692 28.3955 850.526 836.311 1738.48 1738.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 3.2e-05 1024 540 1950 414720 77.1132 26.8831 658.966 834.897 1598.08 1598.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.000128 2048 530 1050 118080 23.7397 14.3968 206.335 418.25 662.851 662.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 670 0.000512 4096 210 1450 21960 6.62323 220.954 209.555 437.177 437.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.001024 2048 650 1950 12160 1.6649 72.1635 52.4316 126.31 126.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 0.000128 4096 110 1900 128800 23.0914 28.3832 1622.73 838.077 2512.36 2512.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 3.2e-05 1024 540 1950 414720 77.3202 26.9226 1251.39 837.85 2193.7 2193.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.000128 2048 530 1050 120960 23.4393 14.377 399.146 419.274 856.369 856.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 0.000512 4096 210 1450 22240 6.62566 142.089 209.522 358.281 358.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 500 0.000512 512 170 300 0 0.815776 0.00576 27.594 28.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 0.000256 2048 220 9300 53120 9.59424 7.84554 1172.82 236.483 1426.92 1398.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000512 1024 240 450 25280 2.39504 1.64864 30.3588 83.5687 118.072 118.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.001024 1024 130 400 17280 0.696736 7.82195 26.2996 34.8637 34.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 3.2e-05 1024 190 500 540160 54.9418 26.9276 609.773 837.941 1529.78 1529.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.001024 2048 650 1950 12000 1.65699 51.4582 52.2131 105.38 105.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 0.000128 4096 110 1900 128320 23.0391 28.3316 1116.55 836.8 2004.8 2004.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 3.2e-05 1024 540 1950 409600 78.0122 26.8943 849.128 837.926 1792.18 1792.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.000128 2048 530 1050 119040 23.3848 14.495 271.526 415.921 725.457 725.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 0.000512 4096 210 1450 22080 6.61962 97.0466 209.095 312.807 312.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.001024 2048 650 1950 12000 1.66141 42.8462 52.4323 96.9927 97.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 0.000128 4096 110 1900 128640 23.0822 28.3835 950.446 838.054 1840.04 1840.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 3.2e-05 1024 540 1950 399360 77.4026 26.4704 702.531 824.281 1630.91 1631.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.000128 2048 530 1050 119040 23.5582 14.4077 229.884 417.833 685.813 685.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 0.000512 4096 210 1450 22080 6.62714 82.817 209.513 299 299.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 500 0.000512 512 170 300 0 0.821248 0.004416 26.03 26.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 0.000256 2048 220 9300 52800 9.63821 7.85331 679.69 235.35 932.719 905.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000512 1024 240 450 24960 2.39206 1.64582 17.7781 83.0601 104.979 105.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.001024 1024 130 400 17040 0.692224 4.72256 26.192 31.6466 31.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 3.2e-05 1024 190 500 537600 54.8376 26.8453 353.42 836.01 1271.31 1271.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.001024 2048 650 1950 11840 1.65888 40.2327 52.2239 94.1671 94.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 0.000128 4096 110 1900 128000 23.0583 28.3361 869.475 836.096 1757.05 1757.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 3.2e-05 1024 540 1950 389120 78.9384 26.4644 634.049 824.545 1564.21 1564.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.000128 2048 530 1050 117760 23.2778 14.3243 211.492 413.029 662.251 662.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 0.000512 4096 210 1450 21760 6.56563 74.8616 208.262 289.732 289.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.001024 2048 650 1950 11600 1.64291 37.9444 51.8338 91.4763 91.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 0.000128 4096 110 1900 127200 23.0461 28.3445 830.901 835.475 1717.84 1717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 3.2e-05 1024 540 1950 384000 79.7587 26.4745 599.157 825.311 1530.92 1531.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.000128 2048 530 1050 118400 23.2535 14.2894 204.274 413.524 655.476 655.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 0.000512 4096 210 1450 21600 6.55104 72.7101 207.997 287.3 287.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 0.001024 2048 650 1920 12352 1.6665 57.6492 52.5538 111.922 111.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 0.000128 4096 110 1920 128448 23.126 28.3373 2022.93 838.466 2912.94 2913.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 3.2e-05 1024 540 1920 430080 75.019 26.8829 1039.08 838.48 1979.68 1979.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.000128 2048 530 1080 121600 23.4271 14.3974 495.247 420.015 953.216 953.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 670 0.000512 4096 210 1440 22400 6.61517 210.784 209.65 427.093 427.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1310 0.001024 2048 650 1920 12288 1.66582 37.4992 52.4803 91.6986 91.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 0.000128 4096 110 1920 128384 23.1672 28.3659 1866.49 838.824 2756.93 2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 3.2e-05 1024 540 1920 425984 75.233 26.8225 679.786 835.866 1617.92 1618.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.000128 2048 530 1080 121344 23.4795 14.3995 461.198 419.498 918.708 918.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 670 0.000512 4096 210 1440 22336 6.61267 209.566 209.523 425.747 425.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1310 0.001024 2048 650 1920 12288 1.66422 31.1438 52.555 85.4164 85.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 0.000128 4096 110 1920 128256 23.1137 28.3544 1813.51 838.49 2703.55 2703.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 3.2e-05 1024 540 1920 423936 74.9785 26.7364 556.825 832.992 1491.75 1491.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.000128 2048 530 1080 121344 23.4129 14.3454 450.532 418.816 907.239 907.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 670 0.000512 4096 210 1440 22272 6.61853 208.276 209.31 424.249 424.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1310 0.001024 2048 650 1920 12160 1.66093 27.4812 52.2964 81.4926 81.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 740 0.000128 4096 110 1920 128000 23.142 28.3301 1774.03 837.645 2663.23 2663.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 3.2e-05 1024 540 1920 425984 75.2504 26.8285 488.224 835.773 1426.3 1426.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 0.000128 2048 530 1080 120832 23.4428 14.3462 440.393 418.204 896.52 896.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 670 0.000512 4096 210 1440 22272 6.61709 208.851 209.484 424.996 425.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.001024 2048 650 1920 12320 1.65843 75.1451 52.4509 129.308 129.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 0.000128 4096 110 1920 128400 23.1367 28.3847 1807.78 837.869 2697.25 2697.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 3.2e-05 1024 540 1920 430080 75.1343 26.9511 1447.93 837.904 2388.14 2388.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.000128 2048 530 1080 121600 23.5008 14.3847 454.968 419.095 912.082 912.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 670 0.000512 4096 210 1440 22400 6.62003 297.419 209.542 513.625 513.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.001024 2048 650 1920 12240 1.6567 47.3048 52.3548 101.368 101.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 0.000128 4096 110 1920 128320 23.0768 28.383 1128.41 838.247 2018.2 2018.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 3.2e-05 1024 540 1920 430080 75.0243 26.9181 903.444 837.977 1843.58 1843.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.000128 2048 530 1080 121600 23.4246 14.3783 281.131 419.422 738.482 738.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 670 0.000512 4096 210 1440 22320 6.61914 296.031 209.369 512.063 512.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 0.001024 2048 650 1920 12240 1.65888 39.5419 52.4912 93.7469 93.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 0.000128 4096 110 1920 128160 23.1412 28.3823 2576.02 838.158 3465.79 3465.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 3.2e-05 1024 540 1920 422400 75.9779 26.8773 736.679 835.718 1675.46 1675.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.000128 2048 530 1080 120960 23.4283 14.3594 623.109 417.871 1078.9 1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 670 0.000512 4096 210 1440 22320 6.62701 296.784 209.715 513.171 513.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 0.001024 2048 650 1920 12160 1.65683 33.9121 52.3428 87.9629 88.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 0.000128 4096 110 1920 128000 23.0482 28.3359 2524.49 836.814 3412.77 3412.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 3.2e-05 1024 540 1920 430080 74.9532 26.8886 645.748 837.904 1585.7 1585.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.000128 2048 530 1080 120320 23.2492 14.4798 568.625 416.444 1022.92 1023.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 670 0.000512 4096 210 1440 22240 6.61488 295.033 209.32 511.013 511.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.001024 2048 650 1920 12336 1.66304 71.9252 52.566 126.206 126.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 0.000128 4096 110 1920 128448 23.0848 28.3772 1655.65 838.887 2546.08 2546.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 3.2e-05 1024 540 1920 430080 75.0074 26.8983 1322.18 837.209 2261.53 2261.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.000128 2048 530 1080 121344 23.3721 14.4509 412.727 418.934 869.614 869.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 670 0.000512 4096 210 1440 22368 6.61373 257.499 209.617 473.776 473.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.001024 2048 650 1920 12288 1.66298 45.8424 52.5564 100.118 100.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 0.000128 4096 110 1920 128256 23.0245 28.3412 1041.29 838.47 1931.21 1931.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 3.2e-05 1024 540 1920 423936 74.9374 26.7331 815.72 832.976 1750.59 1750.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.000128 2048 530 1080 121344 23.3551 14.3918 259.285 418.807 715.966 716.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 670 0.000512 4096 210 1440 22272 6.60982 255.169 209.31 471.136 471.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.001024 2048 650 1920 12240 1.66483 37.569 52.5622 91.8509 91.9083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 0.000128 4096 110 1920 128160 23.0769 28.3682 856.041 838.848 1746.41 1746.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 3.2e-05 1024 540 1920 423936 74.4433 26.5816 683.161 829.011 1613.41 1613.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.000128 2048 530 1080 120960 23.353 14.3693 212.444 417.948 668.244 668.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 670 0.000512 4096 210 1440 22176 6.60118 253.866 209.078 469.589 469.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.001024 2048 650 1920 12096 1.65597 32.4874 52.2439 86.4397 86.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 0.000128 4096 110 1920 127872 23.0386 28.3314 771.904 837.145 1660.5 1660.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 3.2e-05 1024 540 1920 417792 74.7858 26.4335 606.914 824.045 1532.4 1532.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.000128 2048 530 1080 119808 23.3868 14.3974 191.146 416.598 645.661 645.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 670 0.000512 4096 210 1440 22080 6.57725 252.584 208.598 467.801 467.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 0.001024 2048 650 1920 12000 1.65325 29.6679 52.1796 83.5528 83.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 0.000128 4096 110 1920 128160 23.1298 28.3926 2179.65 838.932 3070.19 3070.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 3.2e-05 1024 540 1920 414720 75.286 26.4747 531.88 825.093 1458.95 1459.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.000128 2048 530 1080 120960 23.398 14.3595 534.359 418.262 990.515 990.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 670 0.000512 4096 210 1440 22080 6.6007 253.735 209.097 469.476 469.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.001024 2048 650 1920 12320 1.65942 66.3249 52.5448 120.582 120.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 0.000128 4096 110 1920 128352 23.1516 28.405 1588.26 838.602 2478.5 2478.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 3.2e-05 1024 540 1920 430080 75.125 26.9212 1252.29 837.55 2192.11 2192.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.000128 2048 530 1080 121408 23.4633 14.4589 394.896 418.959 851.912 852.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 0.000512 4096 210 1440 22400 6.61136 138.22 209.83 354.705 354.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.001024 2048 650 1920 12208 1.66019 44.118 52.3815 98.2128 98.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 0.000128 4096 110 1920 128352 23.0873 28.375 1015.46 838.711 1905.71 1905.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 3.2e-05 1024 540 1920 430080 74.9927 26.8998 794.179 837.108 1733.4 1733.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.000128 2048 530 1080 120960 23.4263 14.4156 251.27 419.321 708.563 708.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 0.000512 4096 210 1440 22288 6.61699 88.5555 209.478 304.692 304.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.001024 2048 650 1920 12096 1.64909 36.3306 52.1999 90.2337 90.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 0.000128 4096 110 1920 128016 23.1378 28.3868 853.663 837.351 1742.62 1742.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 3.2e-05 1024 540 1920 430080 75.127 26.9233 666.822 836.704 1605.8 1605.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.000128 2048 530 1080 120960 23.5057 14.4018 211.885 418.761 668.683 668.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 670 0.000512 4096 210 1440 22176 6.61027 233.305 209.058 449.015 449.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.001024 2048 650 1920 12096 1.65712 32.2353 52.3896 86.3359 86.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 0.000128 4096 110 1920 128128 23.0231 28.3356 750.484 838.228 1640.15 1640.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 3.2e-05 1024 540 1920 415744 75.4598 26.5152 580.373 827.742 1510.3 1510.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.000128 2048 530 1080 120064 23.4925 14.3425 184.722 419.191 641.875 641.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 670 0.000512 4096 210 1440 22176 6.61274 228.481 209.506 444.643 444.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.001024 2048 650 1920 12040 1.66042 28.9494 52.3986 83.063 83.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 0.000128 4096 110 1920 127680 23.1791 28.3821 664.794 837.428 1553.86 1553.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 3.2e-05 1024 540 1920 412160 74.7791 26.3698 513.428 818.279 1433.07 1433.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.000128 2048 530 1080 118720 23.518 14.3438 162.923 415.781 616.698 616.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 670 0.000512 4096 210 1440 22120 6.62118 227.875 209.525 444.063 444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.001024 2048 650 1920 12288 1.66166 65.2309 52.4301 119.378 119.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 0.000128 4096 110 1920 128384 23.0564 28.3494 1504.77 837.993 2394.24 2394.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 3.2e-05 1024 540 1920 425984 75.2506 26.8193 1159.97 835.07 2097.34 2097.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.000128 2048 530 1080 121344 23.4215 14.3744 375.503 419.207 832.636 832.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 0.000512 4096 210 1440 22336 6.61526 130.855 209.326 346.839 346.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.001024 2048 650 1920 12160 1.65955 43.9521 52.3061 97.9702 98.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 0.000128 4096 110 1920 128000 23.0526 28.3342 1031.1 837.844 1920.41 1920.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 3.2e-05 1024 540 1920 425984 75.2294 26.8241 768.673 835.937 1706.88 1707.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.000128 2048 530 1080 120832 23.3789 14.3564 255.246 418.297 711.408 711.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 0.000512 4096 210 1440 22272 6.62118 89.8022 209.724 306.189 306.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.001024 2048 650 1920 12096 1.65565 37.0048 52.2468 90.9623 91.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 0.000128 4096 110 1920 127872 23.0503 28.3338 855.671 837.154 1744.29 1744.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 3.2e-05 1024 540 1920 417792 74.802 26.4403 624.511 824.061 1550.04 1550.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.000128 2048 530 1080 119808 23.383 14.3456 211.294 416.6 665.752 665.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 0.000512 4096 210 1440 22080 6.57245 74.1711 208.596 289.383 289.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.001024 2048 650 1920 12032 1.65888 33.4859 52.2663 87.4612 87.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 0.000128 4096 110 1920 127488 23.0646 28.3238 790.072 836.436 1677.98 1678.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 3.2e-05 1024 540 1920 425984 75.2222 26.8315 577.019 835.422 1514.71 1514.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.000128 2048 530 1080 120832 23.4191 14.3564 198.483 418.296 654.684 654.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 0.000512 4096 210 1440 22016 6.57446 69.4436 208.669 284.732 284.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.001024 2048 650 1920 11840 1.64589 30.3002 51.9049 83.9038 83.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 0.000128 4096 110 1920 127360 23.0611 28.3294 720.622 835.865 1607.96 1608.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 3.2e-05 1024 540 1920 409600 75.9817 26.4458 510.178 824.298 1437.12 1437.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.000128 2048 530 1080 117760 23.2724 14.3554 177.214 412.86 627.833 627.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 670 0.000512 4096 210 1440 22080 6.61514 208.664 209.299 424.623 424.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 0.001024 2048 650 1920 12352 1.66298 56.4779 52.5496 110.743 110.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 0.000128 4096 110 1920 128448 23.1055 28.3295 1994.17 838.382 2884.08 2884.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 3.2e-05 1024 540 1920 417792 76.9599 26.8777 991.121 838.874 1934.06 1934.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.000128 2048 530 1024 120832 23.4693 14.3449 455.534 419.415 912.9 913.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 670 0.000512 4096 210 1472 22048 6.62118 208.224 209.898 424.789 424.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 0.000512 512 170 320 1024 3.57958 0.831776 0.776736 28.1069 33.4731 33.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 0.000256 2048 220 9280 53376 9.62106 7.06618 921.985 209.753 1148.55 1148.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 840 0.000512 1024 240 448 25984 2.38842 1.66125 31.0964 85.424 120.671 120.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.001024 1024 130 448 17056 0.715904 6.68288 26.3043 33.7438 33.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 3.2e-05 1024 190 512 531456 56.0116 26.8805 657.839 840.678 1581.59 1581.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 0.001024 2048 650 1920 12288 1.66781 36.5389 52.4244 90.695 90.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 0.000128 4096 110 1920 128384 23.1405 28.3572 1837.57 837.919 2727.07 2727.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 3.2e-05 1024 540 1920 413696 77.0934 26.8186 640.429 834.965 1579.52 1579.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.000128 2048 530 1024 120832 23.53 14.3572 423.553 419.038 880.616 880.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 670 0.000512 4096 210 1472 22016 6.62323 207.909 209.566 424.142 424.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 0.001024 2048 650 1920 12288 1.66592 30.6624 52.5592 84.9401 84.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 0.000128 4096 110 1920 128256 23.1035 28.3389 1785.65 838.449 2675.62 2675.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 3.2e-05 1024 540 1920 411648 76.8462 26.7256 532.775 832.949 1469.51 1469.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.000128 2048 530 1024 120576 23.4579 14.3588 413.514 418.786 870.249 870.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 670 0.000512 4096 210 1472 21984 6.62323 207.034 209.738 423.437 423.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 0.001024 2048 650 1920 12160 1.65898 27.132 52.2945 81.1385 81.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 0.000128 4096 110 1920 128000 23.1507 28.3238 1747.79 837.644 2636.99 2637.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 3.2e-05 1024 540 1920 409600 77.7222 26.824 459.088 835.758 1399.6 1399.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 0.000128 2048 530 1024 119808 23.5395 14.3862 403.666 418.198 859.919 860.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 670 0.000512 4096 210 1472 21888 6.61318 205.973 209.401 422.031 422.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.001024 2048 650 1920 12320 1.66067 73.1351 52.4497 127.299 127.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 0.000128 4096 110 1920 128400 23.1506 28.3967 1745.25 837.876 2634.75 2634.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 3.2e-05 1024 540 1920 417280 77.1364 26.9482 1338.97 837.773 2281.05 2281.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.000128 2048 530 1024 120960 23.5213 14.3831 416.26 419.084 873.375 873.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 670 0.000512 4096 210 1472 22040 6.62618 285.153 209.588 501.41 501.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 64 500 0.000512 512 170 320 0 0.817152 0.00592 26.6113 27.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 0.000256 2048 220 9280 53280 9.67386 7.87661 1244.57 236.31 1498.6 1471.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000512 1024 240 448 25920 2.39882 1.66093 43.7266 83.8017 131.691 131.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.001024 1024 130 448 17040 0.69632 9.05571 26.2703 36.0638 36.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 3.2e-05 1024 190 512 531200 55.8865 26.9432 654.636 837.804 1575.46 1575.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.001024 2048 650 1920 12240 1.66093 45.6351 52.3968 99.7452 99.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 0.000128 4096 110 1920 128320 23.0835 28.3798 1064.94 838.914 1955.39 1955.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 3.2e-05 1024 540 1920 414720 77.3257 26.9167 825.783 838.625 1768.86 1769.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.000128 2048 530 1024 120960 23.4216 14.3963 254.028 419.542 711.516 711.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 670 0.000512 4096 210 1472 22000 6.61709 285.013 209.791 501.464 501.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 64 500 0.000512 512 170 320 0 0.817792 0.00576 27.5846 28.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 0.000256 2048 220 9280 52800 9.5921 7.83219 750.744 236.675 1005.02 976.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000512 1024 240 448 25600 2.38986 1.64851 34.9858 83.1282 122.25 122.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.001024 1024 130 448 16960 0.691456 5.55402 26.2444 32.5309 32.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 3.2e-05 1024 190 512 529920 55.9138 26.9264 398.782 838.701 1320.51 1320.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.001024 2048 650 1920 12240 1.65731 37.7018 52.4528 91.8653 91.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 0.000128 4096 110 1920 128160 23.1268 28.3953 881.231 837.477 1770.31 1770.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 3.2e-05 1024 540 1920 414720 77.159 26.8801 687.879 834.462 1626.61 1626.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.000128 2048 530 1024 120000 23.5245 14.4484 563.017 417.528 1018.65 1018.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 670 0.000512 4096 210 1472 21960 6.62515 284.17 209.594 500.436 500.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 500 0.000512 512 170 320 0 0.820064 0.005856 26.6169 27.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 0.000256 2048 220 9280 52800 9.64675 7.86093 621.29 235.621 874.61 847.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000512 1024 240 448 25920 2.40794 1.67254 33.6287 82.2483 120.063 120.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.001024 1024 130 448 16920 0.691904 4.65952 26.2202 31.6141 31.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 3.2e-05 1024 190 512 526080 56.1002 26.8718 325.946 834.485 1243.6 1243.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 0.001024 2048 650 1920 12160 1.65782 33.3356 52.3462 87.3937 87.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 0.000128 4096 110 1920 128000 23.0342 28.33 2397.54 836.847 3285.83 3285.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 3.2e-05 1024 540 1920 409600 78.0191 26.8838 592.916 837.942 1535.97 1536.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.000128 2048 530 1024 119040 23.3985 14.304 519.286 415.936 973.055 973.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 670 0.000512 4096 210 1472 21920 6.61571 283.936 209.595 500.191 500.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 0.001024 2048 650 1920 12000 1.64714 28.9068 52.0719 82.679 82.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 0.000128 4096 110 1920 128000 23.1656 28.3955 2307.73 838.748 3198.12 3198.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 3.2e-05 1024 540 1920 396800 78.0257 26.5135 526.363 825.043 1456.17 1456.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.000128 2048 530 1024 120000 23.5094 14.3524 561.704 417.734 1017.44 1017.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 670 0.000512 4096 210 1472 21800 6.61373 281.041 209.365 497.067 497.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 500 0.000512 512 170 320 0 0.818624 0.004128 26.7674 27.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 0.000256 2048 220 9280 52800 9.6377 7.83539 489.366 235.75 742.781 715.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 840 0.000512 1024 240 448 24800 2.39926 1.63997 32.8321 83.1946 120.166 120.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.001024 1024 130 448 16800 0.694272 3.68432 26.1878 30.6079 30.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 3.2e-05 1024 190 512 524800 56.0908 26.8012 702.525 833.609 1619.22 1619.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.001024 2048 650 1920 12336 1.66611 69.7886 52.5655 124.075 124.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 0.000128 4096 110 1920 128448 23.0931 28.3964 1607.17 838.988 2497.72 2497.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 3.2e-05 1024 540 1920 417792 76.8615 26.8943 1236.71 837.206 2177.9 2178.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.000128 2048 530 1024 120576 23.4227 14.4216 381.912 418.935 838.82 838.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 670 0.000512 4096 210 1472 22032 6.62387 246.602 209.788 463.059 463.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 64 500 0.000512 512 170 320 0 0.821376 0.004608 26.975 27.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 0.000256 2048 220 9280 53184 9.62134 7.89981 1142.76 236.493 1396.96 1369.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000512 1024 240 448 25920 2.39891 1.66637 30.7349 82.86 117.759 117.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.001024 1024 130 448 17040 0.694272 8.47898 26.3068 35.5221 35.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 3.2e-05 1024 190 512 529920 55.8854 26.8984 606.598 839.007 1528.58 1528.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.001024 2048 650 1920 12288 1.66704 44.0643 52.5612 98.345 98.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 0.000128 4096 110 1920 128256 23.0149 28.3363 1000.35 838.475 1890.25 1890.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 3.2e-05 1024 540 1920 411648 76.8007 26.731 761.241 832.972 1697.96 1698.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.000128 2048 530 1024 120576 23.3744 14.3585 239.223 418.809 695.896 695.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 670 0.000512 4096 210 1472 21984 6.62179 245.622 209.75 462.038 462.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.001024 2048 650 1920 12240 1.66333 36.6321 52.5655 90.9152 90.9753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 0.000128 4096 110 1920 128160 23.0695 28.3934 825.852 838.906 1716.3 1716.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 3.2e-05 1024 540 1920 405504 77.109 26.626 627.784 829.109 1560.84 1561.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.000128 2048 530 1024 119808 23.4411 14.3792 196.062 417.992 652.001 652.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 670 0.000512 4096 210 1472 21888 6.61626 243.725 209.537 459.921 459.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.001024 2048 650 1920 12096 1.65702 31.4696 52.2924 85.472 85.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 0.000128 4096 110 1920 127872 23.049 28.3328 733.877 837.94 1623.28 1623.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 3.2e-05 1024 540 1920 405504 76.4812 26.9377 557.788 825.01 1486.43 1486.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.000128 2048 530 1024 119808 23.3822 14.3647 174.707 416.981 629.559 629.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 670 0.000512 4096 210 1472 21888 6.63082 244.269 210.265 461.209 461.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.001024 2048 650 1920 12000 1.65302 28.4984 52.1668 82.3749 82.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 0.000128 4096 110 1920 128160 23.0796 28.3804 644.026 838.715 1534.28 1534.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 3.2e-05 1024 540 1920 399360 77.4782 26.4746 491.35 824.879 1420.4 1420.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.000128 2048 530 1024 119040 23.5747 14.371 151.55 418.203 607.833 607.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 670 0.000512 4096 210 1472 21840 6.62118 243.688 209.74 460.094 460.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 500 0.000512 512 170 320 0 0.821184 0.0056 28.1997 29.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 0.000256 2048 220 9280 52800 9.63914 7.85962 455.487 237.662 710.828 681.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000512 1024 240 448 24960 2.3913 1.64253 27.1661 81.876 113.179 113.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.001024 1024 130 448 16800 0.692864 3.61882 26.2389 30.5941 30.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 3.2e-05 1024 190 512 522240 56.3637 26.8452 237.183 835.839 1156.41 1156.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.001024 2048 650 1920 12320 1.656 64.5816 52.5456 118.838 118.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 0.000128 4096 110 1920 128352 23.1404 28.3852 1515.75 838.599 2405.96 2406.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 3.2e-05 1024 540 1920 415744 77.2264 26.923 1143.06 837.233 2084.66 2084.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.000128 2048 530 1024 120512 23.5108 14.4405 359.394 418.952 816.43 816.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 0.000512 4096 210 1472 22008 6.62125 131.42 209.702 347.788 347.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 64 500 0.000512 512 170 320 0 0.794976 0.00576 26.2503 27.1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 0.000256 2048 220 9280 53088 9.65491 8.03731 1072.18 235.791 1325.84 1298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000512 1024 240 448 25984 2.40995 1.6648 28.9506 83.9265 117.054 117.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.001024 1024 130 448 17024 0.6928 7.98038 26.2961 35.0111 35.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 3.2e-05 1024 190 512 530432 55.9112 26.9222 564.888 837.363 1485.28 1485.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.001024 2048 650 1920 12208 1.66451 42.6159 52.3892 96.7214 96.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 0.000128 4096 110 1920 128352 23.085 28.3771 967.329 838.734 1857.6 1857.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 3.2e-05 1024 540 1920 415744 77.0404 26.9059 724.372 837.124 1665.67 1665.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.000128 2048 530 1024 120064 23.5213 14.3763 228.364 418.852 685.246 685.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 0.000512 4096 210 1472 21952 6.62208 85.0113 209.66 301.34 301.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.001024 2048 650 1920 12096 1.6521 34.9163 52.201 88.8224 88.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 0.000128 4096 110 1920 128016 23.1353 28.3859 815.438 837.352 1704.39 1704.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 3.2e-05 1024 540 1920 408576 78.182 26.9188 604.448 836.71 1546.49 1546.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.000128 2048 530 1024 119616 23.6288 14.4138 193.562 419.113 650.857 650.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 0.000512 4096 210 1472 21840 6.62147 71.0166 209.24 286.922 286.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 500 0.000512 512 170 320 0 0.802528 0.004448 25.4695 26.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 0.000256 2048 220 9280 53088 9.66032 7.85789 575.12 235.147 827.975 801.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000512 1024 240 448 24864 2.39203 1.62982 15.2897 81.703 101.119 101.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.001024 1024 130 448 16800 0.68976 4.39706 26.1254 31.2547 31.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 3.2e-05 1024 190 512 526848 56.2081 26.9242 302.793 836.694 1222.82 1222.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.001024 2048 650 1920 12096 1.65795 30.0851 52.3452 84.1405 84.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 0.000128 4096 110 1920 128128 23.0216 28.3349 719.289 837.52 1608.24 1608.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 3.2e-05 1024 540 1920 401408 77.4097 26.5192 522.58 827.022 1453.75 1453.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.000128 2048 530 1024 120064 23.4842 14.3591 170.712 419.14 627.825 627.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 670 0.000512 4096 210 1472 21728 6.60144 217.666 208.905 433.217 433.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.001024 2048 650 1920 12040 1.66298 26.8087 52.3537 80.876 80.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 0.000128 4096 110 1920 127680 23.1813 28.3817 642.397 836.982 1531.02 1531.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 3.2e-05 1024 540 1920 394240 77.1407 26.3187 471.203 817.612 1392.5 1392.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.000128 2048 530 1024 118720 23.5111 14.3483 151.313 415.44 604.746 604.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 670 0.000512 4096 210 1472 21560 6.55309 216.591 208.335 431.523 431.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.001024 2048 650 1920 12288 1.66102 64.7391 52.4361 118.89 118.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 0.000128 4096 110 1920 128384 23.0646 28.3402 1497.21 838.125 2386.81 2386.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 3.2e-05 1024 540 1920 413696 77.047 26.8227 1108.48 835.336 2047.9 2048.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.000128 2048 530 1024 120832 23.4595 14.3749 355.94 419.297 813.199 813.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 0.000512 4096 210 1472 22016 6.62675 131.121 209.619 347.409 347.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.001024 2048 650 1920 12160 1.65757 43.8948 52.263 97.8689 97.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 0.000128 4096 110 1920 128000 23.0482 28.3341 1009.35 837.114 1897.92 1897.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 3.2e-05 1024 540 1920 409600 77.6405 26.831 717.631 835.264 1657.58 1657.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.000128 2048 530 1024 119808 23.4713 14.4221 238.866 417.959 694.845 694.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 0.000512 4096 210 1472 21888 6.61683 88.8365 209.274 304.771 304.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.001024 2048 650 1920 12096 1.6575 35.7313 52.2964 89.7382 89.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 0.000128 4096 110 1920 127872 23.0467 28.3356 836.181 837.925 1725.57 1725.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 3.2e-05 1024 540 1920 405504 76.4783 26.4426 586.919 824.804 1514.86 1515.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.000128 2048 530 1024 119808 23.371 14.356 198.527 416.976 653.362 653.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 0.000512 4096 210 1472 21888 6.62141 73.4597 209.735 289.859 289.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.001024 2048 650 1920 12032 1.66093 31.9857 52.3002 86.0003 86.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 0.000128 4096 110 1920 127488 23.0707 28.3222 768.143 836.997 1656.61 1656.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 3.2e-05 1024 540 1920 409600 77.6719 26.8234 537.344 836.001 1478.07 1478.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.000128 2048 530 1024 118784 23.6093 14.5654 181.492 418.586 638.389 638.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 0.000512 4096 210 1472 21760 6.61664 67.4429 209.42 283.523 283.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.001024 2048 650 1920 11840 1.65139 29.9522 51.923 83.5778 83.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 0.000128 4096 110 1920 127360 23.0676 28.3281 707.209 836.15 1594.83 1594.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 3.2e-05 1024 540 1920 389120 78.9461 26.5128 470.016 824.546 1400.23 1400.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.000128 2048 530 1024 117760 23.2641 14.2826 166.905 412.979 617.562 617.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 670 0.000512 4096 210 1472 21760 6.62733 202.079 209.623 418.373 418.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.001024 2048 650 1920 11904 1.6593 28.291 52.3068 82.3111 82.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 0.000128 4096 110 1920 126720 23.0565 28.3095 668.137 835.053 1554.63 1554.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 3.2e-05 1024 540 1920 393216 78.296 26.4417 455.478 825.272 1385.7 1386.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.000128 2048 530 1024 116736 23.4206 14.4331 156.379 413.479 607.841 607.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 670 0.000512 4096 210 1472 21504 6.57222 199.692 208.763 415.071 415.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1310 0.001024 2048 650 1920 12368 1.66515 56.0251 52.5169 110.261 110.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 740 0.000128 4096 110 1920 128096 23.1322 28.3831 2190.71 838.097 3080.41 3080.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 3.2e-05 1024 540 1920 390144 81.2427 26.9112 956.417 837.852 1902.65 1902.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1510 0.000128 2048 530 1024 116608 23.9695 14.4917 520.546 419.103 978.255 978.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 0.000512 4096 210 1536 21328 6.61376 250.465 209.603 466.727 466.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 0.001024 2048 650 1920 12352 1.66502 62.6289 52.5162 116.861 116.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 0.000128 4096 110 1920 128000 23.0569 28.332 2109.06 837.728 2998.26 2998.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 3.2e-05 1024 540 1920 389120 81.0466 27.3834 1050.67 837.657 1996.97 1997.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 0.000128 2048 530 1024 116480 23.9066 14.3384 486.01 419.087 943.47 943.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 670 0.000512 4096 210 1536 21312 6.61914 222.136 209.619 438.421 438.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 0.001024 2048 650 1920 12288 1.66707 41.6156 52.4794 95.8139 95.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 0.000128 4096 110 1920 128000 23.1445 28.3572 1932.17 838.827 2822.58 2822.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 3.2e-05 1024 540 1920 385024 81.2266 26.8231 681.925 835.857 1626.05 1626.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 0.000128 2048 530 1024 116224 23.9646 14.3633 444.622 419.507 902.591 902.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 670 0.000512 4096 210 1536 21248 6.6016 219.037 209.634 435.318 435.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 0.001024 2048 650 1920 12288 1.66509 34.8508 52.5268 89.0953 89.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 0.000128 4096 110 1920 127872 23.0856 28.3421 1868.29 837.992 2757.8 2757.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 3.2e-05 1024 540 1920 380928 81.3692 26.7279 552.644 832.499 1493.46 1493.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 0.000128 2048 530 1024 115968 23.9233 14.3809 430.843 418.563 887.841 887.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 670 0.000512 4096 210 1536 21216 6.61104 218.94 209.459 435.056 435.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1310 0.001024 2048 650 1920 12160 1.65862 29.9271 52.3055 83.9416 84.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 0.000128 4096 110 1920 127744 23.1176 28.3341 1833.44 837.786 2722.76 2722.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 3.2e-05 1024 540 1920 385024 81.2804 26.85 501.766 836.206 1446.33 1446.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 0.000128 2048 530 1024 115712 23.9249 14.3396 421.129 418.282 877.811 877.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 670 0.000512 4096 210 1536 21120 6.6009 216.869 209.337 432.853 432.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1310 0.001024 2048 650 1920 12160 1.65955 27.5885 52.3311 81.6327 81.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 0.000128 4096 110 1920 127680 23.1223 28.3341 1817.48 836.63 2705.64 2705.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 3.2e-05 1024 540 1920 389120 81.0597 26.8839 468.134 837.715 1414.02 1414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 0.000128 2048 530 1024 115200 23.7932 14.3259 416.902 415.81 870.968 871.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 670 0.000512 4096 210 1536 21120 6.60851 219.771 209.202 435.626 435.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1310 0.001024 2048 650 1920 12096 1.66093 25.2477 52.3087 79.2713 79.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 0.000128 4096 110 1920 127488 23.1342 28.3177 1795.37 838.16 2685.07 2685.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 3.2e-05 1024 540 1920 368640 82.1219 26.4458 411.655 825.03 1345.47 1345.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 0.000128 2048 530 1024 115200 23.8819 14.3441 412.721 417.091 868.172 868.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 670 0.000512 4096 210 1536 21120 6.60826 217.717 209.629 433.998 434.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1310 0.001024 2048 650 1920 12096 1.65869 23.7097 52.386 77.806 77.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 0.000128 4096 110 1920 127680 23.0979 28.3268 1792.72 838.257 2682.49 2682.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 3.2e-05 1024 540 1920 372736 81.8989 26.5196 391.873 827.755 1328.27 1328.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 0.000128 2048 530 1024 114688 24.062 14.3441 407.341 419.193 865.079 865.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 670 0.000512 4096 210 1536 21056 6.60643 219.437 209.434 435.523 435.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1310 0.001024 2048 650 1920 12032 1.65818 23.4537 52.307 77.4704 77.5291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 0.000128 4096 110 1920 127488 23.1364 28.3257 1775.03 837.163 2663.73 2663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1330 3.2e-05 1024 540 1920 376832 82.8127 27.0687 378.424 836.118 1324.64 1324.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 0.000128 2048 530 1024 114688 24.0634 14.3479 406.492 418.635 863.668 863.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 670 0.000512 4096 210 1536 20992 6.60854 216.704 209.807 433.164 433.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1310 0.001024 2048 650 1920 12096 1.65766 22.9765 52.3867 77.0756 77.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 740 0.000128 4096 110 1920 128128 23.1152 28.3262 1741.19 838.243 2630.96 2631.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1330 3.2e-05 1024 540 1920 415744 75.5553 26.5231 442.802 827.735 1372.84 1373.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1510 0.000128 2048 530 1080 120064 23.5606 14.3362 469.373 419.189 926.597 926.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 670 0.000512 4096 210 1440 22176 6.61501 207.54 209.507 423.707 423.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1310 0.001024 2048 650 1920 12096 1.65562 22.385 52.3452 76.4386 76.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 740 0.000128 4096 110 1920 128128 23.0864 28.3385 1715.93 837.551 2604.99 2605.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1330 3.2e-05 1024 540 1920 401408 77.431 26.5122 376.862 827.043 1308.07 1308.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 0.000128 2048 530 1024 120064 23.5688 14.3457 426.884 418.846 883.781 883.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 670 0.000512 4096 210 1472 21728 6.60403 203.61 208.915 419.171 419.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1310 0.001024 2048 650 1950 11760 1.64448 23.3092 51.879 76.8866 76.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 740 0.000128 4096 110 1900 128240 23.2756 28.3873 1739.66 836.418 2627.83 2627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1330 3.2e-05 1024 540 1950 394240 77.166 26.3184 386.93 817.301 1307.94 1308.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1510 0.000128 2048 530 1050 118720 23.5724 14.3234 466.97 415.59 920.588 920.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 670 0.000512 4096 210 1450 21840 6.56294 203.989 208.395 418.992 419.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1310 0.001024 2048 650 1920 12040 1.6607 22.9904 52.3437 77.0465 77.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 740 0.000128 4096 110 1872 128240 23.2799 28.4074 1706.27 836.661 2594.69 2594.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 3.2e-05 1024 540 1920 394240 77.2307 26.482 418.736 817.522 1340.19 1340.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1510 0.000128 2048 530 1056 118720 23.5865 14.3451 468.989 415.391 922.44 922.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 670 0.000512 4096 210 1440 22120 6.61293 205.176 209.33 421.162 421.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 500 0.000512 512 170 288 0 0.753664 0.004576 26.068 26.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 0.000256 2048 220 9264 52640 9.64525 7.73939 406.739 234.21 658.514 631.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 0.000512 1024 240 432 24640 2.392 1.64454 22.7967 84.2734 111.209 111.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 0.001024 1024 130 432 16800 0.691648 10.664 26.1585 37.5572 37.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 3.2e-05 1024 190 480 537600 54.5114 26.6864 596.421 830.151 1507.96 1508.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1310 0.001024 2048 650 1920 12160 1.65824 26.0928 52.2545 80.0575 80.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 740 0.000128 4096 110 1888 128512 23.1859 28.3361 1720.99 836.988 2609.58 2609.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 3.2e-05 1024 540 1920 425984 75.4695 26.823 501.828 835.207 1439.55 1439.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1510 0.000128 2048 530 1024 120832 23.4906 14.424 452.172 417.892 908.116 908.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 670 0.000512 4096 210 1440 22272 6.61222 204.681 209.325 420.665 420.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 500 0.000512 512 170 288 4096 3.22928 0.77648 1.38493 27.0507 32.6259 32.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 0.000256 2048 220 9280 53248 9.63117 7.03741 463.076 209.188 689.037 689.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 0.000512 1024 240 448 25600 2.40768 1.67482 23.808 85.4344 113.425 113.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.001024 1024 130 416 17152 0.694272 10.276 26.3062 37.3199 37.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 3.2e-05 1024 190 480 540672 54.8816 26.8245 590.11 835.11 1507.12 1507.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1310 0.001024 2048 650 1920 11520 1.63264 36.0658 51.5295 89.2791 89.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 740 0.000128 4096 110 1888 127680 23.0441 28.3316 2416.54 837.548 3305.55 3305.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1330 3.2e-05 1024 540 1920 399360 77.415 26.4468 655.321 825.327 1584.73 1584.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 0.000128 2048 530 1024 119040 23.1889 14.336 639.558 413.698 1090.91 1091.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 670 0.000512 4096 210 1440 21600 6.53517 273.944 207.789 488.309 488.364
