rfu:0.0965973416745
onechip:0.0767825023566
reconfigurable:0.0242412693272
fpga:0.0192759602795
blt:0.0186593229529
instructions:0.0171593198055
instruction:0.013604043604
configuration:0.0111227381905
fir:0.00988199572593
rbt:0.00821010209926
sim:0.00757019821836
jpeg:0.00683990562205
outorder:0.00629984603592
speedup:0.00603582363266
addr:0.00578278808384
pipeline:0.00567948319328
oc:0.00555371608643
configurations:0.00541662855438
max_inputs:0.00495370982946
cpu:0.00470804430445
stalls:0.00454759620933
29x:0.00447823750869
simplescalar:0.00418509338558
07x:0.00412809152455
33x:0.00412809152455
fpgas:0.00412138831112
dst:0.00411284637577
simulator:0.00395784166539
wr:0.00378636239593
writes:0.00370211066011
erent:0.00349101910692
latency:0.00348038913877
writeback:0.00344408709609
0x7fffc000:0.00330247321964
08x:0.00330247321964
bfu:0.00330247321964
recq:0.00330247321964
destination:0.00322787934465
int:0.0032033801562
adpcm:0.00310285632912
ruu:0.00310285632912
architecture:0.00306261591104
operand:0.00305829091985
reconfiguration:0.00299046250808
pegwit:0.00298549167246
chimaera:0.00298549167246
16x:0.00298549167246
lsq:0.00298549167246
processor:0.00297130911949
memory:0.00297080235972
coprocessors:0.00293774741126
controller:0.00289939845219
dispatch:0.00289392486048
rd:0.00289139404192
fabric:0.00287007258007
register:0.00282615488935
encoder:0.00282507482053
func:0.00273678511229
commit:0.00272872545012
stage:0.00265724314397
mediabench:0.00256590730821
reads:0.00254319317148
decoder:0.00254165894126
mem:0.00251396085815
35x:0.00247685491473
oc_index:0.00247685491473
00x:0.00247685491473
oc_result:0.00247685491473
36x:0.00247685491473
24x:0.00247685491473
programmable:0.00245731921195
filter:0.00239455947094
queue:0.00239289188777
compiler:0.00238091543896
di:0.00236947769361
stations:0.00233890752867
cache:0.0022933799104
src:0.00227996854068
medium:0.00225845376839
25x:0.00223911875434
lru:0.0022351774567
reservation:0.00223414099542
custom:0.00210627361024
mpeg2:0.00209994867864
hazard:0.00206069415556
stalled:0.00206069415556
functional:0.00200751446079
hazards:0.00197639914519
issue:0.0019655643128
addresses:0.00195288420819
locks:0.00193582919202
loading:0.00191967151168
prevent:0.00191859817842
fetch:0.00191052506312
ported:0.00191014145641
macros:0.00188338321369
xilinx:0.00186171379747
chameleon:0.00186171379747
execute:0.00181268279108
kernel:0.00178879196944
logic:0.00177516726511
lib:0.00176264844676
benchmarks:0.00170635759243
scheduling:0.00170352689842
processors:0.00170138043583
superscalar:0.00169905051103
hardware:0.00168930733742
locked:0.00168046230497
units:0.00167511505548
consistency:0.00166505058368
lock:0.0016641953454
src2:0.00165123660982
34x:0.00165123660982
43x:0.00165123660982
28x:0.00165123660982
32x:0.00165123660982
87x:0.00165123660982
62x:0.00165123660982
41mm:0.00165123660982
13x:0.00165123660982
18432:0.00165123660982
18x:0.00165123660982
38x:0.00165123660982
oc_word:0.00165123660982
encodesize:0.00165123660982
ssgcc:0.00165123660982
27x:0.00165123660982
20x:0.00165123660982
defconf:0.00165123660982
transmogrifier:0.00165123660982
block:0.00161407551693
latencies:0.00155528478623
decode:0.00153828041571
executing:0.00151715771782
annotation:0.00150838991333
src1:0.00149274583623
xc6200:0.00149274583623
unsigned:0.00148229935889
conf:0.00144569702096
interfacing:0.00142872840672
stdio:0.00139996578576
hauck:0.00139996578576
garp:0.00139996578576
morphosys:0.00139996578576
unmodified:0.00132839278658
loaded:0.00132726065168
encode:0.00131714088297
encoded:0.0013043791797
compression:0.00129246481261
blk:0.0012829536541
napa:0.0012829536541
accesses:0.00128264196681
gates:0.00127978100779
multimedia:0.00126395179737
modifications:0.00124970050086
core:0.00122432354998
bits:0.00121372617425
floating:0.00120153846178
specialized:0.00119304567603
executed:0.00118692826744
divider:0.00117509896451
streaming:0.00116945376434
remained:0.00114608487385
outstanding:0.001131292435
file:0.00112819594957
32kb:0.00112379646547
scheduler:0.00112207007262
dependencies:0.00111308068849
cycles:0.00111190116651
queues:0.00110858714651
applica:0.00110337509849
log2:0.00110185942268
blocks:0.00109264022474
gcc:0.00109016716075
improvement:0.0010823515193
coef:0.00108181782741
capable:0.00107245748785
risc:0.00106507772748
assembler:0.0010633678573
dct:0.0010633678573
microarchitecture:0.00102484346403
opcode:0.00101543812612
acts:0.00100744731187
stages:0.00100398471542
profiling:0.000998517207241
pending:0.000998517207241
track:0.000997489927585
configuring:0.000988199572593
registers:0.000964657752508
overlap:0.000952469878872
interface:0.000951533919441
compiled:0.000941079696584
gain:0.000919326751139
scott:0.000916355420665
pre:0.000914127873683
bu:0.000902860190829
rec:0.000894070982678
execution:0.000875771663495
source:0.000871099946389
alu:0.000869498056138
the rfu:0.0325773213788
the onechip:0.019003437471
sim onechip:0.0162886606894
rfu instructions:0.0144788095017
rfu instruction:0.0144788095017
the fpga:0.0140012569048
the blt:0.0135738839079
order issue:0.0117652670822
onechip s:0.0117640327201
the reconfigurable:0.01067393107
an rfu:0.00995418153243
reconfigurable unit:0.00995418153243
the configuration:0.00851725802399
speedup obtained:0.00733832761063
onechip architecture:0.00723940475086
reconfigurable processors:0.00671812352246
rfu is:0.006334479157
in onechip:0.006334479157
destination block:0.006334479157
fir filter:0.00577395087139
instructions are:0.00575702623684
memory consistency:0.00567559965029
of order:0.00565688809616
dynamic scheduling:0.00543571844854
fpga controller:0.00542955356314
rfu writes:0.00542955356314
prevent rfu:0.00542955356314
the rbt:0.00542955356314
rfu in:0.00542955356314
performance improvement:0.00500121242336
consistency scheme:0.0049542756444
reconfigurable functional:0.0049542756444
instruction stalls:0.00467615268237
the fir:0.00467615268237
sim outorder:0.00467615268237
s pipeline:0.00467615268237
reconfigurable instructions:0.00452462796928
for onechip:0.00452462796928
blt instruction:0.00452462796928
of onechip:0.00452462796928
rfu destination:0.00452462796928
context memory:0.00452462796928
fir c:0.00452462796928
memory interface:0.00447874901497
reservation stations:0.00432557496915
di erent:0.00430968778038
the simulator:0.00421898169437
the memory:0.00417439337476
reconfigurable logic:0.004128563037
for reconfigurable:0.00409448522405
functional unit:0.00400614970887
out of:0.00398135644751
the applications:0.00395096114895
the jpeg:0.00389679390197
memory blocks:0.00384930058093
the architecture:0.00372851803112
configuration management:0.0037238528865
configurations are:0.00366237498271
onechip is:0.00361970237543
reconfiguration bits:0.00361970237543
2 29x:0.00361970237543
rfu rd:0.00361970237543
fir oc:0.00361970237543
operation latency:0.00361970237543
rfu and:0.00361970237543
encode small:0.00361970237543
rfu wr:0.00361970237543
of rfu:0.00361970237543
dst addr:0.00361970237543
no blt:0.00361970237543
of reconfigurable:0.00360464580763
issue and:0.00355443938471
the processor:0.00353934261946
large 1:0.00350031422619
instructions in:0.00343279095077
processor core:0.00333560345938
configuration is:0.00331497252497
configuration compression:0.0033028504296
medium 1:0.0033028504296
reconfigurable coprocessors:0.0033028504296
oc c:0.0033028504296
small 1:0.00326812974505
the dispatch:0.0032077504841
a reconfigurable:0.00315311091683
data size:0.00313917855661
bits table:0.00311743512158
pre loading:0.00311743512158
the speedup:0.00305732488512
filter kernel:0.00298583267665
for sim:0.00298583267665
the fpgas:0.00298583267665
this instruction:0.00283931417312
now been:0.00272965681603
are outstanding:0.00271477678157
block lock:0.00271477678157
fpga conf:0.00271477678157
rfu the:0.00271477678157
onechip this:0.00271477678157
prevent cpu:0.00271477678157
3 00x:0.00271477678157
rfu reads:0.00271477678157
onechip a:0.00271477678157
cpu wr:0.00271477678157
memory locks:0.00271477678157
kernel oriented:0.00271477678157
3 rfu:0.00271477678157
to onechip:0.00271477678157
onechip has:0.00271477678157
lru configuration:0.00271477678157
lock table:0.00271477678157
dispatch issue:0.00271477678157
locked rfu:0.00271477678157
to rfu:0.00271477678157
lines 25:0.00271477678157
configuration latency:0.00271477678157
pending cpu:0.00271477678157
loading configurations:0.00271477678157
when rfu:0.00271477678157
lib h:0.00271477678157
onechip library:0.00271477678157
oc lib:0.00271477678157
after rfu:0.00271477678157
1 16x:0.00271477678157
file fir:0.00271477678157
operand rfu:0.00271477678157
cpu reads:0.00271477678157
three operand:0.00271477678157
blt is:0.00271477678157
29x 2:0.00271477678157
remained unmodified:0.00271477678157
while pending:0.00271477678157
configuration address:0.00271477678157
unit rfu:0.00271477678157
rfu source:0.00271477678157
table rbt:0.00271477678157
stage is:0.00269558266778
instructions that:0.00269558266778
the address:0.00268335467929
an fpga:0.0026684827675
other groups:0.0026684827675
that target:0.0026684827675
each application:0.00264470561629
instruction is:0.00264470561629
functional units:0.00263253307228
the encoder:0.00256620038728
applications were:0.00256620038728
has now:0.002482568591
the simplescalar:0.002482568591
addresses until:0.0024771378222
memory interfacing:0.0024771378222
mem stage:0.0024771378222
chimaera reconfigurable:0.0024771378222
the chimaera:0.0024771378222
instruction specification:0.0024771378222
func is:0.0024771378222
reconfigurable instruction:0.0024771378222
scheduler queues:0.0024771378222
fpga function:0.0024771378222
jpeg decoder:0.0024771378222
fpga the:0.0024771378222
memory streaming:0.0024771378222
function func:0.0024771378222
operand instruction:0.0024771378222
m process:0.0024771378222
the pipeline:0.00247078111297
s performance:0.00246150310717
block sizes:0.00238148599453
configuration 0:0.00233807634118
oriented applications:0.00233807634118
latency will:0.00233807634118
pre load:0.00233807634118
issue stage:0.00233807634118
two operand:0.00233807634118
program order:0.00229632032083
the cpu:0.0022849222924
been extended:0.00228022895971
was executing:0.00223937450749
memory accesses:0.00219377756024
pipeline the:0.00216388278625
of sim:0.00216278748458
and commit:0.00216278748458
and dst:0.00216278748458
one configuration:0.00216278748458
source addresses:0.00216278748458
instructions and:0.00214549434423
unit to:0.0021269786313
and destination:0.00209226821595
to memory:0.00207552528797
writes to:0.00204578106966
the application:0.00201886308389
instructions will:0.00200136207563
data dependencies:0.00198966334465
and writes:0.00198966334465
general purpose:0.0019871536811
four applications:0.00196087784703
new instructions:0.00196087784703
destination addresses:0.00196087784703
instruction will:0.00196087784703
dynamic reconfiguration:0.00196087784703
programmable logic:0.00196087784703
of order issue:0.0116625061283
out of order:0.0101090345438
of the onechip:0.00665952323992
the reconfigurable unit:0.00665952323992
the onechip architecture:0.00665952323992
the rfu is:0.00570816277707
memory consistency scheme:0.00570816277707
reconfigurable functional unit:0.00523291341861
speedup obtained by:0.00510234643114
the speedup obtained:0.00510234643114
for reconfigurable processors:0.00495484158862
in the blt:0.00475680231423
sim onechip s:0.00475680231423
blt instruction stalls:0.00475680231423
in the rfu:0.00475680231423
the rfu in:0.00475680231423
the memory interface:0.00475680231423
the fir filter:0.00436076118217
the performance improvement:0.00393418625552
rfu in onechip:0.00380544185138
reconfigurable unit to:0.00380544185138
fir filter kernel:0.00380544185138
prevent rfu writes:0.00380544185138
and destination block:0.00380544185138
now been extended:0.00380544185138
fir oc c:0.00380544185138
and the reconfigurable:0.00380544185138
the fpga controller:0.00380544185138
onechip s pipeline:0.00380544185138
of the rfu:0.00380544185138
reconfiguration bits table:0.00380544185138
for sim onechip:0.00380544185138
no blt instruction:0.00380544185138
stage is where:0.00380544185138
order issue and:0.00348860894574
for the jpeg:0.00348860894574
of the applications:0.00317331240478
the memory consistency:0.00317166554949
of the configuration:0.00310356522935
has now been:0.00306959318941
the configuration is:0.00285450093149
operand rfu instruction:0.00285408138854
instructions are outstanding:0.00285408138854
2 29x 2:0.00285408138854
rfu destination addresses:0.00285408138854
the rfu and:0.00285408138854
configurations are defined:0.00285408138854
rfu instruction is:0.00285408138854
instructions that target:0.00285408138854
bits table rbt:0.00285408138854
of rfu instructions:0.00285408138854
oc lib h:0.00285408138854
functional unit rfu:0.00285408138854
for the rfu:0.00285408138854
the jpeg decoder:0.00285408138854
for the onechip:0.00285408138854
lines 25 27:0.00285408138854
speedup obtained from:0.00285408138854
lru configuration management:0.00285408138854
kernel oriented applications:0.00285408138854
rfu source addresses:0.00285408138854
are no blt:0.00285408138854
a reconfigurable unit:0.00285408138854
reconfigurable unit the:0.00285408138854
an rfu instruction:0.00285408138854
while pending cpu:0.00285408138854
block lock table:0.00285408138854
experiment was executing:0.00285408138854
where the fpga:0.00285408138854
the blt is:0.00285408138854
been extended to:0.00282963545631
shows the speedup:0.00275231784006
latency will be:0.0026164567093
chimaera reconfigurable functional:0.0026164567093
the chimaera reconfigurable:0.0026164567093
the fpga function:0.0026164567093
the reservation stations:0.0026164567093
that target the:0.0026164567093
the issue stage:0.00247742079431
in the fpga:0.00247742079431
instruction will be:0.00247742079431
reads and writes:0.00239071530008
of the reconfigurable:0.00237874916212
the architecture s:0.00223963031906
stored in the:0.00221175082358
there are no:0.00217131576761
and the out:0.00214087569862
keep track of:0.00213653266431
extended to support:0.00206423838004
in program order:0.00206423838004
the data size:0.00206423838004
in the pipeline:0.00203149254732
the address of:0.0020124638993
source and destination:0.00199431912876
the general purpose:0.0019740769953
the out of:0.0019740769953
instructions from the:0.00194859710898
d shows the:0.00194859710898
and dst addr:0.00190272092569
destination block addresses:0.00190272092569
improvement by the:0.00190272092569
2 3 include:0.00190272092569
and an fpga:0.00190272092569
configuration latency in:0.00190272092569
in chameleon processors:0.00190272092569
operation and issue:0.00190272092569
1 28x 1:0.00190272092569
configuration 0 and:0.00190272092569
reconfigurable unit and:0.00190272092569
the fpga the:0.00190272092569
2 08x 2:0.00190272092569
reconfigurable instruction func:0.00190272092569
coprocessors for multimedia:0.00190272092569
define max_inputs 1024:0.00190272092569
cpu reads and:0.00190272092569
consistency scheme by:0.00190272092569
rfu and the:0.00190272092569
filter kernel on:0.00190272092569
locked rfu destination:0.00190272092569
after instructions are:0.00190272092569
of sim onechip:0.00190272092569
pre load instruction:0.00190272092569
some random numbers:0.00190272092569
3 00x large:0.00190272092569
memory accesses performed:0.00190272092569
cpu writes to:0.00190272092569
issue and commit:0.00190272092569
fpga function number:0.00190272092569
the onechip library:0.00190272092569
the reconfigurable instructions:0.00190272092569
into the transmogrifier:0.00190272092569
configurations are located:0.00190272092569
overlap of approximately:0.00190272092569
to sim outorder:0.00190272092569
writes to locked:0.00190272092569
11 overlapping instructions:0.00190272092569
that dynamic scheduling:0.00190272092569
store queue lsq:0.00190272092569
the rfu the:0.00190272092569
implemented in onechip:0.00190272092569
analysis of reconfigurable:0.00190272092569
the napa adaptive:0.00190272092569
modifications were done:0.00190272092569
to some random:0.00190272092569
the fpga fabric:0.00190272092569
until after rfu:0.00190272092569
to support configuration:0.00190272092569
reads a word:0.00190272092569
addr src2 addr:0.00190272092569
in fpga conf:0.00190272092569
onechip architecture 1:0.00190272092569
rfu instructions are:0.00190272092569
programming for sim:0.00190272092569
the configuration address:0.00190272092569
destination block sizes:0.00190272092569
of reconfigurable coprocessors:0.00190272092569
in this instruction:0.00190272092569
operand instruction one:0.00190272092569
destination after addresses:0.00190272092569
instructions queue recq:0.00190272092569
stage remained unmodified:0.00190272092569
to locked rfu:0.00190272092569
onechip s rfu:0.00190272092569
was executing the:0.00190272092569
the address stored:0.00190272092569
rfu writes to:0.00190272092569
writes while pending:0.00190272092569
larger the data:0.00190272092569
addr and dst:0.00190272092569
approach to hiding:0.00190272092569
parallel reconfigurable system:0.00190272092569
rfu writes while:0.00190272092569
through the memory:0.00190272092569
the rfu instruction:0.00190272092569
addr dst addr:0.00190272092569
manager that will:0.00190272092569
onechip this section:0.00190272092569
s rfu instructions:0.00190272092569
from memory streaming:0.00190272092569
remained unmodified and:0.00190272092569
stalls per rfu:0.00190272092569
in the fir:0.00190272092569
applications except for:0.00190272092569
int y max_inputs:0.00190272092569
context reconfigurable coprocessors:0.00190272092569
version of onechip:0.00190272092569
1 16x 1:0.00190272092569
the context memory:0.00190272092569
memory streaming applications:0.00190272092569
2 rfu architecture:0.00190272092569
for single context:0.00190272092569
encode small 1:0.00190272092569
the onechip reconfigurable:0.00190272092569
by only using:0.00190272092569
blt need to:0.00190272092569
pending cpu store:0.00190272092569
a 3 operand:0.00190272092569
onechip architecture several:0.00190272092569
compiler directed approach:0.00190272092569
jpeg encode small:0.00190272092569
