Running: /media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/data/git/jcfpga/LX150/ADC_CTRL_isim_beh.exe -prj /media/data/git/jcfpga/LX150/ADC_CTRL_beh.prj work.ADC_CTRL 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/data/git/jcfpga/LX150/ipcore_dir/PLL_FX3.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/word2byte.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/DATA_TO_GPIFII_FIFO.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/DATA_FROM_GPIFII_FIFO.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/BASIC_UART.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/T_SERIAL.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/SREG_CORE.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/SPI_CORE.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/image_out.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/fx3_slave_if.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/ipcore_dir/PLL_F250.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/ipcore_dir/BLOCKMEM.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/SREG_CONTROL.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/FX3_SLAVE.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/BLOCKMEM_CTRL.vhd" into library work
Parsing VHDL file "/media/data/git/jcfpga/LX150/hdl/ADC_CTRL.vhd" into library work
WARNING:HDLCompiler:946 - "/media/data/git/jcfpga/LX150/hdl/ADC_CTRL.vhd" Line 333: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/data/git/jcfpga/LX150/hdl/ADC_CTRL.vhd" Line 364: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/media/data/git/jcfpga/LX150/hdl/ADC_CTRL.vhd" Line 756: Actual for formal port c1 is neither a static name nor a globally static expression
Starting static elaboration
WARNING:HDLCompiler:746 - "/media/data/git/jcfpga/LX150/hdl/image_out.vhd" Line 109: Range is empty (null range)
Completed static elaboration
Fuse Memory Usage: 135320 KB
Fuse CPU Usage: 1650 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package numeric_std
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity PLL_F250 [pll_f250_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture xilinx of entity PLL_FX3 [pll_fx3_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","LVDS_33","S...]
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",true,"0",fa...]
Compiling architecture behavioral of entity SREG_CORE [sreg_core_default]
Compiling architecture behavioral of entity SPI_CORE [spi_core_default]
Compiling package math_real
Compiling architecture behavioral of entity basic_uart [\basic_uart(2604)\]
Compiling architecture behavioral of entity T_SERIAL [t_serial_default]
Compiling architecture behavioral of entity SREG_CONTROL [sreg_control_default]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture blockmem_a of entity BLOCKMEM [blockmem_default]
Compiling architecture behavioral of entity BLOCKMEM_CTRL [blockmem_ctrl_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,14...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,14,"Bla...]
Compiling architecture data_to_gpifii_fifo_a of entity DATA_TO_GPIFII_FIFO [data_to_gpifii_fifo_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(32,"...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,9,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,9,"Blan...]
Compiling architecture data_from_gpifii_fifo_a of entity DATA_FROM_GPIFII_FIFO [data_from_gpifii_fifo_default]
Compiling architecture rtl of entity FX3_SLAVE_IF [\FX3_SLAVE_IF(32)\]
Compiling architecture behavioral of entity fifo_generator_v8_3_bhv_as [\fifo_generator_v8_3_bhv_as(16,"...]
Compiling architecture behavioral of entity fifo_generator_v8_3_bhv_preload0 [\fifo_generator_v8_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v8_3_conv [\fifo_generator_v8_3_conv(0,0,10...]
Compiling architecture behavioral of entity fifo_generator_v8_3 [\fifo_generator_v8_3(0,0,10,"Bla...]
Compiling architecture word2byte_a of entity word2byte [word2byte_default]
Compiling architecture rtl of entity IMAGE_OUT [\IMAGE_OUT(10000,16,('0','0','0'...]
Compiling architecture behavioral of entity FX3_SLAVE [fx3_slave_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("C0",'0',"ASYNC")(1,2,1,5...]
Compiling architecture behavioral of entity adc_ctrl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 99 VHDL Units
Built simulation executable /media/data/git/jcfpga/LX150/ADC_CTRL_isim_beh.exe
Fuse Memory Usage: 1253668 KB
Fuse CPU Usage: 2360 ms
GCC CPU Usage: 5410 ms
