explor hypermedia processor design space distribut hypermedia system support collabor import emerg tool creation discoveri manag deliveri inform system becom increasingli desir practic area inform technolog advanc framework develop effici explor hypermedia design space intellig capit tradeoff perform area focu categori processor programm yet optim hypermedia applicationth key compon framework present paper retarget instructionlevel parallel compil instruct level simul set complet media applic written high level languag media processor synthesi algorithm framework address need effici use silicon exploit instructionlevel parallel found media applic compil target multipleinstructionissu processorsus develop framework conduct extens explor design space hypermedia applic find enough instructionlevel parallel typic media commun applic achiev highli concurr execut throughput requir high hand throughput requir low littl valu multipleinstructionissu processor increas area improv perform enough justifi use multipleinstructionissu processor throughput requir lowth framework introduc paper valuabl make earli architectur design decis cach issu width tradeoff area constrain number branch unit instruct issu width b introduct last decad multimedia servic found increas use applic system educ train offic busi inform point sale 26 recent year wide spread use world wide web produc fertil ground multimedia servic 4 5 hypermedia repres combin hypertext multimedia technolog 17 20 29 concept hypertext propos 50 year ago v bush 6 nelson 37 gener credit first use term hypertext 18 two differ model hypermedia 24 one model use hypermedia deliv rigidli constrain embed applic eg standalon cdrom base applic model distribut hypermedia widearea system inform discoveri manag eg world wide web 5 hyperg 23 common model distribut hypermedia inform system three distinct role support passiv particip informationservic provid activ particip 24 last role emerg model collabor hypermedia processor design standpoint role hypermedia system must support present uniqu challeng sinc media task comput demand execut concurr yet requir reliabl predict oper exampl task video audio encodingdecod text process imag process authent encryptiondecrypt run parallel support hypermedia system collabor present approach distribut hypermedia system design space explor applic support collabor role focu categori processor programm yet optim run hypermedia applic approach util advanc compil technolog architectur enhanc advanc compil technolog instructionlevel parallel ilp significantli increas abil microprocessor exploit opportun parallel execut exist variou program written highlevel languag stateoftheart ilp compil technolog process migrat research lab product group 3 12 21 33 34 time number new microprocessor architectur introduc devic hardwar structur well match ilp compil architectur enhanc found commerci product includ predic instruct execut vliw execut split regist file 8 43 multigaug arithmet variablewidth simd found famili mpact architectur chromat 22 design microun 19 multimedia extens programm processor also adopt architectur enhanc 28 39 key compon framework present paper retarget ilp compil instruct level simul set complet media applic written high level languag media processor synthesi algorithm discuss relat work contribut section 2 section 3 present preliminari materi includ area model media applic set experi platform tool procedur measur applic characterist use tool section 4 formul search problem establish complex base problem formul lay overal approach area effici hypermedia processor synthesi solut space explor strategi algorithm describ section 5 tool algorithm extens studi experiment section 6 final section 7 draw conclus 2 relat work contribut mani articl summar research effort hypermedia system 17 20 29 common internetbas hypermedia technolog world wide web 5 hyperg 23 repres distribut hypermedia system wide avail concept distribut hypermedia system support collabor emerg import idea distribut hypermedia system becom increasingli desir practic area inform technolog advanc 24 sinc earli 90 number effort relat design applicationspecif programm processor applicationspecif instruct set comprehens survey work computeraid design applic specif programm processor found literatur 16 38 35 particular great deal effort made combin retarget compil technolog design instruct set 1 32 42 31 30 sever research group publish result topic select design instruct set processor architectur particular applic domain 44 25 potkonjak wolf introduc hard realtim multitask asic design methodolog combin techniqu hard realtim schedul behavior synthesi 40 41 earli work area processor architectur synthesi tend employ ad hoc method small code kernel larg part due lack good retarget compil technolog cont mangionesmith 9 present one first effort consid larg applic code written highlevel languag spec similar goal ie evalu perform effici includ hardwar cost evalu approach substanti differ cont menez sathay 10 refin approach consid power consumpt effort limit avail compil technolog use singl applic binari schedul scalar machin execut superscalar implement fisher faraboschi desoli 13 studi variabl applicationsspecif vliw processor use highli advanc retarget compil howev studi consid small program kernel rather complet applic also focus find best possibl architectur specif applic workload rather understand differ best architectur across set applic unfortun howev know work address synthesi distribut hypermedia processor support collabor qualiti requir chang necessari take account time synchron requir also throughput requir design hypermedia processor benefit advanc compil technolog architectur also incorpor design hypermedia system lowlevel program increasingli less practic focu categori processor programm yet optim hypermedia applic vari degre throughput use stateoftheart ilp compil simul tool evalu perform media applic varieti multipleinstructionissu processor develop effici optim solut algorithm synthesi hypermedia processor although synthesi problem npcomplet find optim solut algorithm practic typic hypermedia scenario design space explor experi report paper includ dynam resourc alloc instanc media task arriv resourc dynam alloc arriv task main object studi viabil design space explor hypermedia processor use media applic written highlevel languag 3 preliminari section provid definit term present exist foundat describ target architectur area model media workload introduc last subsect explain experiment platform includ tool procedur measur applic characterist use tool 31 definit assumpt use term task individu applic media applic interchang refer task hypermedia applic assum integr circuit physic partit run differ task parallel henc partit complet processor processor machin machin configur use interchang throughout paper depend context use refer either singl partit within processor hypermedia applic entir set processor hypermedia applic run time measur platform individu applic divid fix run time unit call quanta experi use one quantum length time taken encod decod 4 mpeg2 frame typic throughput 15 frame per second quantum size approxim 0267 second perform constraint use drive experi base number processor cycl equival least one quantum cjpeg rawcaudio pegwitenc pegwitdec djpeg rawdaudio video stream imag stream audio stream video stream imag stream audio stream ecod side decod side figur 1 hypermedia scenario 32 target architectur target architectur use resembl multiprocessor system share memori except processor given usag scenario laid singl die media task assign dedic processor one media applic assign processor given perform constraint guarante met ie media task processor must finish within given time limit share memori use data commun task processor maintain cach multipl media applic assign singl processor flush refil cach accur incorpor run time measur platform defin previous divid task quanta one benefit use notion quantum simplifi synchron sever applic run multipl processor hypermedia applic realtim perform characterist user receiv benefit perform exce specifi goal henc use quanta equival longest time frame task synchron give conveni task assign unit alloc resourc figur 1 show one hypermedia scenario use evalu framework scenario consist 8 media applic separ two distinct set media task encod group decod group figur illustr synchron boundari media task exampl first quantum video audio still imag encod next quantum encod data set encrypt new video audio still imag encod pipelin fashion 33 area model use intel strongarm sa110 baselin architectur analysi 36 devic singleissu processor classic five stage pipelin sa110 instruct issu unit integ execut unit integ multipli memori manag unit data instruct cach structur data instruct configur issu ialu branch mem cach total 4 4 1 4 2 2 50 100 125 200 455 4328 tabl 1 processor configur exampl area estim mm 2 configur consist issu width number alu number branch unit number memori unit size instruct cachekb size data cachekb addit unit phase lock loop pll fabric 035m threemet cmo process 035v threshold 2v nomin suppli voltag develop simpl area model base sa110 area chip 4992mm 2 78mm theta 64mm approxim 25 die area devot core 1248mm 2 issu unit branch unit occupi approxim 5 die area 250mm 2 integ alu loadstor unit consum roughli 5 die area 250mm 2 dmmu immu data instruct mmu occupi roughli 10 5mm 2 area rest core area use unit write buffer bu interfac control assum area miscellan unit rel stabl sens chang increas issu width cach size assum vliw issu unit area model gener complex model base area model use 13 2 particular use partit regist file multiclust machin simplifi model consequ area compon datapath regist file gener superlinear complex assum linear complex chip area model linear cycl speed remain constant across variou machin configur multiclust machin use model may extrem accur may good enough demonstr framework without go detail build entir machin area arbitrarili configur vliw machin given branch branch nmemamem misc term n issu issu nalu aalu n branch branch nmem amem misc issu width baselin issu unit area number alu area singl alu number branch unit branch unit area number memori unit area singl memori unit miscellan area respect includ floatingpoint unit machin configur applic use defin issu 1 defin ialu 1 defin branch 1 defin model superscalar enumer resourc resourc declar mem 00issu end figur 2 exampl highlevel machin descript hmde integ oper function unit multipli cach area calcul use cach design tool 14 use cach paramet cach configur except size number readwrit port 64 byte per line singl bank extern bu width 64 bit latenc 4 cycl assum number readwrit port number function unit set exampl area estim superscalar machin differ cach core configur shown tabl 1 rest paper describ machin configur 6tupl shown tabl 1 34 media applic set media applic use experi compos complet applic public avail code highlevel languag use 8 applic cull avail imag process commun cryptographi dsp applic brief summari applic data use shown tabl 3 detail descript applic found 27 35 experi platform use impact tool suit 7 measur run time media applic variou machin configura tion impact c compil retarget compil code optim phase especi develop multipleinstructionissu processor target machin impact c describ use highlevel machin descript languag hmde highlevel machin descript suppli user compil impact machin descript languag compil figur 2 show exampl hmde file impact provid cyclelevel simul processor architectur implement optim code consum lsim simul simul time lsim take cach structur inform provid user figur 3 show flow simul use impact tool sourc program written c impact compil simul result pcode hcode lcode highlevl machin descript hmde cycl time impact simul icach dcach configur limpactlsuperscalar 7 execut impact hmde compil mde figur 3 perform measur flow use impact tool configur area mm 2 a1 a2 a3 m3 4 4 1 4 2 tabl 2 illustr run time exampl machin configur consist issu width number alu number branch unit number memori unit size instruct cachekb size data cachekb applic instr sourc descript data file b data descript jpeg encod 139 independ jpeg imag 101484 ppm bit map jpeg decod 38 jpeg group encodingdecod 5756 jpeg compress mpeg encod 11213 mpeg simul mpeg2 movi 506880 yuv 4 frame mpeg decod 1755 ation group encodingdecod 34906 mpeg2 httpwwwmpeg2d pegwit encrypt 340 georg barwood encrypt 91503 plain ascii pegwit decrypt 185 decrypt 91537 pegwit encrypt adpcm encod 68 jack jansen speech compress 295040 adpcm decod 59 decompress 73760 adpcm encod tabl 3 brief descript applic data use experi dynam instruct count measur use spixtool sparc5 million b byte 4 problem formul inform problem state follow given set media applic perform constraint synthes area optim processor guarante time requir applic assumpt given section 3 run time media task architectur consider measur mesaur run time organ tabl shown tabl 2 one obviou albeit suboptim solut obtain directli tabl select best processor individu task subsequ individu task assign correspond processor guarante run time constraint exampl tabl 2 choos processor 1 2 media applic 1 3 respect simplemind solut good enough find much parallel across task run time applic select processor similar reduc run time applic increas resourc processor signific parallel present task multipleinstructionissu processor littl better singleinstructionissu processor word possibl reduc run time individu task assign one task multipleinstructionissu processor satisfi time requir resourc approach howev result grossli ineffici solut run time similar across task assum 3 avail exampl mention solut optimum solut unfortun allud solut problem longer trivial need run one task processor situat result find enough parallel across task perform requir justifi use multipleinstructionissu processor thu requir merg one task singl processor exampl tabl 2 choos 1 sinc 2 3 run 3 turn without violat time requir sum area two processor 5729 mm 2 smaller simplemind solut 6553 discuss case problem size much bigger simplemind case similar bin pack problem bpp 11 fact transform bpp problem polynomi time shown next section scenario subset power set task set consid choos n processor n number task defin problem use formal gareyjohnson format 15 select problem instanc given set n media applic run time e ij media applic machin c j c e question multisubset subset one instanc processor includ k processor c p c max j2m area machin c j j set task assign machin j theorem select problem npcomplet proof bin pack problem map special case select problem given task set integ k 2 feje object 2 exclud empti set power set k bin bpp map k processor note howev simul time measur run time task processor take well two week depend experi setup well worth tri devis effici algorithm obtain optimum solut follow section explain effici optim algorithm problem 5 system synthesi section inform explor processor select space describ framework approach elabor effici algorithm optimum solut 51 global design flow collect run time express number cycl media applic 175 differ machin configur 25 cach configur 7 processor configur first build execut media applic seven differ architectur modifi applic way affect compil abil find avail ilp fact use applic box except elimin graphic screen output compil done advanc schedul featur design multipleissuemachin turn processor consid machin singl branch unit one one two four eightissu unit machin two branch unit one four eightissu unit machin four branch unit eightissu unit impact compil gener aggress optim code increas achiev ilp core optim code consum lsim simul simul applic number differ cach configur execut benchmark simul 25 combin instruct cach data cach rang 512 byte 512 byte 8 kb 8 kb simul complet run effici select algorithm select machin configur set variou perform constraint figur 4 show global flow design process 52 synthesi algorithm follow section develop branch bound base algorithm select area minim hypermedia processor configur run time measur illustr tabl 2 algorithm examin perform constraint machin model cach configur find minimum area configur element pa meet constraint comput run time element pa select algorithm compil simul measur run time figur 4 global design flow e set run time pa power set given media task possibl combin media task run time find best processor configur enter branch bound loop algorithm find area optim processor element power set media applic step elimin processor suboptim term run partial task set size rang 1 n n number media task subset task find processor satisfi given time constraint feasibl solut run particular subset task processor algorithm given figur 5 6 run time algorithm depend two factor size given task set time constraint appar size given task set affect run time combin task exponenti respect number task lower time constraint number feasibl processor increas increas result limit prune possibl combin task earli stage algorithm experi run sparc4 machin report later run time algorithm rang less one second strictest time constraint approxim 50 second least strict time constraint 6 experiment result evalu framework present paper conduct experi set 8 media applic shown figur 1 rang perform constraint examin 57 theta 10 6 447 theta 10 7 cycl maximum amount time allot finish process quantum worth comput experi quantum size equal 0267 second impli speed constraint processor rang 2137mhz 1676 mhz experi tightest constraint 57 million cycl six processor compon select allow cycl time finish quantum need less processor less cach memori note processor configur number eg 1 st constraint 57 million cycl 1 st processor constraint 162 millon cycl necessarili term issu unit width number branch unit forth figur 7 tabl 4 show chang number select processor overal area perform set media applic set processor set cach configur construct run time tabl c set gamma fg set time constraint time constraint 2 branch bound construct run time ablea mc 2 gener execut c 2 c time ij k cach return element find minimum area processor run task includ processor return figur 5 synthesi hypermedia processor set branch bound best node gener new nodess stack best node empti take node stack best cost node best els gener new nodess stack best node return best node gener new nodess stack best node 2 best insert stack figur 6 synthesi hypermedia processor continu peform constraint number cycl million area 6th processor 5th processor 4th processor 3rd processor 2nd processor 1st processor figur 7 minimum area configur rang cycl time constrains26101457 117 177 237 297 357 417 perform constraint number cycl million issu width 6th processor 5th processor 4th processor 3rd processor 2nd processor 1st processor figur 8 issu width minimum area configur rang cycl time constrain perform constraint number cycl milion number branch unit 6th processor 5th prcoessor 4th processor 3rd processor 2nd processor 1st processor figur 9 branch width minimum area configur rang cycl time constrain constraint loosen looser time result reduct total number processor use also total area processor lower perform requir applic fit onto singl small processor rather separ multiissu processor phenomenon also seen figur 8 show issu width processor perform constraint vari singl issu processor domin perform constraint rang 147 theta 10 7 447 theta 10 7 number cycl reason singl issu machin give perform per area wider issu machin avail ilp applic compens increas area wider issu unit therefor wide issu machin appear viabl choic 57 theta 10 6 117 theta 10 7 speed critic size branch unit also show similar characterist figur 9 show extrem case avail would requir 2 branch unit singl processor main reason result higher number branch unit appear wide issu machin machin avail ilp applic give equal amount speed figur show total size instruct cach icach data cach dcach perform constraint vari seem vari randomli howev gener trend cach requir goe loosen constraint examin result reveal bump total size goe local minimum local maximum occur exactli number processor reduc area processor save reduc issu width transfer larger cach area applic run faster fit onto smaller number processor tabl 5 summar instruct data cach size cycl 1 st 2 nd 3 rd 4 th 5 th 6 th sum 57 682657 618987 809638 250326 210357 190315 276228 72 386433 314651 170273 682657 170273 1724287 87 140115 230284 145148 145148 27866 314651 1254006 102 175236 140115 140115 386433 260623 1102522 132 250326 180268 160226 170273 761093 192 160226 170273 180268 510767 222 145148 155194 15018 450522 252 210357 190315 400672 267 210357 160226 370583 282 190315 160226 350541 342 145148 15018 295328 372 140115 145148 285263 402 140115 140115 28023 417 140115 140115 28023 432 140115 140115 28023 tabl 4 requir area mm 2 meet perform constraint instruct cach size kbyte 6th processor 5th processor 4th processor 3rd processor 2nd processor 1st processor figur 10 icach size minimum area configur rang cycl time constrain requir meet varieti cycl time constraint figur 12 13 show requir cach amount encod group decod group see figur 1 explan term respect see dcach size roughli encod decod sinc work set tempor local small case icach sinc encod applic comput intens bigger inner loop exampl mpeg2enc requir 50 cycl encod number frame mpeg2dec decod processor configur thu higher icach area usag seen encod applic decod perform constraint figur 14 show area use encod decod combin set encod set requir slightli area decod set sinc combin set includ applic configur combin choos total area use less sum area separ encod decod set 7 conclus distribut hypermedia system support collabor emerg tool creation discoveri manag deliveri inform distribut hypermedia system becom increasingli desir practic area inform technolog advanc advanc compil technolog architectur enhanc found commerci dsp motiv data cach size kbyte 6th processor 5th processor 4th processor 3rd processor 2nd processor 1st processor figur 11 dcach size minimum area configur rang cycl time perform constraint number cycl million instruct cach size kbyte encod app decod app combin app figur 12 requir cach amount minimum area configur encod task cycl 1 st 2 nd 3 rd 4 th 5 th 6 th sum 162 282 372 417 432 tabl 5 cach variat data cach size kbyte encod app decod app combin app figur 13 requir cach amount minimum area configur decod task work thu approach present paper make use stateoftheart ilp compil simul notion multipleinstructionissu processor effici algorithm combin processor optim individu task set task minim area result hypermedia processor although select problem shown npcomplet found optim solut obtain reason run time practic size problem use develop framework conduct extens explor area optim system design space explor hypermedia applic found enough ilp typic media commun applic achiev highli concurr execut throughput requir high hand throughput requir low need use multipleinstructionissu processor provid desir benefit phenomenon due fact increas area produc enough perform gain justifi use multipleinstructionissu processor throughput requir low framework introduc paper valuabl make earli design decis architectur configur tradeoff includ cach issu width tradeoff area constraint number branch unit issu width r instruct set design optim address comput perform cost analysi execut stage superscalar microprocessor treegion schedul highli parallel processor world wide web inform univers world wide web may think impact architectur framework multipleinstructionissu processor vliw architectur trace schedul compil determin costeffect multipl issu processor design techniqu determin powereffici introduct algorithm trace schedul techniqu global microcod compact comput architectur pipelin parallel processor design comput intract guid theori npcomplet embed softwar realtim signal process system design technolog design issu dexterbas hypermedia system reflect notecard seven issu next gener hypermedia system microun mediaprocessor architectur amsterdam hypermedia model ad time context dexter model highli concurr scalar process univers hypermedia system distribut hypermedia heterogen builtin resili applic specif programm processor standard hypermedia inform object tool evalu synthes multimedia commun system media process new design target view dexter open eye retarget gener code selector hdl processor model instruct select use binat cover code size optim superblock effect techniqu vliw superscalar compil effect compil support predic execut use hyperblock filestructur complex embed softwar realtim signal process system applic architectur trend mmx technolog extens intel architectur cost optim asic implement period hard realtim system use behavior synthesi techniqu heurist techniqu synthesi hard realtim dsp applic specif system memori bank regist alloc softwar synthesi asip ti new evolut program approach multipl behavior design applic specif programm processor tr vliw architectur trace schedul compil reflect notecard seven issu next gener hypermedia system introduct algorithm impact effect compil support predic execut use hyperblock superblock design issu dexterbas hypermedia system amsterdam hypermedia model view dexter open eye worldwid web memori bank regist alloc softwar synthesi asip instruct select use binat cover code size optim cost optim asic implement period hardreal time system use behavior synthesi techniqu customfit processor mediabench comput aid design faulttoler applic specif programm processor comput architectur comput intract microun mediaprocessor architectur mmx technolog extens intel architectur hardwaresoftwar interact mpact treegion schedul highli parallel processor evolut program approach multipl behavior design applic specif programm processor retarget gener code selector hdl processor model techniqu determin powereffici highperform superscalar processor complex inform process instruct set design optim address comput dsp architectur