Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 07:51:01 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_71_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 SharedReg169_instance/s7_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg169_instance/s8_reg_c/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.079ns (2.285%)  route 3.379ns (97.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 7.100 - 4.000 ) 
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.905ns (routing 1.832ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.663ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=15315, routed)       2.905     3.856    SharedReg169_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y214       FDCE                                         r  SharedReg169_instance/s7_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y214       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.935 r  SharedReg169_instance/s7_reg_c/Q
                         net (fo=137, routed)         3.379     7.314    SharedReg169_instance/s8_reg_c_0
    SLICE_X110Y208       FDCE                                         r  SharedReg169_instance/s8_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=15315, routed)       2.440     7.100    SharedReg169_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X110Y208       FDCE                                         r  SharedReg169_instance/s8_reg_c/C
                         clock pessimism              0.502     7.601    
                         clock uncertainty           -0.035     7.566    
    SLICE_X110Y208       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.591    SharedReg169_instance/s8_reg_c
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.277    




