/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Thu Apr 14 15:41:18 CEST 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_1_1;
  MOD_Reg<tUInt8> INST_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_inputDest_0;
  MOD_Wire<tUInt8> INST_inputDest_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1;
  MOD_Wire<tUInt8> INST_inputDest_1_0;
  MOD_Wire<tUInt8> INST_inputDest_1_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1_2;
  MOD_Wire<tUInt8> INST_inputDest_1_2;
  MOD_Wire<tUInt8> INST_inputDest_2;
  MOD_Wire<tUWide> INST_inputPeek_0;
  MOD_Wire<tUInt8> INST_inputPeek_0_1;
  MOD_Wire<tUWide> INST_inputPeek_1;
  MOD_Wire<tUInt64> INST_inputPeek_1_0;
  MOD_Wire<tUWide> INST_inputPeek_1_0_1;
  MOD_Wire<tUInt8> INST_inputPeek_1_1;
  MOD_Wire<tUInt64> INST_inputPeek_1_1_1;
  MOD_Wire<tUWide> INST_inputPeek_1_1_2;
  MOD_Wire<tUWide> INST_inputPeek_1_2;
  MOD_Wire<tUInt8> INST_inputPeek_2;
  MOD_Fifo<tUInt64> INST_merged_0_awff;
  MOD_Wire<tUInt8> INST_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_awug_dropWire;
  MOD_Wire<tUInt64> INST_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_merged_0_outflit;
  MOD_Fifo<tUWide> INST_merged_0_wff;
  MOD_Wire<tUInt8> INST_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_merged_0_wug_peekWire;
  MOD_Fifo<tUInt64> INST_merged_1_awff;
  MOD_Wire<tUInt8> INST_merged_1_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_1_awug_dropWire;
  MOD_Wire<tUInt64> INST_merged_1_awug_peekWire;
  MOD_Wire<tUInt8> INST_merged_1_doDrop;
  MOD_Reg<tUInt8> INST_merged_1_flitLeft;
  MOD_Wire<tUWide> INST_merged_1_outflit;
  MOD_Fifo<tUWide> INST_merged_1_wff;
  MOD_Wire<tUInt8> INST_merged_1_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_1_wug_dropWire;
  MOD_Wire<tUWide> INST_merged_1_wug_peekWire;
  MOD_Reg<tUInt8> INST_moreFlits;
  MOD_Reg<tUInt8> INST_moreFlits_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_2;
  MOD_Reg<tUInt8> INST_ms_0_awSent;
  MOD_Reg<tUInt32> INST_ms_0_cnt;
  MOD_Reg<tUInt32> INST_ms_0_nextWriteAddr;
  MOD_Reg<tUInt8> INST_ms_0_reqSent;
  MOD_Reg<tUInt32> INST_ms_0_rspCnt;
  MOD_CReg<tUInt64> INST_ms_0_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_ms_0_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_ms_0_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_ms_0_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_ms_0_shim_shim_wff_rv;
  MOD_Reg<tUInt8> INST_ms_1_awSent;
  MOD_Reg<tUInt32> INST_ms_1_cnt;
  MOD_Reg<tUInt32> INST_ms_1_nextWriteAddr;
  MOD_Reg<tUInt8> INST_ms_1_reqSent;
  MOD_Reg<tUInt32> INST_ms_1_rspCnt;
  MOD_CReg<tUInt64> INST_ms_1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_ms_1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_ms_1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_ms_1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_ms_1_shim_shim_wff_rv;
  MOD_Reg<tUInt64> INST_noRouteSlv_1_currentReq;
  MOD_Reg<tUInt32> INST_noRouteSlv_1_flitCount;
  MOD_Reg<tUInt8> INST_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_outputCanPut_0;
  MOD_Wire<tUInt8> INST_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1_2;
  MOD_Wire<tUInt8> INST_selectInput_0;
  MOD_Wire<tUInt8> INST_selectInput_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1;
  MOD_Wire<tUInt8> INST_selectInput_1_0;
  MOD_Wire<tUInt8> INST_selectInput_1_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1_2;
  MOD_Wire<tUInt8> INST_selectInput_1_2;
  MOD_Wire<tUInt8> INST_selectInput_2;
  MOD_Wire<tUInt8> INST_split_0_awug_canPutWire;
  MOD_Wire<tUInt64> INST_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_split_0_doPut;
  MOD_Reg<tUInt8> INST_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_split_1_awug_canPutWire;
  MOD_Wire<tUInt64> INST_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_split_1_doPut;
  MOD_Reg<tUInt8> INST_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_1_wug_putWire;
  MOD_CReg<tUInt64> INST_ss_0_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_ss_0_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_ss_0_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_ss_0_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_ss_0_shim_shim_wff_rv;
  MOD_CReg<tUInt64> INST_ss_1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_ss_1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_ss_1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_ss_1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_ss_1_shim_shim_wff_rv;
  MOD_Wire<tUWide> INST_toDfltOutput;
  MOD_Wire<tUInt8> INST_toDfltOutput_1;
  MOD_Wire<tUInt64> INST_toDfltOutput_1_1;
  MOD_Wire<tUWide> INST_toDfltOutput_1_2;
  MOD_Wire<tUWide> INST_toOutput_0;
  MOD_Wire<tUInt8> INST_toOutput_0_1;
  MOD_Wire<tUWide> INST_toOutput_1;
  MOD_Wire<tUInt64> INST_toOutput_1_0;
  MOD_Wire<tUWide> INST_toOutput_1_0_1;
  MOD_Wire<tUInt8> INST_toOutput_1_1;
  MOD_Wire<tUInt64> INST_toOutput_1_1_1;
  MOD_Wire<tUWide> INST_toOutput_1_1_2;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_output_selected_7;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_6;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_9;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_9;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_8;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_8;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_5;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_4;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit;
  tUInt8 DEF_ss_1_shim_shim_rff_rv_port1__read__074_BIT_132___d1075;
  tUInt8 DEF_ss_0_shim_shim_rff_rv_port1__read__068_BIT_132___d1069;
  tUInt8 DEF_NOT_noRouteSlv_1_flitCount_82_EQ_0_83___d1061;
  tUInt8 DEF_ms_1_shim_shim_arff_rv_port1__read__64_BIT_43___d865;
  tUInt8 DEF_ms_0_shim_shim_arff_rv_port1__read__52_BIT_43___d853;
  tUInt8 DEF_ss_1_shim_shim_bff_rv_port1__read__98_BIT_3___d599;
  tUInt8 DEF_ss_0_shim_shim_bff_rv_port1__read__92_BIT_3___d593;
  tUInt8 DEF_ms_1_shim_shim_wff_rv_port1__read__84_BIT_145___d185;
  tUInt8 DEF_ms_1_shim_shim_awff_rv_port1__read__71_BIT_43___d172;
  tUInt8 DEF_ms_0_shim_shim_wff_rv_port1__read__24_BIT_145___d125;
  tUInt8 DEF_ms_0_shim_shim_awff_rv_port1__read__10_BIT_43___d111;
  tUInt8 DEF_IF_inputDest_1_2_whas__128_THEN_inputDest_1_2__ETC___d1135;
  tUInt8 DEF_IF_inputDest_1_2_whas__128_THEN_inputDest_1_2__ETC___d1137;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__112_THEN_inputDest_1__ETC___d1119;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__112_THEN_inputDest_1__ETC___d1121;
  tUInt8 DEF_moreFlits_1_2_141_BIT_1___d1280;
  tUInt8 DEF_moreFlits_1_2_141_BIT_0___d1277;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__089_THEN_inputDest_1__ETC___d1101;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__089_THEN_inputDest_1__ETC___d1106;
  tUInt8 DEF_inputDest_1_2_wget__129_BIT_0___d1130;
  tUInt8 DEF_inputDest_1_2_wget__129_BIT_1___d1134;
  tUInt8 DEF_inputDest_1_1_2_wget__113_BIT_0___d1114;
  tUInt8 DEF_inputDest_1_1_2_wget__113_BIT_1___d1118;
  tUInt8 DEF_inputDest_1_0_1_wget__090_BIT_0___d1091;
  tUInt8 DEF_inputDest_1_0_1_wget__090_BIT_1___d1100;
  tUInt8 DEF_outputCanPut_1_1_2_wget____d1103;
  tUInt8 DEF_outputCanPut_1_1_2_whas____d1102;
  tUInt8 DEF_inputCanPeek_1_2_whas____d1125;
  tUInt8 DEF_inputCanPeek_1_2_wget____d1126;
  tUInt8 DEF_inputCanPeek_1_1_2_whas____d1109;
  tUInt8 DEF_inputCanPeek_1_1_2_wget____d1110;
  tUInt8 DEF_inputCanPeek_1_0_1_whas____d1086;
  tUInt8 DEF_inputCanPeek_1_0_1_wget____d1087;
  tUInt8 DEF_IF_inputDest_1_1_2_whas__112_THEN_NOT_inputDes_ETC___d1117;
  tUInt8 DEF_IF_inputDest_1_2_whas__128_THEN_NOT_inputDest__ETC___d1133;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__089_THEN_NOT_inputDes_ETC___d1099;
  tUInt8 DEF_NOT_inputCanPeek_1_2_whas__125_173_OR_NOT_inpu_ETC___d1175;
  tUInt8 DEF_NOT_inputCanPeek_1_1_2_whas__109_153_OR_NOT_in_ETC___d1155;
  tUInt8 DEF_NOT_inputCanPeek_1_0_1_whas__086_164_OR_NOT_in_ETC___d1166;
  tUInt8 DEF_NOT_outputCanPut_1_0_1_whas__094_095_OR_NOT_ou_ETC___d1098;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__20_THEN_inputDest_1_1_ETC___d926;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__20_THEN_inputDest_1_1_ETC___d923;
  tUInt8 DEF_moreFlits_1_1_40_BIT_1___d1008;
  tUInt8 DEF_moreFlits_1_1_40_BIT_0___d1006;
  tUInt8 DEF_IF_inputDest_1_0_whas__87_THEN_inputDest_1_0_w_ETC___d893;
  tUInt8 DEF_IF_inputDest_1_0_whas__87_THEN_inputDest_1_0_w_ETC___d890;
  tUInt8 DEF_dfltOutputCanPut_1_1_wget____d899;
  tUInt8 DEF_dfltOutputCanPut_1_1_whas____d898;
  tUInt8 DEF_outputCanPut_1_1_1_wget____d911;
  tUInt8 DEF_outputCanPut_1_1_1_whas____d910;
  tUInt8 DEF_inputCanPeek_1_1_1_wget____d918;
  tUInt8 DEF_inputCanPeek_1_1_1_whas____d917;
  tUInt8 DEF_inputCanPeek_1_0_wget____d885;
  tUInt8 DEF_inputCanPeek_1_0_whas____d884;
  tUInt8 DEF_IF_inputDest_1_0_whas__87_THEN_NOT_inputDest_1_ETC___d909;
  tUInt8 DEF_IF_inputDest_1_1_1_whas__20_THEN_NOT_inputDest_ETC___d934;
  tUInt8 DEF_NOT_inputCanPeek_1_1_1_whas__17_64_OR_NOT_inpu_ETC___d966;
  tUInt8 DEF_NOT_inputCanPeek_1_0_whas__84_48_OR_NOT_inputC_ETC___d950;
  tUInt8 DEF_NOT_outputCanPut_1_0_whas__04_05_OR_NOT_output_ETC___d908;
  tUInt8 DEF_IF_inputDest_2_whas__52_THEN_inputDest_2_wget__ETC___d659;
  tUInt8 DEF_IF_inputDest_2_whas__52_THEN_inputDest_2_wget__ETC___d661;
  tUInt8 DEF_IF_inputDest_1_1_whas__36_THEN_inputDest_1_1_w_ETC___d643;
  tUInt8 DEF_IF_inputDest_1_1_whas__36_THEN_inputDest_1_1_w_ETC___d645;
  tUInt8 DEF_moreFlits_1_65_BIT_1___d799;
  tUInt8 DEF_moreFlits_1_65_BIT_0___d796;
  tUInt8 DEF_IF_inputDest_0_1_whas__13_THEN_inputDest_0_1_w_ETC___d625;
  tUInt8 DEF_IF_inputDest_0_1_whas__13_THEN_inputDest_0_1_w_ETC___d630;
  tUInt8 DEF_inputDest_2_wget__53_BIT_0___d654;
  tUInt8 DEF_inputDest_2_wget__53_BIT_1___d658;
  tUInt8 DEF_inputDest_1_1_wget__37_BIT_0___d638;
  tUInt8 DEF_inputDest_1_1_wget__37_BIT_1___d642;
  tUInt8 DEF_inputDest_0_1_wget__14_BIT_0___d615;
  tUInt8 DEF_inputDest_0_1_wget__14_BIT_1___d624;
  tUInt8 DEF_outputCanPut_1_1_wget____d627;
  tUInt8 DEF_outputCanPut_1_1_whas____d626;
  tUInt8 DEF_inputCanPeek_2_whas____d649;
  tUInt8 DEF_inputCanPeek_2_wget____d650;
  tUInt8 DEF_inputCanPeek_1_1_whas____d633;
  tUInt8 DEF_inputCanPeek_1_1_wget____d634;
  tUInt8 DEF_inputCanPeek_0_1_whas____d610;
  tUInt8 DEF_inputCanPeek_0_1_wget____d611;
  tUInt8 DEF_IF_inputDest_1_1_whas__36_THEN_NOT_inputDest_1_ETC___d641;
  tUInt8 DEF_IF_inputDest_2_whas__52_THEN_NOT_inputDest_2_w_ETC___d657;
  tUInt8 DEF_IF_inputDest_0_1_whas__13_THEN_NOT_inputDest_0_ETC___d623;
  tUInt8 DEF_NOT_inputCanPeek_2_whas__49_97_OR_NOT_inputCan_ETC___d699;
  tUInt8 DEF_NOT_inputCanPeek_1_1_whas__33_77_OR_NOT_inputC_ETC___d679;
  tUInt8 DEF_NOT_inputCanPeek_0_1_whas__10_88_OR_NOT_inputC_ETC___d690;
  tUInt8 DEF_NOT_outputCanPut_0_1_whas__18_19_OR_NOT_output_ETC___d622;
  tUInt8 DEF_IF_inputDest_1_whas__20_THEN_inputDest_1_wget__ETC___d426;
  tUInt8 DEF_IF_inputDest_1_whas__20_THEN_inputDest_1_wget__ETC___d423;
  tUInt8 DEF_moreFlits_40_BIT_1___d514;
  tUInt8 DEF_moreFlits_40_BIT_0___d512;
  tUInt8 DEF_IF_inputDest_0_whas__87_THEN_inputDest_0_wget__ETC___d393;
  tUInt8 DEF_IF_inputDest_0_whas__87_THEN_inputDest_0_wget__ETC___d390;
  tUInt8 DEF_outputCanPut_1_wget____d411;
  tUInt8 DEF_outputCanPut_1_whas____d410;
  tUInt8 DEF_inputCanPeek_1_wget____d418;
  tUInt8 DEF_inputCanPeek_1_whas____d417;
  tUInt8 DEF_dfltOutputCanPut_whas____d398;
  tUInt8 DEF_dfltOutputCanPut_wget____d399;
  tUInt8 DEF_inputCanPeek_0_wget____d385;
  tUInt8 DEF_inputCanPeek_0_whas____d384;
  tUInt8 DEF_IF_inputDest_0_whas__87_THEN_NOT_inputDest_0_w_ETC___d409;
  tUInt8 DEF_IF_inputDest_1_whas__20_THEN_NOT_inputDest_1_w_ETC___d434;
  tUInt8 DEF_NOT_inputCanPeek_0_whas__84_48_OR_NOT_inputCan_ETC___d450;
  tUInt8 DEF_NOT_inputCanPeek_1_whas__17_64_OR_NOT_inputCan_ETC___d466;
  tUInt8 DEF_NOT_outputCanPut_0_whas__04_05_OR_NOT_outputCa_ETC___d408;
  tUInt8 DEF_x__h11842;
  tUInt8 DEF_x__h9443;
  tUWide DEF_ss_1_shim_shim_wff_rv_port1__read____d105;
  tUWide DEF_ss_1_shim_shim_wff_rv_port0__read____d286;
  tUWide DEF_ss_0_shim_shim_wff_rv_port1__read____d76;
  tUWide DEF_ss_0_shim_shim_wff_rv_port0__read____d239;
  tUWide DEF_ms_1_shim_shim_wff_rv_port1__read____d184;
  tUWide DEF_ms_1_shim_shim_wff_rv_port0__read____d38;
  tUWide DEF_ms_0_shim_shim_wff_rv_port1__read____d124;
  tUWide DEF_ms_0_shim_shim_wff_rv_port0__read____d13;
  tUWide DEF_ss_1_shim_shim_rff_rv_port1__read____d1074;
  tUWide DEF_ss_0_shim_shim_rff_rv_port1__read____d1068;
  tUWide DEF_ms_1_shim_shim_rff_rv_port0__read____d1083;
  tUWide DEF_ms_0_shim_shim_rff_rv_port0__read____d1080;
  tUInt64 DEF_ss_1_shim_shim_awff_rv_port1__read____d83;
  tUInt64 DEF_ss_0_shim_shim_awff_rv_port1__read____d53;
  tUInt64 DEF_ms_1_shim_shim_arff_rv_port1__read____d864;
  tUInt64 DEF_ms_1_shim_shim_awff_rv_port1__read____d171;
  tUInt64 DEF_ms_0_shim_shim_arff_rv_port1__read____d852;
  tUInt64 DEF_ms_0_shim_shim_awff_rv_port1__read____d110;
  tUInt32 DEF_x__h79990;
  tUInt8 DEF_x__h16159;
  tUInt8 DEF_x__h14178;
  tUInt8 DEF_moreFlits_1_2___d1141;
  tUInt8 DEF_moreFlits_1___d665;
  tUInt8 DEF_moreFlits_1_1___d940;
  tUInt8 DEF_moreFlits___d440;
  tUInt8 DEF_ss_1_shim_shim_bff_rv_port1__read____d598;
  tUInt8 DEF_ss_0_shim_shim_bff_rv_port1__read____d592;
  tUInt8 DEF_inputDest_1_2_wget____d1129;
  tUInt8 DEF_inputDest_1_1_2_wget____d1113;
  tUInt8 DEF_inputDest_1_0_1_wget____d1090;
  tUInt8 DEF_inputDest_1_1_1_wget____d921;
  tUInt8 DEF_inputDest_1_0_wget____d888;
  tUInt8 DEF_inputDest_2_wget____d653;
  tUInt8 DEF_inputDest_1_1_wget____d637;
  tUInt8 DEF_inputDest_0_1_wget____d614;
  tUInt8 DEF_inputDest_1_wget____d421;
  tUInt8 DEF_inputDest_0_wget____d388;
  tUInt8 DEF_outputCanPut_1_0_1_whas____d1094;
  tUInt8 DEF_outputCanPut_1_0_1_wget____d1096;
  tUInt8 DEF_outputCanPut_1_0_whas____d904;
  tUInt8 DEF_outputCanPut_1_0_wget____d906;
  tUInt8 DEF_outputCanPut_0_1_whas____d618;
  tUInt8 DEF_outputCanPut_0_1_wget____d620;
  tUInt8 DEF_outputCanPut_0_whas____d404;
  tUInt8 DEF_outputCanPut_0_wget____d406;
  tUInt8 DEF_noRouteSlv_rspFF_notFull____d383;
  tUInt8 DEF_merged_1_wff_notEmpty____d353;
  tUInt8 DEF_merged_0_wff_notEmpty____d326;
  tUInt8 DEF_ss_1_shim_shim_wff_rv_port0__read__86_BIT_145___d287;
  tUInt8 DEF_ss_0_shim_shim_wff_rv_port0__read__39_BIT_145___d240;
  tUInt8 DEF_ss_1_shim_shim_awff_rv_port0__read__78_BIT_44___d279;
  tUInt8 DEF_ss_0_shim_shim_awff_rv_port0__read__31_BIT_44___d232;
  tUInt8 DEF_inputDest_1_1_1_wget__21_BIT_1___d925;
  tUInt8 DEF_inputDest_1_1_1_wget__21_BIT_0___d922;
  tUInt8 DEF_inputDest_1_0_wget__88_BIT_1___d892;
  tUInt8 DEF_inputDest_1_0_wget__88_BIT_0___d889;
  tUInt8 DEF_inputDest_1_wget__21_BIT_1___d425;
  tUInt8 DEF_inputDest_1_wget__21_BIT_0___d422;
  tUInt8 DEF_inputDest_0_wget__88_BIT_1___d392;
  tUInt8 DEF_inputDest_0_wget__88_BIT_0___d389;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__086_AND_inputCanPeek__ETC___d1108;
  tUInt8 DEF_inputCanPeek_1_1_2_whas__109_AND_inputCanPeek__ETC___d1123;
  tUInt8 DEF_inputCanPeek_1_2_whas__125_AND_inputCanPeek_1__ETC___d1139;
  tUInt8 DEF_NOT_inputDest_1_2_wget__129_BIT_0_130___d1131;
  tUInt8 DEF_NOT_inputDest_1_1_2_wget__113_BIT_0_114___d1115;
  tUInt8 DEF_NOT_inputDest_1_0_1_wget__090_BIT_0_091___d1092;
  tUInt8 DEF_inputCanPeek_1_1_1_whas__17_AND_inputCanPeek_1_ETC___d938;
  tUInt8 DEF_inputCanPeek_1_0_whas__84_AND_inputCanPeek_1_0_ETC___d916;
  tUInt8 DEF_inputCanPeek_0_1_whas__10_AND_inputCanPeek_0_1_ETC___d632;
  tUInt8 DEF_inputCanPeek_1_1_whas__33_AND_inputCanPeek_1_1_ETC___d647;
  tUInt8 DEF_inputCanPeek_2_whas__49_AND_inputCanPeek_2_wge_ETC___d663;
  tUInt8 DEF_NOT_inputDest_2_wget__53_BIT_0_54___d655;
  tUInt8 DEF_NOT_inputDest_1_1_wget__37_BIT_0_38___d639;
  tUInt8 DEF_NOT_inputDest_0_1_wget__14_BIT_0_15___d616;
  tUInt8 DEF_inputCanPeek_1_whas__17_AND_inputCanPeek_1_wge_ETC___d438;
  tUInt8 DEF_inputCanPeek_0_whas__84_AND_inputCanPeek_0_wge_ETC___d416;
  tUInt8 DEF_IF_split_1_flitLeft_95_EQ_0_96_THEN_split_1_aw_ETC___d382;
  tUInt8 DEF_split_1_flitLeft_95_EQ_0___d296;
  tUInt8 DEF_split_1_wug_canPutWire_whas__01_AND_split_1_wu_ETC___d303;
  tUInt8 DEF_IF_split_0_flitLeft_48_EQ_0_49_THEN_split_0_aw_ETC___d380;
  tUInt8 DEF_split_0_flitLeft_48_EQ_0___d249;
  tUInt8 DEF_split_0_wug_canPutWire_whas__54_AND_split_0_wu_ETC___d256;
  tUInt8 DEF_IF_merged_1_flitLeft_10_EQ_0_11_THEN_merged_1__ETC___d355;
  tUInt8 DEF_merged_1_flitLeft_10_EQ_0___d211;
  tUInt8 DEF_IF_merged_0_flitLeft_50_EQ_0_51_THEN_merged_0__ETC___d328;
  tUInt8 DEF_merged_0_flitLeft_50_EQ_0___d151;
  tUInt8 DEF_noRouteSlv_1_flitCount_82_EQ_0___d883;
  tUInt8 DEF_IF_IF_inputDest_1_2_whas__128_THEN_inputDest_1_ETC___d1252;
  tUInt8 DEF_IF_IF_inputDest_1_1_2_whas__112_THEN_inputDest_ETC___d1234;
  tUInt8 DEF_IF_IF_inputDest_1_0_1_whas__089_THEN_inputDest_ETC___d1216;
  tUInt8 DEF_IF_moreFlits_1_1_40_BIT_0_006_THEN_1_ELSE_0_00_ETC___d1011;
  tUInt8 DEF_IF_IF_inputDest_1_1_1_whas__20_THEN_inputDest__ETC___d929;
  tUInt8 DEF_IF_IF_inputDest_1_0_whas__87_THEN_inputDest_1__ETC___d896;
  tUInt8 DEF_IF_IF_inputDest_2_whas__52_THEN_inputDest_2_wg_ETC___d776;
  tUInt8 DEF_IF_IF_inputDest_1_1_whas__36_THEN_inputDest_1__ETC___d758;
  tUInt8 DEF_IF_IF_inputDest_0_1_whas__13_THEN_inputDest_0__ETC___d740;
  tUInt8 DEF_IF_moreFlits_40_BIT_0_12_THEN_1_ELSE_0_13_PLUS_ETC___d517;
  tUInt8 DEF_IF_IF_inputDest_1_whas__20_THEN_inputDest_1_wg_ETC___d429;
  tUInt8 DEF_IF_IF_inputDest_0_whas__87_THEN_inputDest_0_wg_ETC___d396;
  tUInt8 DEF_NOT_ms_1_shim_shim_rff_rv_port0__read__083_BIT_ETC___d1085;
  tUInt8 DEF_outputCanPut_1_1_2_whas__102_AND_outputCanPut__ETC___d1104;
  tUInt8 DEF_NOT_ms_0_shim_shim_rff_rv_port0__read__080_BIT_ETC___d1082;
  tUInt8 DEF_inputCanPeek_1_2_whas__125_AND_inputCanPeek_1__ETC___d1127;
  tUInt8 DEF_inputCanPeek_1_1_2_whas__109_AND_inputCanPeek__ETC___d1111;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__086_AND_inputCanPeek__ETC___d1088;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_2_whas__128_THEN_inputDe_ETC___d1253;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_2_whas__112_THEN_input_ETC___d1235;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_0_1_whas__089_THEN_input_ETC___d1217;
  tUInt8 DEF_dfltOutputCanPut_1_1_whas__98_AND_dfltOutputCa_ETC___d900;
  tUInt8 DEF_NOT_ss_1_shim_shim_arff_rv_port0__read__79_BIT_ETC___d881;
  tUInt8 DEF_outputCanPut_1_1_1_whas__10_AND_outputCanPut_1_ETC___d912;
  tUInt8 DEF_NOT_ss_0_shim_shim_arff_rv_port0__read__76_BIT_ETC___d878;
  tUInt8 DEF_inputCanPeek_1_1_1_whas__17_AND_inputCanPeek_1_ETC___d919;
  tUInt8 DEF_NOT_IF_moreFlits_1_1_40_BIT_0_006_THEN_1_ELSE__ETC___d1012;
  tUInt8 DEF_inputCanPeek_1_0_whas__84_AND_inputCanPeek_1_0_ETC___d886;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_1_whas__20_THEN_inputD_ETC___d930;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_0_whas__87_THEN_inputDes_ETC___d897;
  tUInt8 DEF_NOT_ms_1_shim_shim_bff_rv_port0__read__07_BIT__ETC___d609;
  tUInt8 DEF_outputCanPut_1_1_whas__26_AND_outputCanPut_1_1_ETC___d628;
  tUInt8 DEF_NOT_ms_0_shim_shim_bff_rv_port0__read__04_BIT__ETC___d606;
  tUInt8 DEF_inputCanPeek_2_whas__49_AND_inputCanPeek_2_wge_ETC___d651;
  tUInt8 DEF_inputCanPeek_1_1_whas__33_AND_inputCanPeek_1_1_ETC___d635;
  tUInt8 DEF_inputCanPeek_0_1_whas__10_AND_inputCanPeek_0_1_ETC___d612;
  tUInt8 DEF_NOT_IF_IF_inputDest_2_whas__52_THEN_inputDest__ETC___d777;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_1_whas__36_THEN_inputDes_ETC___d759;
  tUInt8 DEF_NOT_IF_IF_inputDest_0_1_whas__13_THEN_inputDes_ETC___d741;
  tUInt8 DEF_dfltOutputCanPut_whas__98_AND_dfltOutputCanPut_ETC___d400;
  tUInt8 DEF_outputCanPut_1_whas__10_AND_outputCanPut_1_wge_ETC___d412;
  tUInt8 DEF_inputCanPeek_1_whas__17_AND_inputCanPeek_1_wge_ETC___d419;
  tUInt8 DEF_NOT_IF_moreFlits_40_BIT_0_12_THEN_1_ELSE_0_13__ETC___d518;
  tUInt8 DEF_inputCanPeek_0_whas__84_AND_inputCanPeek_0_wge_ETC___d386;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_whas__20_THEN_inputDest__ETC___d430;
  tUInt8 DEF_NOT_IF_IF_inputDest_0_whas__87_THEN_inputDest__ETC___d397;
  tUInt8 DEF_split_1_awug_canPutWire_whas__97_AND_split_1_a_ETC___d299;
  tUInt8 DEF_NOT_ss_1_shim_shim_wff_rv_port0__read__86_BIT__ETC___d288;
  tUInt8 DEF_NOT_ss_1_shim_shim_awff_rv_port0__read__78_BIT_ETC___d280;
  tUInt8 DEF_split_0_awug_canPutWire_whas__50_AND_split_0_a_ETC___d252;
  tUInt8 DEF_NOT_ss_0_shim_shim_wff_rv_port0__read__39_BIT__ETC___d241;
  tUInt8 DEF_NOT_ss_0_shim_shim_awff_rv_port0__read__31_BIT_ETC___d233;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h79624;
  tUInt64 DEF_v__h79362;
  tUInt64 DEF_v__h79078;
  tUInt64 DEF_v__h78816;
  tUInt64 DEF_v__h78532;
  tUInt64 DEF_v__h78270;
  tUInt64 DEF_v__h63746;
  tUInt64 DEF_v__h63398;
  tUInt64 DEF_v__h48384;
  tUInt64 DEF_v__h48122;
  tUInt64 DEF_v__h47838;
  tUInt64 DEF_v__h47576;
  tUInt64 DEF_v__h47292;
  tUInt64 DEF_v__h47030;
  tUInt64 DEF_v__h24671;
  tUInt64 DEF_v__h24321;
  tUInt64 DEF_v__h6958;
  tUInt64 DEF_v__h6712;
  tUInt64 DEF_v__h5461;
  tUInt64 DEF_v__h5215;
  tUInt64 DEF_v__h3942;
  tUInt64 DEF_v__h3638;
  tUInt64 DEF_v__h1973;
  tUInt64 DEF_v__h1669;
  tUInt32 DEF_signed_2___d80;
  tUInt32 DEF_signed_1___d496;
  tUInt32 DEF_signed_0___d490;
  tUWide DEF_toOutput_1_wget____d564;
  tUWide DEF_toOutput_0_wget____d553;
  tUWide DEF_inputPeek_1_wget____d536;
  tUWide DEF_inputPeek_0_wget____d502;
  tUWide DEF_split_1_doPut_wget____d306;
  tUWide DEF_split_0_doPut_wget____d259;
  tUWide DEF_toDfltOutput_wget____d577;
  tUWide DEF_merged_1_outflit_wget____d359;
  tUWide DEF_merged_0_outflit_wget____d332;
  tUWide DEF_split_1_wug_putWire_wget____d292;
  tUWide DEF_split_0_wug_putWire_wget____d245;
  tUWide DEF_merged_1_wff_first____d214;
  tUWide DEF_merged_1_wug_peekWire_wget____d205;
  tUWide DEF_merged_0_wff_first____d154;
  tUWide DEF_merged_0_wug_peekWire_wget____d145;
  tUWide DEF_toOutput_1_1_2_wget____d1340;
  tUWide DEF_toOutput_1_0_1_wget____d1334;
  tUWide DEF_inputPeek_1_2_wget____d1317;
  tUWide DEF_inputPeek_1_1_2_wget____d1299;
  tUWide DEF_inputPeek_1_0_1_wget____d1267;
  tUInt64 DEF_merged_1_awff_first____d213;
  tUInt64 DEF_merged_0_awff_first____d153;
  tUWide DEF_toOutput_1_wget__64_BITS_189_TO_1___d566;
  tUWide DEF_toOutput_0_wget__53_BITS_189_TO_1___d555;
  tUWide DEF_toOutput_1_wget__64_BITS_188_TO_1___d568;
  tUWide DEF_toOutput_0_wget__53_BITS_188_TO_1___d557;
  tUWide DEF_merged_1_outflit_wget__59_BITS_187_TO_0___d364;
  tUWide DEF_merged_0_outflit_wget__32_BITS_187_TO_0___d337;
  tUWide DEF_split_1_doPut_wget__06_BITS_144_TO_0___d310;
  tUWide DEF_split_0_doPut_wget__59_BITS_144_TO_0___d263;
  tUWide DEF_merged_1_outflit_wget__59_BITS_144_TO_0___d365;
  tUWide DEF_merged_0_outflit_wget__32_BITS_144_TO_0___d338;
  tUWide DEF_ms_1_shim_shim_wff_rv_port1__read__84_BITS_144_ETC___d186;
  tUWide DEF_ms_0_shim_shim_wff_rv_port1__read__24_BITS_144_ETC___d126;
  tUWide DEF_ss_1_shim_shim_rff_rv_port1__read__074_BITS_13_ETC___d1076;
  tUWide DEF_ss_0_shim_shim_rff_rv_port1__read__068_BITS_13_ETC___d1070;
  tUWide DEF_toOutput_1_0_1_wget__334_BITS_131_TO_1___d1335;
  tUWide DEF_toOutput_1_1_2_wget__340_BITS_131_TO_1___d1341;
  tUWide DEF_ss_1_shim_shim_wff_rv_port1__read__05_BITS_143_ETC___d108;
  tUWide DEF_ss_0_shim_shim_wff_rv_port1__read__6_BITS_143__ETC___d81;
  tUInt8 DEF_inputPeek_1_wget__36_BIT_1___d539;
  tUInt8 DEF_inputPeek_0_wget__02_BIT_1___d505;
  tUInt8 DEF_split_1_doPut_wget__06_BIT_189___d307;
  tUInt8 DEF_split_0_doPut_wget__59_BIT_189___d260;
  tUInt8 DEF_inputPeek_1_2_wget__317_BIT_1___d1320;
  tUInt8 DEF_inputPeek_1_1_2_wget__299_BIT_1___d1302;
  tUInt8 DEF_inputPeek_1_0_1_wget__267_BIT_1___d1270;
  tUWide DEF_IF_inputPeek_1_whas__35_THEN_inputPeek_1_wget__ETC___d537;
  tUWide DEF_IF_inputPeek_0_whas__01_THEN_inputPeek_0_wget__ETC___d503;
  tUWide DEF_IF_toOutput_1_wget__64_BIT_189_65_THEN_toOutpu_ETC___d570;
  tUWide DEF_toOutput_1_wget__64_BIT_0_67_CONCAT_toOutput_1_ETC___d569;
  tUWide DEF_IF_toOutput_0_wget__53_BIT_189_54_THEN_toOutpu_ETC___d559;
  tUWide DEF_toOutput_0_wget__53_BIT_0_56_CONCAT_toOutput_0_ETC___d558;
  tUWide DEF_IF_merged_1_outflit_whas__57_AND_NOT_merged_1__ETC___d368;
  tUWide DEF_DONTCARE_CONCAT_IF_merged_1_outflit_whas__57_T_ETC___d367;
  tUWide DEF_IF_merged_0_outflit_whas__30_AND_NOT_merged_0__ETC___d341;
  tUWide DEF_DONTCARE_CONCAT_IF_merged_0_outflit_whas__30_T_ETC___d340;
  tUWide DEF_IF_merged_1_outflit_whas__57_THEN_merged_1_out_ETC___d366;
  tUWide DEF_IF_merged_0_outflit_whas__30_THEN_merged_0_out_ETC___d339;
  tUWide DEF_IF_merged_0_wug_peekWire_whas__44_THEN_merged__ETC___d146;
  tUWide DEF_IF_merged_1_wug_peekWire_whas__04_THEN_merged__ETC___d206;
  tUWide DEF_IF_inputPeek_1_2_whas__316_THEN_inputPeek_1_2__ETC___d1318;
  tUWide DEF_IF_inputPeek_1_1_2_whas__298_THEN_inputPeek_1__ETC___d1300;
  tUWide DEF_IF_inputPeek_1_0_1_whas__266_THEN_inputPeek_1__ETC___d1268;
  tUInt64 DEF_IF_inputPeek_1_0_whas__99_THEN_inputPeek_1_0_w_ETC___d1001;
  tUInt64 DEF_IF_inputPeek_1_1_1_whas__027_THEN_inputPeek_1__ETC___d1029;
  tUInt8 DEF_IF_inputPeek_2_whas__30_THEN_inputPeek_2_wget__ETC___d832;
  tUInt8 DEF_IF_inputPeek_0_1_whas__89_THEN_inputPeek_0_1_w_ETC___d791;
  tUInt8 DEF_IF_inputPeek_1_1_whas__17_THEN_inputPeek_1_1_w_ETC___d819;
  tUInt8 DEF_NOT_inputDest_1_2_wget__129_BIT_1_134___d1176;
  tUInt8 DEF_NOT_inputDest_1_1_2_wget__113_BIT_1_118___d1156;
  tUInt8 DEF_NOT_inputDest_1_0_1_wget__090_BIT_1_100___d1167;
  tUInt8 DEF_NOT_inputDest_2_wget__53_BIT_1_58___d700;
  tUInt8 DEF_NOT_inputDest_1_1_wget__37_BIT_1_42___d680;
  tUInt8 DEF_NOT_inputDest_0_1_wget__14_BIT_1_24___d691;
  tUInt8 DEF_IF_moreFlits_1_2_141_BIT_0_277_THEN_1_ELSE_0_2_ETC___d1288;
  tUInt8 DEF_IF_moreFlits_1_65_BIT_0_96_THEN_1_ELSE_0_04_PL_ETC___d807;
  tUWide DEF_toOutput_1_wget__64_BIT_189_65_CONCAT_IF_toOut_ETC___d571;
  tUWide DEF_toOutput_0_wget__53_BIT_189_54_CONCAT_IF_toOut_ETC___d560;
  tUWide DEF_NOT_merged_0_outflit_whas__30_31_OR_merged_0_o_ETC___d342;
  tUWide DEF_NOT_merged_1_outflit_whas__57_58_OR_merged_1_o_ETC___d369;
  tUWide DEF__0_CONCAT_merged_0_awff_first__53_CONCAT_merged_ETC___d155;
  tUWide DEF__0_CONCAT_merged_1_awff_first__13_CONCAT_merged_ETC___d215;
  tUWide DEF__1_CONCAT_split_0_wug_putWire_wget__45___d246;
  tUWide DEF__1_CONCAT_split_1_wug_putWire_wget__92___d293;
  tUWide DEF__1_CONCAT_0_CONCAT_ms_0_cnt_9_0_CONCAT_DONTCARE_ETC___d23;
  tUWide DEF_f_wdata__h1813;
  tUWide DEF__1_CONCAT_0_CONCAT_ms_1_cnt_4_5_CONCAT_DONTCARE_ETC___d48;
  tUWide DEF_f_wdata__h3782;
  tUWide DEF__0_CONCAT_DONTCARE___d78;
  tUWide DEF__0_CONCAT_DONTCARE___d1296;
  tUWide DEF_DONTCARE_CONCAT_3_CONCAT_noRouteSlv_1_flitCoun_ETC___d1066;
  tUWide DEF__1_CONCAT_toOutput_1_0_1_wget__334_BITS_131_TO__ETC___d1336;
  tUWide DEF__1_CONCAT_toOutput_1_1_2_wget__340_BITS_131_TO__ETC___d1342;
  tUWide DEF_ss_0_shim_shim_rff_rv_port1__read__068_BITS_13_ETC___d1072;
  tUWide DEF_ss_1_shim_shim_rff_rv_port1__read__074_BITS_13_ETC___d1078;
  tUWide DEF_val__h5457;
  tUWide DEF_val__h6954;
  tUInt64 DEF__0_CONCAT_DONTCARE___d55;
  tUInt32 DEF__2_CONCAT_DONTCARE_CONCAT_1_CONCAT_DONTCARE___d10;
  tUInt64 DEF__0_CONCAT_DONTCARE___d123;
  tUInt8 DEF__0_CONCAT_DONTCARE___d811;
  tUInt8 DEF__0_CONCAT_DONTCARE___d530;
  tUInt8 DEF__0_CONCAT_DONTCARE___d815;
  tUInt8 DEF_IF_moreFlits_1_2_141_BIT_0_277_THEN_1_ELSE_0_2_ETC___d1290;
  tUInt8 DEF_IF_moreFlits_1_2_141_BIT_0_277_THEN_1_ELSE_0_2_ETC___d1289;
  tUInt8 DEF_IF_moreFlits_1_1_40_BIT_0_006_THEN_1_ELSE_0_00_ETC___d1022;
  tUInt8 DEF_IF_moreFlits_1_1_40_BIT_0_006_THEN_1_ELSE_0_00_ETC___d1021;
  tUInt8 DEF_IF_moreFlits_1_65_BIT_0_96_THEN_1_ELSE_0_04_PL_ETC___d809;
  tUInt8 DEF_IF_moreFlits_1_65_BIT_0_96_THEN_1_ELSE_0_04_PL_ETC___d808;
  tUInt8 DEF_IF_moreFlits_40_BIT_0_12_THEN_1_ELSE_0_13_PLUS_ETC___d528;
  tUInt8 DEF_IF_moreFlits_40_BIT_0_12_THEN_1_ELSE_0_13_PLUS_ETC___d527;
  tUInt8 DEF_NOT_IF_moreFlits_1_2_141_BIT_0_277_THEN_1_ELSE_ETC___d1291;
  tUInt8 DEF_NOT_IF_moreFlits_1_65_BIT_0_96_THEN_1_ELSE_0_0_ETC___d810;
  tUInt8 DEF_NOT_split_1_doPut_wget__06_BIT_189_07___d308;
  tUInt8 DEF_NOT_split_0_doPut_wget__59_BIT_189_60___d261;
  tUInt32 DEF_x__h79995;
 
 /* Rules */
 public:
  void RL_ms_0_putAXI4_AWFlit();
  void RL_ms_0_putAXI4_WFlit();
  void RL_ms_1_putAXI4_AWFlit();
  void RL_ms_1_putAXI4_WFlit();
  void RL_ss_0_getAXI4_AWFlit();
  void RL_ss_0_getAXI4_WFlit();
  void RL_ss_1_getAXI4_AWFlit();
  void RL_ss_1_getAXI4_WFlit();
  void RL_merged_0_awug_setCanPeek();
  void RL_merged_0_awug_setPeek();
  void RL_merged_0_awug_warnDoDrop();
  void RL_merged_0_awug_doDrop();
  void RL_merged_0_wug_setCanPeek();
  void RL_merged_0_wug_setPeek();
  void RL_merged_0_wug_warnDoDrop();
  void RL_merged_0_wug_doDrop();
  void RL_merged_0_awFlit();
  void RL_merged_0_wFlit();
  void RL_merged_0_passFlit();
  void RL_merged_0_genFirst();
  void RL_merged_0_genOther();
  void RL_merged_1_awug_setCanPeek();
  void RL_merged_1_awug_setPeek();
  void RL_merged_1_awug_warnDoDrop();
  void RL_merged_1_awug_doDrop();
  void RL_merged_1_wug_setCanPeek();
  void RL_merged_1_wug_setPeek();
  void RL_merged_1_wug_warnDoDrop();
  void RL_merged_1_wug_doDrop();
  void RL_merged_1_awFlit();
  void RL_merged_1_wFlit();
  void RL_merged_1_passFlit();
  void RL_merged_1_genFirst();
  void RL_merged_1_genOther();
  void RL_split_0_awug_setCanPut();
  void RL_split_0_awug_warnDoPut();
  void RL_split_0_awug_doPut();
  void RL_split_0_wug_setCanPut();
  void RL_split_0_wug_warnDoPut();
  void RL_split_0_wug_doPut();
  void RL_split_0_putFirst();
  void RL_split_0_putOther();
  void RL_split_1_awug_setCanPut();
  void RL_split_1_awug_warnDoPut();
  void RL_split_1_awug_doPut();
  void RL_split_1_wug_setCanPut();
  void RL_split_1_wug_warnDoPut();
  void RL_split_1_wug_doPut();
  void RL_split_1_putFirst();
  void RL_split_1_putOther();
  void RL_set_input_canPeek_wire();
  void RL_set_input_peek_wires();
  void RL_set_input_canPeek_wire_1();
  void RL_set_input_peek_wires_1();
  void RL_set_output_canPut_wire();
  void RL_set_output_canPut_wire_1();
  void RL_set_dflt_output_canPut_wire();
  void RL_arbitrate();
  void RL_arbitration_fail();
  void RL_arbitration_fail_1();
  void RL_input_first_flit();
  void RL_input_follow_flit();
  void RL_input_first_flit_1();
  void RL_input_follow_flit_1();
  void RL_output_selected();
  void RL_output_selected_1();
  void RL_dflt_output_selected();
  void RL_set_input_canPeek_wire_2();
  void RL_set_input_peek_wires_2();
  void RL_set_input_canPeek_wire_3();
  void RL_set_input_peek_wires_3();
  void RL_set_input_canPeek_wire_4();
  void RL_set_input_peek_wires_4();
  void RL_set_output_canPut_wire_2();
  void RL_set_output_canPut_wire_3();
  void RL_arbitrate_1();
  void RL_arbitration_fail_2();
  void RL_legal_destination_fail_2();
  void RL_arbitration_fail_3();
  void RL_legal_destination_fail_3();
  void RL_arbitration_fail_4();
  void RL_legal_destination_fail_4();
  void RL_input_first_flit_2();
  void RL_input_follow_flit_2();
  void RL_input_first_flit_3();
  void RL_input_follow_flit_3();
  void RL_input_first_flit_4();
  void RL_input_follow_flit_4();
  void RL_output_selected_2();
  void RL_output_selected_3();
  void RL_set_input_canPeek_wire_5();
  void RL_set_input_peek_wires_5();
  void RL_set_input_canPeek_wire_6();
  void RL_set_input_peek_wires_6();
  void RL_set_output_canPut_wire_4();
  void RL_set_output_canPut_wire_5();
  void RL_set_dflt_output_canPut_wire_1();
  void RL_arbitrate_2();
  void RL_arbitration_fail_5();
  void RL_arbitration_fail_6();
  void RL_input_first_flit_5();
  void RL_input_follow_flit_5();
  void RL_input_first_flit_6();
  void RL_input_follow_flit_6();
  void RL_output_selected_4();
  void RL_output_selected_5();
  void RL_dflt_output_selected_1();
  void RL_set_input_canPeek_wire_7();
  void RL_set_input_peek_wires_7();
  void RL_set_input_canPeek_wire_8();
  void RL_set_input_peek_wires_8();
  void RL_set_input_canPeek_wire_9();
  void RL_set_input_peek_wires_9();
  void RL_set_output_canPut_wire_6();
  void RL_set_output_canPut_wire_7();
  void RL_arbitrate_3();
  void RL_arbitration_fail_7();
  void RL_legal_destination_fail_7();
  void RL_arbitration_fail_8();
  void RL_legal_destination_fail_8();
  void RL_arbitration_fail_9();
  void RL_legal_destination_fail_9();
  void RL_input_first_flit_7();
  void RL_input_follow_flit_7();
  void RL_input_first_flit_8();
  void RL_input_follow_flit_8();
  void RL_input_first_flit_9();
  void RL_input_follow_flit_9();
  void RL_output_selected_6();
  void RL_output_selected_7();
  void __me_check_60();
  void __me_check_62();
  void __me_check_64();
  void __me_check_82();
  void __me_check_84();
  void __me_check_86();
  void __me_check_88();
  void __me_check_100();
  void __me_check_102();
  void __me_check_104();
  void __me_check_122();
  void __me_check_124();
  void __me_check_126();
  void __me_check_128();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
