// Seed: 798126431
module module_0;
  supply0 id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5
);
  initial begin : LABEL_0
    #(1'h0) begin : LABEL_1
      id_0 <= 1;
    end
  end
  xor primCall (id_0, id_2, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  output tri0 id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  localparam id_30 = 1;
  assign id_18 = -1;
endmodule
