Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c927f4f4a4a6402ab818022acceacdf5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tdc_delayline_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tdc_delayline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tdc_delayline_tb_time_impl.sdf", for root module "tdc_delayline_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tdc_delayline_tb_time_impl.sdf", for root module "tdc_delayline_tb/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.tdc_delayline
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.tdc_ctrl
Compiling architecture behavioral of entity xil_defaultlib.tdc_delayline_tb
Built simulation snapshot tdc_delayline_tb_time_impl
