

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Mar 24 20:06:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.918|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-------------+-----+-------------+---------+
        |                      |           |      Latency      |      Interval     | Pipeline|
        |       Instance       |   Module  | min |     max     | min |     max     |   Type  |
        +----------------------+-----------+-----+-------------+-----+-------------+---------+
        |grp_bin_conv_fu_485   |bin_conv   |    ?|            ?|    ?|            ?|   none  |
        |grp_fp_conv_fu_507    |fp_conv    |    1|  11438872111|    1|  11438872111|   none  |
        |grp_bin_dense_fu_523  |bin_dense  |    ?|            ?|    ?|            ?|   none  |
        +----------------------+-----------+-----+-------------+-----+-------------+---------+

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+-----------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+------+------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_I     |     ?|     ?|         2|          -|          -|          ?|    no    |
        |- LOOP_WT_I       |  9364|  9364|         2|          -|          -|       4682|    no    |
        |- LOOP_KH_I       |   128|   128|         2|          -|          -|         64|    no    |
        |- LOOP_IMG_BATCH  |     ?|     ?|         ?|          -|          -| 0 ~ 65535 |    no    |
        |- LOOP_DMEM_O     |     ?|     ?|         2|          -|          -|          ?|    no    |
        +------------------+------+------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !884"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !890"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !896"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !902"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !908"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !914"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !918"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !922"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !926"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !930"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !934"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !938"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 27 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 28 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 29 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 30 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_words_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 31 'read' 'output_words_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_words_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 32 'read' 'input_words_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 33 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%n_inputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs_V)" [cpp/accel/Accel.cpp:697]   --->   Operation 34 'read' 'n_inputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:711]   --->   Operation 35 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:735]   --->   Operation 36 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %trunc_ln792, label %0, label %1" [cpp/accel/Accel.cpp:735]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:739]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!trunc_ln792)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:739]   --->   Operation 39 'trunc' 'trunc_ln791' <Predicate = (!trunc_ln792)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %trunc_ln791 to i16" [cpp/accel/Accel.cpp:739]   --->   Operation 40 'zext' 'zext_ln791' <Predicate = (!trunc_ln792)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.19ns)   --->   "store i16 %zext_ln791, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:739]   --->   Operation 41 'store' <Predicate = (!trunc_ln792)> <Delay = 1.19>
ST_1 : Operation 42 [1/1] (1.06ns)   --->   "br label %2"   --->   Operation 42 'br' <Predicate = (!trunc_ln792)> <Delay = 1.06>
ST_1 : Operation 43 [1/1] (1.19ns)   --->   "store i16 0, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:736]   --->   Operation 43 'store' <Predicate = (trunc_ln792)> <Delay = 1.19>
ST_1 : Operation 44 [1/1] (1.19ns)   --->   "store i16 0, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:737]   --->   Operation 44 'store' <Predicate = (trunc_ln792)> <Delay = 1.19>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %2" [cpp/accel/Accel.cpp:738]   --->   Operation 45 'br' <Predicate = (trunc_ln792)> <Delay = 1.06>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_013 = phi i1 [ %trunc_ln791, %1 ], [ false, %0 ]" [cpp/accel/Accel.cpp:739]   --->   Operation 46 'phi' 'p_013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:743]   --->   Operation 47 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:746]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln746 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:746]   --->   Operation 49 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln746_1 = zext i3 %shl_ln to i7" [cpp/accel/Accel.cpp:746]   --->   Operation 50 'zext' 'zext_ln746_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.50ns)   --->   "%shl_ln746 = shl i7 1, %zext_ln746_1" [cpp/accel/Accel.cpp:746]   --->   Operation 51 'shl' 'shl_ln746' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%words_per_image_V = trunc i7 %shl_ln746 to i5" [cpp/accel/Accel.cpp:746]   --->   Operation 52 'trunc' 'words_per_image_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:750]   --->   Operation 53 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %dmem_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:753]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln879_1 = zext i2 %tmp to i7" [cpp/accel/Accel.cpp:755]   --->   Operation 55 'zext' 'zext_ln879_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:755]   --->   Operation 56 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:755]   --->   Operation 57 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.06ns)   --->   "br label %3" [cpp/accel/Accel.cpp:749]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_0713_0 = phi i16 [ 0, %2 ], [ %select_ln760, %9 ]" [cpp/accel/Accel.cpp:760]   --->   Operation 59 'phi' 'p_0713_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_0882_0 = phi i10 [ 0, %2 ], [ %select_ln760_1, %9 ]" [cpp/accel/Accel.cpp:760]   --->   Operation 60 'phi' 'p_0882_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0232_0 = phi i16 [ 0, %2 ], [ %i_V_2, %9 ]"   --->   Operation 61 'phi' 'p_0232_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_3 = trunc i16 %p_0232_0 to i1" [cpp/accel/Accel.cpp:749]   --->   Operation 62 'trunc' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_2 = trunc i16 %p_0232_0 to i10" [cpp/accel/Accel.cpp:749]   --->   Operation 63 'trunc' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.49ns)   --->   "%icmp_ln749 = icmp eq i16 %p_0232_0, %input_words_V_read" [cpp/accel/Accel.cpp:749]   --->   Operation 64 'icmp' 'icmp_ln749' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.48ns)   --->   "%i_V_2 = add i16 1, %p_0232_0" [cpp/accel/Accel.cpp:749]   --->   Operation 65 'add' 'i_V_2' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln749, label %.preheader1431.preheader, label %4" [cpp/accel/Accel.cpp:749]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:749]   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln749)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %5" [cpp/accel/Accel.cpp:750]   --->   Operation 68 'br' <Predicate = (!icmp_ln749)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %6, label %7" [cpp/accel/Accel.cpp:755]   --->   Operation 69 'br' <Predicate = (!icmp_ln749 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln544_6_cast = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_0232_0, i32 1, i32 14)" [cpp/accel/Accel.cpp:758]   --->   Operation 70 'partselect' 'zext_ln544_6_cast' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %ret_V_3, i10 0)" [cpp/accel/Accel.cpp:758]   --->   Operation 71 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i12 %tmp_4 to i14" [cpp/accel/Accel.cpp:758]   --->   Operation 72 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.46ns)   --->   "%add_ln180_3 = add i14 %zext_ln180_5, %zext_ln544_6_cast" [cpp/accel/Accel.cpp:758]   --->   Operation 73 'add' 'add_ln180_3' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i16 %p_0232_0 to i64" [cpp/accel/Accel.cpp:758]   --->   Operation 74 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:758]   --->   Operation 75 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 76 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln749 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %p_0232_0, i32 10, i32 15)" [cpp/accel/Accel.cpp:756]   --->   Operation 77 'partselect' 'tmp_7' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i6 %tmp_7 to i7" [cpp/accel/Accel.cpp:756]   --->   Operation 78 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.35ns)   --->   "%add_ln180_2 = add i7 %zext_ln180_3, %zext_ln879_1" [cpp/accel/Accel.cpp:756]   --->   Operation 79 'add' 'add_ln180_2' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i16 %p_0232_0 to i64" [cpp/accel/Accel.cpp:756]   --->   Operation 80 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:756]   --->   Operation 81 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 82 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln749 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0713_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:752]   --->   Operation 83 'partselect' 'ret_V_s' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i15 %ret_V_s to i16" [cpp/accel/Accel.cpp:752]   --->   Operation 84 'zext' 'ret_V_5' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_5, %zext_ln746" [cpp/accel/Accel.cpp:753]   --->   Operation 85 'shl' 'r_V' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln749_2 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:749]   --->   Operation 86 'trunc' 'trunc_ln749_2' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %p_0232_0 to i64" [cpp/accel/Accel.cpp:753]   --->   Operation 87 'zext' 'zext_ln544' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:753]   --->   Operation 88 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 89 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln749 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 90 [1/1] (1.06ns)   --->   "br label %.preheader1431" [cpp/accel/Accel.cpp:768]   --->   Operation 90 'br' <Predicate = (icmp_ln749)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i14 %add_ln180_3 to i64" [cpp/accel/Accel.cpp:758]   --->   Operation 91 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_6" [cpp/accel/Accel.cpp:758]   --->   Operation 92 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 93 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 94 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 95 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %add_ln180_2, i10 %ret_V_2)" [cpp/accel/Accel.cpp:756]   --->   Operation 96 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i17 %tmp_8 to i64" [cpp/accel/Accel.cpp:756]   --->   Operation 97 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_4" [cpp/accel/Accel.cpp:756]   --->   Operation 98 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 99 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 100 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 100 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %8" [cpp/accel/Accel.cpp:756]   --->   Operation 101 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 102 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln749 = zext i10 %p_0882_0 to i14" [cpp/accel/Accel.cpp:749]   --->   Operation 103 'zext' 'zext_ln749' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln749 = add i14 %trunc_ln749_2, %zext_ln749" [cpp/accel/Accel.cpp:749]   --->   Operation 104 'add' 'add_ln749' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln749_3 = trunc i16 %p_0713_0 to i1" [cpp/accel/Accel.cpp:749]   --->   Operation 105 'trunc' 'trunc_ln749_3' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %trunc_ln749_3, i10 0)" [cpp/accel/Accel.cpp:753]   --->   Operation 106 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp_1 to i14" [cpp/accel/Accel.cpp:753]   --->   Operation 107 'zext' 'zext_ln180' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln749, %zext_ln180" [cpp/accel/Accel.cpp:753]   --->   Operation 108 'add' 'add_ln180' <Predicate = (icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:753]   --->   Operation 109 'zext' 'zext_ln180_1' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:753]   --->   Operation 110 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 111 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 111 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 112 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %9" [cpp/accel/Accel.cpp:754]   --->   Operation 113 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0882_0, 1" [cpp/accel/Accel.cpp:760]   --->   Operation 114 'add' 'img_off_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:760]   --->   Operation 115 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0713_0, 1" [cpp/accel/Accel.cpp:762]   --->   Operation 116 'add' 'img_idx_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.54ns)   --->   "%select_ln760 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0713_0" [cpp/accel/Accel.cpp:760]   --->   Operation 117 'select' 'select_ln760' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.45ns)   --->   "%select_ln760_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:760]   --->   Operation 118 'select' 'select_ln760_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [cpp/accel/Accel.cpp:749]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%p_0502_0 = phi i13 [ %i_V, %10 ], [ 0, %.preheader1431.preheader ]"   --->   Operation 120 'phi' 'p_0502_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%ret_V = trunc i13 %p_0502_0 to i1" [cpp/accel/Accel.cpp:768]   --->   Operation 121 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.39ns)   --->   "%icmp_ln887 = icmp eq i13 %p_0502_0, -3510" [cpp/accel/Accel.cpp:768]   --->   Operation 122 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.45ns)   --->   "%i_V = add i13 1, %p_0502_0" [cpp/accel/Accel.cpp:768]   --->   Operation 124 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %10" [cpp/accel/Accel.cpp:768]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0502_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:769]   --->   Operation 126 'partselect' 'tmp_2' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_2 to i13" [cpp/accel/Accel.cpp:769]   --->   Operation 127 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:769]   --->   Operation 128 'select' 'select_ln180' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %zext_ln1372, %select_ln180" [cpp/accel/Accel.cpp:769]   --->   Operation 129 'add' 'add_ln180_1' <Predicate = (!icmp_ln887)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0502_0 to i64" [cpp/accel/Accel.cpp:769]   --->   Operation 130 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:769]   --->   Operation 131 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 132 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 133 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:774]   --->   Operation 133 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45181) nounwind" [cpp/accel/Accel.cpp:768]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:769]   --->   Operation 135 'zext' 'zext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:769]   --->   Operation 136 'getelementptr' 'wt_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 137 'load' 'wt_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 138 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader1431" [cpp/accel/Accel.cpp:768]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.66>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_0604_0 = phi i7 [ %i_V_1, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 140 'phi' 'p_0604_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.18ns)   --->   "%icmp_ln887_1 = icmp eq i7 %p_0604_0, -64" [cpp/accel/Accel.cpp:774]   --->   Operation 141 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 142 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0604_0, 1" [cpp/accel/Accel.cpp:774]   --->   Operation 143 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %12, label %11" [cpp/accel/Accel.cpp:774]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0604_0 to i64" [cpp/accel/Accel.cpp:775]   --->   Operation 145 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:775]   --->   Operation 146 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 147 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1451, label %13" [cpp/accel/Accel.cpp:777]   --->   Operation 148 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1452.preheader, label %14" [cpp/accel/Accel.cpp:794]   --->   Operation 149 'br' <Predicate = (!icmp_ln879_1 & icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%o_index_V_load_2 = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:821]   --->   Operation 150 'load' 'o_index_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1 & icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (0.64ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:828]   --->   Operation 151 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1 & icmp_ln887_1)> <Delay = 0.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [1/1] (1.06ns)   --->   "br label %._crit_edge1452" [cpp/accel/Accel.cpp:799]   --->   Operation 152 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_1)> <Delay = 1.06>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:780]   --->   Operation 153 'load' 'o_index_V_load' <Predicate = (icmp_ln879_1 & icmp_ln887_1)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %p_013, i16 %o_index_V_load, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:788]   --->   Operation 154 'call' <Predicate = (icmp_ln879_1 & icmp_ln887_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 5.32>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:775]   --->   Operation 155 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 156 'load' 'kh_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:775]   --->   Operation 157 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:774]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.68>
ST_8 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:828]   --->   Operation 160 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%o_index_V_load_3 = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:831]   --->   Operation 161 'load' 'o_index_V_load_3' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.48ns)   --->   "%add_ln700_2 = add i16 %o_index_V_load_3, %n_outputs_V_read" [cpp/accel/Accel.cpp:831]   --->   Operation 162 'add' 'add_ln700_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (1.19ns)   --->   "store i16 %add_ln700_2, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:831]   --->   Operation 163 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 1.19>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 164 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%p_0660_0 = phi i10 [ %i_V_3, %_ifconv ], [ 0, %._crit_edge1452.preheader ]"   --->   Operation 165 'phi' 'p_0660_0' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i10 %p_0660_0 to i16" [cpp/accel/Accel.cpp:799]   --->   Operation 166 'zext' 'zext_ln887' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.49ns)   --->   "%icmp_ln887_2 = icmp ult i16 %zext_ln887, %n_outputs_V_read" [cpp/accel/Accel.cpp:799]   --->   Operation 167 'icmp' 'icmp_ln887_2' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 168 'speclooptripcount' 'empty_42' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.41ns)   --->   "%i_V_3 = add i10 %p_0660_0, 1" [cpp/accel/Accel.cpp:799]   --->   Operation 169 'add' 'i_V_3' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %_ifconv, label %.loopexit.loopexit" [cpp/accel/Accel.cpp:799]   --->   Operation 170 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%kh_index_V_load_2 = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:802]   --->   Operation 171 'load' 'kh_index_V_load_2' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%ret_V_9 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %kh_index_V_load_2, i32 2, i32 15)" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 172 'partselect' 'ret_V_9' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i14 %ret_V_9 to i64" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 173 'zext' 'zext_ln544_5' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%kh_mem_V_addr_1 = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 174 'getelementptr' 'kh_mem_V_addr_1' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_addr_1, align 8" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 175 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%off_V = trunc i16 %kh_index_V_load_2 to i2" [cpp/accel/Accel.h:80->cpp/accel/Accel.cpp:802]   --->   Operation 176 'trunc' 'off_V' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (1.29ns)   --->   "%icmp_ln879_3 = icmp eq i10 %p_0660_0, 0" [cpp/accel/Accel.cpp:811]   --->   Operation 177 'icmp' 'icmp_ln879_3' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 178 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1 & !icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 179 'br' <Predicate = (!icmp_ln879_1 & !icmp_ln887_2) | (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 180 [1/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %p_013, i16 %o_index_V_load, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:788]   --->   Operation 180 'call' <Predicate = (icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%kh_index_V_load = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:791]   --->   Operation 181 'load' 'kh_index_V_load' <Predicate = (icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %kh_index_V_load, %n_outputs_V_read" [cpp/accel/Accel.cpp:791]   --->   Operation 182 'add' 'add_ln700' <Predicate = (icmp_ln879_1)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (1.19ns)   --->   "store i16 %add_ln700, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:791]   --->   Operation 183 'store' <Predicate = (icmp_ln879_1)> <Delay = 1.19>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%o_index_V_load_1 = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:792]   --->   Operation 184 'load' 'o_index_V_load_1' <Predicate = (icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.48ns)   --->   "%add_ln700_1 = add i16 %o_index_V_load_1, %n_outputs_V_read" [cpp/accel/Accel.cpp:792]   --->   Operation 185 'add' 'add_ln700_1' <Predicate = (icmp_ln879_1)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.19ns)   --->   "store i16 %add_ln700_1, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:792]   --->   Operation 186 'store' <Predicate = (icmp_ln879_1)> <Delay = 1.19>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "br label %15" [cpp/accel/Accel.cpp:793]   --->   Operation 187 'br' <Predicate = (icmp_ln879_1)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.64ns)   --->   "%icmp_ln883 = icmp ne i2 %norm_mode_V_read, -2" [cpp/accel/Accel.cpp:835]   --->   Operation 188 'icmp' 'icmp_ln883' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %shl_ln746, i32 2, i32 4)" [cpp/accel/Accel.cpp:835]   --->   Operation 189 'partselect' 'lshr_ln' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i3 %lshr_ln to i5" [cpp/accel/Accel.cpp:835]   --->   Operation 190 'zext' 'zext_ln1371' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.79ns)   --->   "%words_per_out_V = select i1 %icmp_ln883, i5 %words_per_image_V, i5 %zext_ln1371" [cpp/accel/Accel.cpp:835]   --->   Operation 191 'select' 'words_per_out_V' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i5 %words_per_out_V to i14" [cpp/accel/Accel.cpp:838]   --->   Operation 192 'zext' 'zext_ln838' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln841 = zext i5 %words_per_out_V to i10" [cpp/accel/Accel.cpp:841]   --->   Operation 193 'zext' 'zext_ln841' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.64ns)   --->   "%icmp_ln841 = icmp ne i2 %width_mode_V_read, 0" [cpp/accel/Accel.cpp:841]   --->   Operation 194 'icmp' 'icmp_ln841' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln841_1)   --->   "%or_ln841 = or i1 %icmp_ln841, %icmp_ln883" [cpp/accel/Accel.cpp:841]   --->   Operation 195 'or' 'or_ln841' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln841_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %layer_mode_V_read, i32 2)" [cpp/accel/Accel.cpp:841]   --->   Operation 196 'bitselect' 'tmp_9' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln841_1)   --->   "%xor_ln841 = xor i1 %or_ln841, true" [cpp/accel/Accel.cpp:841]   --->   Operation 197 'xor' 'xor_ln841' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln841_1 = or i1 %tmp_9, %xor_ln841" [cpp/accel/Accel.cpp:841]   --->   Operation 198 'or' 'or_ln841_1' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (1.06ns)   --->   "br label %16" [cpp/accel/Accel.cpp:838]   --->   Operation 199 'br' <Predicate = (!icmp_ln887_2) | (icmp_ln879_1) | (!icmp_ln879)> <Delay = 1.06>

State 9 <SV = 5> <Delay = 3.76>
ST_9 : Operation 200 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_addr_1, align 8" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 200 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 201 [1/1] (0.64ns)   --->   "%icmp_ln879_5 = icmp eq i2 %off_V, 0" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:802]   --->   Operation 201 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_1)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:802]   --->   Operation 202 'trunc' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.64ns)   --->   "%icmp_ln879_6 = icmp eq i2 %off_V, 1" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:802]   --->   Operation 203 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:802]   --->   Operation 204 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.64ns)   --->   "%icmp_ln879_7 = icmp eq i2 %off_V, -2" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 205 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)" [cpp/accel/Accel.h:86->cpp/accel/Accel.cpp:802]   --->   Operation 206 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_1)   --->   "%tmp_V_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:802]   --->   Operation 207 'partselect' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%xor_ln879 = xor i1 %icmp_ln879_5, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:802]   --->   Operation 208 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879_6, %xor_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:802]   --->   Operation 209 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%or_ln879 = or i1 %icmp_ln879_5, %icmp_ln879_6" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:802]   --->   Operation 210 'or' 'or_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%xor_ln879_1 = xor i1 %or_ln879, true" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:802]   --->   Operation 211 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %icmp_ln879_7, %xor_ln879_1" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 212 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %and_ln879_1, i16 %tmp_V_2, i16 %tmp_V_1" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 213 'select' 'select_ln879' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln879_1 = or i1 %and_ln879_1, %and_ln879" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 214 'or' 'or_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %icmp_ln879_5, i16 %tmp_V, i16 %tmp_V_3" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 215 'select' 'select_ln879_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.54ns) (out node of the LUT)   --->   "%nc_V = select i1 %or_ln879_1, i16 %select_ln879, i16 %select_ln879_1" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:802]   --->   Operation 216 'select' 'nc_V' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 6> <Delay = 5.17>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%o_index_V_load_4 = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:809]   --->   Operation 217 'load' 'o_index_V_load_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %icmp_ln879_3, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:811]   --->   Operation 218 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 2.68>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:799]   --->   Operation 219 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %icmp_ln879_3, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:811]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%t_V = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:816]   --->   Operation 221 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (1.48ns)   --->   "%add_ln700_3 = add i16 1, %t_V" [cpp/accel/Accel.cpp:816]   --->   Operation 222 'add' 'add_ln700_3' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (1.19ns)   --->   "store i16 %add_ln700_3, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:816]   --->   Operation 223 'store' <Predicate = true> <Delay = 1.19>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%t_V_1 = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:817]   --->   Operation 224 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (1.48ns)   --->   "%add_ln700_4 = add i16 1, %t_V_1" [cpp/accel/Accel.cpp:817]   --->   Operation 225 'add' 'add_ln700_4' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (1.19ns)   --->   "store i16 %add_ln700_4, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:817]   --->   Operation 226 'store' <Predicate = true> <Delay = 1.19>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "br label %._crit_edge1452" [cpp/accel/Accel.cpp:799]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 9.91>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%p_0713_2 = phi i16 [ 0, %15 ], [ %select_ln849, %18 ]" [cpp/accel/Accel.cpp:849]   --->   Operation 228 'phi' 'p_0713_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%p_0882_2 = phi i10 [ 0, %15 ], [ %select_ln849_1, %18 ]" [cpp/accel/Accel.cpp:849]   --->   Operation 229 'phi' 'p_0882_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%p_0703_0 = phi i16 [ 0, %15 ], [ %i_V_4, %18 ]"   --->   Operation 230 'phi' 'p_0703_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%ret_V_4 = trunc i16 %p_0703_0 to i1" [cpp/accel/Accel.cpp:838]   --->   Operation 231 'trunc' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (1.49ns)   --->   "%icmp_ln838 = icmp eq i16 %p_0703_0, %output_words_V_read" [cpp/accel/Accel.cpp:838]   --->   Operation 232 'icmp' 'icmp_ln838' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (1.48ns)   --->   "%i_V_4 = add i16 1, %p_0703_0" [cpp/accel/Accel.cpp:838]   --->   Operation 233 'add' 'i_V_4' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln838, label %19, label %17" [cpp/accel/Accel.cpp:838]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str51) nounwind" [cpp/accel/Accel.cpp:838]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln838)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i16 %p_0703_0 to i64" [cpp/accel/Accel.cpp:847]   --->   Operation 236 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln838)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %or_ln841_1, label %._crit_edge1455, label %._crit_edge1456" [cpp/accel/Accel.cpp:841]   --->   Operation 237 'br' <Predicate = (!icmp_ln838)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_0713_2, i32 1, i32 14)" [cpp/accel/Accel.cpp:838]   --->   Operation 238 'partselect' 'zext_ln' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (2.84ns) (grouped into DSP with root node add_ln838)   --->   "%mul_ln838 = mul i14 %zext_ln, %zext_ln838" [cpp/accel/Accel.cpp:838]   --->   Operation 239 'mul' 'mul_ln838' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln838_1 = zext i10 %p_0882_2 to i14" [cpp/accel/Accel.cpp:838]   --->   Operation 240 'zext' 'zext_ln838_1' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln838 = add i14 %mul_ln838, %zext_ln838_1" [cpp/accel/Accel.cpp:838]   --->   Operation 241 'add' 'add_ln838' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln838 = trunc i16 %p_0713_2 to i1" [cpp/accel/Accel.cpp:838]   --->   Operation 242 'trunc' 'trunc_ln838' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %r_V_2, i1 %trunc_ln838, i10 0)" [cpp/accel/Accel.cpp:844]   --->   Operation 243 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i12 %tmp_6 to i14" [cpp/accel/Accel.cpp:844]   --->   Operation 244 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.46ns)   --->   "%add_ln180_5 = add i14 %add_ln838, %zext_ln180_9" [cpp/accel/Accel.cpp:844]   --->   Operation 245 'add' 'add_ln180_5' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i14 %add_ln180_5 to i64" [cpp/accel/Accel.cpp:844]   --->   Operation 246 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_10" [cpp/accel/Accel.cpp:844]   --->   Operation 247 'getelementptr' 'dmem_V_addr_3' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 248 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 248 'load' 'dmem_V_load' <Predicate = (!icmp_ln838 & !or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln544_12_cast = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_0703_0, i32 1, i32 14)" [cpp/accel/Accel.cpp:847]   --->   Operation 249 'partselect' 'zext_ln544_12_cast' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %r_V_2, i1 %ret_V_4, i10 0)" [cpp/accel/Accel.cpp:847]   --->   Operation 250 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i12 %tmp_5 to i14" [cpp/accel/Accel.cpp:847]   --->   Operation 251 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (1.46ns)   --->   "%add_ln180_4 = add i14 %zext_ln180_7, %zext_ln544_12_cast" [cpp/accel/Accel.cpp:847]   --->   Operation 252 'add' 'add_ln180_4' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i14 %add_ln180_4 to i64" [cpp/accel/Accel.cpp:847]   --->   Operation 253 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%dmem_V_addr_4 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_8" [cpp/accel/Accel.cpp:847]   --->   Operation 254 'getelementptr' 'dmem_V_addr_4' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 0.00>
ST_12 : Operation 255 [2/2] (2.66ns)   --->   "%dmem_V_load_1 = load i64* %dmem_V_addr_4, align 8" [cpp/accel/Accel.cpp:847]   --->   Operation 255 'load' 'dmem_V_load_1' <Predicate = (!icmp_ln838 & or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:854]   --->   Operation 256 'ret' <Predicate = (icmp_ln838)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 5.32>
ST_13 : Operation 257 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 257 'load' 'dmem_V_load' <Predicate = (!or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%dmem_o_V_addr_1 = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %zext_ln544_6" [cpp/accel/Accel.cpp:844]   --->   Operation 258 'getelementptr' 'dmem_o_V_addr_1' <Predicate = (!or_ln841_1)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr_1, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 259 'store' <Predicate = (!or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "br label %18" [cpp/accel/Accel.cpp:845]   --->   Operation 260 'br' <Predicate = (!or_ln841_1)> <Delay = 0.00>
ST_13 : Operation 261 [1/2] (2.66ns)   --->   "%dmem_V_load_1 = load i64* %dmem_V_addr_4, align 8" [cpp/accel/Accel.cpp:847]   --->   Operation 261 'load' 'dmem_V_load_1' <Predicate = (or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %zext_ln544_6" [cpp/accel/Accel.cpp:847]   --->   Operation 262 'getelementptr' 'dmem_o_V_addr' <Predicate = (or_ln841_1)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load_1, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:847]   --->   Operation 263 'store' <Predicate = (or_ln841_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 264 'br' <Predicate = (or_ln841_1)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (1.41ns)   --->   "%img_off_V_1 = add i10 %p_0882_2, 1" [cpp/accel/Accel.cpp:849]   --->   Operation 265 'add' 'img_off_V_1' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (1.29ns)   --->   "%icmp_ln879_4 = icmp eq i10 %img_off_V_1, %zext_ln841" [cpp/accel/Accel.cpp:849]   --->   Operation 266 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (1.48ns)   --->   "%img_idx_V_1 = add i16 %p_0713_2, 1" [cpp/accel/Accel.cpp:851]   --->   Operation 267 'add' 'img_idx_V_1' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.54ns)   --->   "%select_ln849 = select i1 %icmp_ln879_4, i16 %img_idx_V_1, i16 %p_0713_2" [cpp/accel/Accel.cpp:849]   --->   Operation 268 'select' 'select_ln849' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.45ns)   --->   "%select_ln849_1 = select i1 %icmp_ln879_4, i10 0, i10 %img_off_V_1" [cpp/accel/Accel.cpp:849]   --->   Operation 269 'select' 'select_ln849_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "br label %16" [cpp/accel/Accel.cpp:838]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_addr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wt_offset_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000]
norm_mode_V_read    (read             ) [ 00111111111100]
width_mode_V_read   (read             ) [ 00111111111100]
dmem_mode_V_read    (read             ) [ 00111111111100]
layer_mode_V_read   (read             ) [ 00111111111100]
output_words_V_read (read             ) [ 00111111111111]
input_words_V_read  (read             ) [ 00110000000000]
n_outputs_V_read    (read             ) [ 00111111111100]
n_inputs_V_read     (read             ) [ 00111111111100]
layer_type_V        (partselect       ) [ 00111111111100]
trunc_ln792         (trunc            ) [ 01000000000000]
br_ln735            (br               ) [ 00000000000000]
p_Val2_s            (load             ) [ 00000000000000]
trunc_ln791         (trunc            ) [ 00000000000000]
zext_ln791          (zext             ) [ 00000000000000]
store_ln739         (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
store_ln736         (store            ) [ 00000000000000]
store_ln737         (store            ) [ 00000000000000]
br_ln738            (br               ) [ 00000000000000]
p_013               (phi              ) [ 00111111111100]
r_V_2               (xor              ) [ 00111111111111]
shl_ln              (bitconcatenate   ) [ 00000000000000]
zext_ln746          (zext             ) [ 00110000000000]
zext_ln746_1        (zext             ) [ 00000000000000]
shl_ln746           (shl              ) [ 00111111111100]
words_per_image_V   (trunc            ) [ 00111111111100]
icmp_ln879          (icmp             ) [ 00111111111100]
tmp                 (bitconcatenate   ) [ 00000000000000]
zext_ln879_1        (zext             ) [ 00110000000000]
zext_ln879          (zext             ) [ 00110000000000]
icmp_ln879_1        (icmp             ) [ 00111111111100]
br_ln749            (br               ) [ 01110000000000]
p_0713_0            (phi              ) [ 00110000000000]
p_0882_0            (phi              ) [ 00110000000000]
p_0232_0            (phi              ) [ 00100000000000]
ret_V_3             (trunc            ) [ 00000000000000]
ret_V_2             (trunc            ) [ 00010000000000]
icmp_ln749          (icmp             ) [ 00110000000000]
i_V_2               (add              ) [ 01110000000000]
br_ln749            (br               ) [ 00000000000000]
specloopname_ln749  (specloopname     ) [ 00000000000000]
br_ln750            (br               ) [ 00000000000000]
br_ln755            (br               ) [ 00000000000000]
zext_ln544_6_cast   (partselect       ) [ 00000000000000]
tmp_4               (bitconcatenate   ) [ 00000000000000]
zext_ln180_5        (zext             ) [ 00000000000000]
add_ln180_3         (add              ) [ 00010000000000]
zext_ln544_3        (zext             ) [ 00000000000000]
dmem_i_V_addr_2     (getelementptr    ) [ 00010000000000]
tmp_7               (partselect       ) [ 00000000000000]
zext_ln180_3        (zext             ) [ 00000000000000]
add_ln180_2         (add              ) [ 00010000000000]
zext_ln544_2        (zext             ) [ 00000000000000]
dmem_i_V_addr_1     (getelementptr    ) [ 00010000000000]
ret_V_s             (partselect       ) [ 00000000000000]
ret_V_5             (zext             ) [ 00000000000000]
r_V                 (shl              ) [ 00000000000000]
trunc_ln749_2       (trunc            ) [ 00010000000000]
zext_ln544          (zext             ) [ 00000000000000]
dmem_i_V_addr       (getelementptr    ) [ 00010000000000]
br_ln768            (br               ) [ 00111100000000]
zext_ln180_6        (zext             ) [ 00000000000000]
dmem_V_addr_2       (getelementptr    ) [ 00000000000000]
dmem_i_V_load_2     (load             ) [ 00000000000000]
store_ln758         (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
tmp_8               (bitconcatenate   ) [ 00000000000000]
zext_ln180_4        (zext             ) [ 00000000000000]
dmem_V_addr_1       (getelementptr    ) [ 00000000000000]
dmem_i_V_load_1     (load             ) [ 00000000000000]
store_ln756         (store            ) [ 00000000000000]
br_ln756            (br               ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
zext_ln749          (zext             ) [ 00000000000000]
add_ln749           (add              ) [ 00000000000000]
trunc_ln749_3       (trunc            ) [ 00000000000000]
tmp_1               (bitconcatenate   ) [ 00000000000000]
zext_ln180          (zext             ) [ 00000000000000]
add_ln180           (add              ) [ 00000000000000]
zext_ln180_1        (zext             ) [ 00000000000000]
dmem_V_addr         (getelementptr    ) [ 00000000000000]
dmem_i_V_load       (load             ) [ 00000000000000]
store_ln753         (store            ) [ 00000000000000]
br_ln754            (br               ) [ 00000000000000]
img_off_V           (add              ) [ 00000000000000]
icmp_ln879_2        (icmp             ) [ 00000000000000]
img_idx_V           (add              ) [ 00000000000000]
select_ln760        (select           ) [ 01110000000000]
select_ln760_1      (select           ) [ 01110000000000]
br_ln749            (br               ) [ 01110000000000]
p_0502_0            (phi              ) [ 00001000000000]
ret_V               (trunc            ) [ 00000000000000]
icmp_ln887          (icmp             ) [ 00001100000000]
empty               (speclooptripcount) [ 00000000000000]
i_V                 (add              ) [ 00101100000000]
br_ln768            (br               ) [ 00000000000000]
tmp_2               (partselect       ) [ 00000000000000]
zext_ln1372         (zext             ) [ 00000000000000]
select_ln180        (select           ) [ 00000000000000]
add_ln180_1         (add              ) [ 00000100000000]
zext_ln544_1        (zext             ) [ 00000000000000]
wt_i_V_addr         (getelementptr    ) [ 00000100000000]
br_ln774            (br               ) [ 00001111000000]
specloopname_ln768  (specloopname     ) [ 00000000000000]
zext_ln180_2        (zext             ) [ 00000000000000]
wt_mem_V_addr       (getelementptr    ) [ 00000000000000]
wt_i_V_load         (load             ) [ 00000000000000]
store_ln769         (store            ) [ 00000000000000]
br_ln768            (br               ) [ 00101100000000]
p_0604_0            (phi              ) [ 00000010000000]
icmp_ln887_1        (icmp             ) [ 00000011000000]
empty_41            (speclooptripcount) [ 00000000000000]
i_V_1               (add              ) [ 00001011000000]
br_ln774            (br               ) [ 00000000000000]
zext_ln544_4        (zext             ) [ 00000001000000]
kh_i_V_addr         (getelementptr    ) [ 00000001000000]
br_ln777            (br               ) [ 00000000000000]
br_ln794            (br               ) [ 00000000000000]
o_index_V_load_2    (load             ) [ 00000000111100]
br_ln799            (br               ) [ 00000011111100]
o_index_V_load      (load             ) [ 00000000111100]
specloopname_ln775  (specloopname     ) [ 00000000000000]
kh_i_V_load         (load             ) [ 00000000000000]
kh_mem_V_addr       (getelementptr    ) [ 00000000000000]
store_ln775         (store            ) [ 00000000000000]
br_ln774            (br               ) [ 00001011000000]
call_ln828          (call             ) [ 00000000000000]
o_index_V_load_3    (load             ) [ 00000000000000]
add_ln700_2         (add              ) [ 00000000000000]
store_ln831         (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
p_0660_0            (phi              ) [ 00000000100000]
zext_ln887          (zext             ) [ 00000000000000]
icmp_ln887_2        (icmp             ) [ 00000000111100]
empty_42            (speclooptripcount) [ 00000000000000]
i_V_3               (add              ) [ 00000010111100]
br_ln799            (br               ) [ 00000000000000]
kh_index_V_load_2   (load             ) [ 00000000000000]
ret_V_9             (partselect       ) [ 00000000000000]
zext_ln544_5        (zext             ) [ 00000000000000]
kh_mem_V_addr_1     (getelementptr    ) [ 00000000010000]
off_V               (trunc            ) [ 00000000010000]
icmp_ln879_3        (icmp             ) [ 00000000011100]
br_ln0              (br               ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
call_ln788          (call             ) [ 00000000000000]
kh_index_V_load     (load             ) [ 00000000000000]
add_ln700           (add              ) [ 00000000000000]
store_ln791         (store            ) [ 00000000000000]
o_index_V_load_1    (load             ) [ 00000000000000]
add_ln700_1         (add              ) [ 00000000000000]
store_ln792         (store            ) [ 00000000000000]
br_ln793            (br               ) [ 00000000000000]
icmp_ln883          (icmp             ) [ 00000000000000]
lshr_ln             (partselect       ) [ 00000000000000]
zext_ln1371         (zext             ) [ 00000000000000]
words_per_out_V     (select           ) [ 00000000000000]
zext_ln838          (zext             ) [ 00000000000011]
zext_ln841          (zext             ) [ 00000000000011]
icmp_ln841          (icmp             ) [ 00000000000000]
or_ln841            (or               ) [ 00000000000000]
tmp_9               (bitselect        ) [ 00000000000000]
xor_ln841           (xor              ) [ 00000000000000]
or_ln841_1          (or               ) [ 00000000000011]
br_ln838            (br               ) [ 00000000111111]
kh_word_V           (load             ) [ 00000000000000]
icmp_ln879_5        (icmp             ) [ 00000000000000]
tmp_V               (trunc            ) [ 00000000000000]
icmp_ln879_6        (icmp             ) [ 00000000000000]
tmp_V_1             (partselect       ) [ 00000000000000]
icmp_ln879_7        (icmp             ) [ 00000000000000]
tmp_V_2             (partselect       ) [ 00000000000000]
tmp_V_3             (partselect       ) [ 00000000000000]
xor_ln879           (xor              ) [ 00000000000000]
and_ln879           (and              ) [ 00000000000000]
or_ln879            (or               ) [ 00000000000000]
xor_ln879_1         (xor              ) [ 00000000000000]
and_ln879_1         (and              ) [ 00000000000000]
select_ln879        (select           ) [ 00000000000000]
or_ln879_1          (or               ) [ 00000000000000]
select_ln879_1      (select           ) [ 00000000000000]
nc_V                (select           ) [ 00000000001100]
o_index_V_load_4    (load             ) [ 00000000000100]
specloopname_ln799  (specloopname     ) [ 00000000000000]
call_ln811          (call             ) [ 00000000000000]
t_V                 (load             ) [ 00000000000000]
add_ln700_3         (add              ) [ 00000000000000]
store_ln816         (store            ) [ 00000000000000]
t_V_1               (load             ) [ 00000000000000]
add_ln700_4         (add              ) [ 00000000000000]
store_ln817         (store            ) [ 00000000000000]
br_ln799            (br               ) [ 00000010111100]
p_0713_2            (phi              ) [ 00000000000011]
p_0882_2            (phi              ) [ 00000000000011]
p_0703_0            (phi              ) [ 00000000000010]
ret_V_4             (trunc            ) [ 00000000000000]
icmp_ln838          (icmp             ) [ 00000000000011]
i_V_4               (add              ) [ 00000000100011]
br_ln838            (br               ) [ 00000000000000]
specloopname_ln838  (specloopname     ) [ 00000000000000]
zext_ln544_6        (zext             ) [ 00000000000001]
br_ln841            (br               ) [ 00000000000000]
zext_ln             (partselect       ) [ 00000000000000]
mul_ln838           (mul              ) [ 00000000000000]
zext_ln838_1        (zext             ) [ 00000000000000]
add_ln838           (add              ) [ 00000000000000]
trunc_ln838         (trunc            ) [ 00000000000000]
tmp_6               (bitconcatenate   ) [ 00000000000000]
zext_ln180_9        (zext             ) [ 00000000000000]
add_ln180_5         (add              ) [ 00000000000000]
zext_ln180_10       (zext             ) [ 00000000000000]
dmem_V_addr_3       (getelementptr    ) [ 00000000000001]
zext_ln544_12_cast  (partselect       ) [ 00000000000000]
tmp_5               (bitconcatenate   ) [ 00000000000000]
zext_ln180_7        (zext             ) [ 00000000000000]
add_ln180_4         (add              ) [ 00000000000000]
zext_ln180_8        (zext             ) [ 00000000000000]
dmem_V_addr_4       (getelementptr    ) [ 00000000000001]
ret_ln854           (ret              ) [ 00000000000000]
dmem_V_load         (load             ) [ 00000000000000]
dmem_o_V_addr_1     (getelementptr    ) [ 00000000000000]
store_ln844         (store            ) [ 00000000000000]
br_ln845            (br               ) [ 00000000000000]
dmem_V_load_1       (load             ) [ 00000000000000]
dmem_o_V_addr       (getelementptr    ) [ 00000000000000]
store_ln847         (store            ) [ 00000000000000]
br_ln0              (br               ) [ 00000000000000]
img_off_V_1         (add              ) [ 00000000000000]
icmp_ln879_4        (icmp             ) [ 00000000000000]
img_idx_V_1         (add              ) [ 00000000000000]
select_ln849        (select           ) [ 00000000100011]
select_ln849_1      (select           ) [ 00000000100011]
br_ln838            (br               ) [ 00000000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="wt_addr_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_addr_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="wt_offset_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_offset_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outword_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45181"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="norm_mode_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="width_mode_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dmem_mode_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer_mode_V_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_words_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_words_V_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_words_V_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_words_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="n_outputs_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="n_inputs_V_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inputs_V_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dmem_i_V_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="dmem_i_V_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="dmem_i_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dmem_V_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln758/3 store_ln756/3 store_ln753/3 dmem_V_load/12 dmem_V_load_1/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="dmem_V_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="17" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="dmem_V_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="14" slack="0"/>
<pin id="267" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="wt_i_V_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="13" slack="0"/>
<pin id="275" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="wt_mem_V_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="13" slack="0"/>
<pin id="288" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln769_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln769/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kh_i_V_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="7" slack="0"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="kh_mem_V_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="1"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln775/7 kh_word_V/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="kh_mem_V_addr_1_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="14" slack="0"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr_1/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dmem_V_addr_3_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="14" slack="0"/>
<pin id="337" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="dmem_V_addr_4_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="14" slack="0"/>
<pin id="345" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_4/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="dmem_o_V_addr_1_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="16" slack="1"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr_1/13 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/13 store_ln847/13 "/>
</bind>
</comp>

<comp id="363" class="1004" name="dmem_o_V_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="16" slack="1"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/13 "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_013_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="3"/>
<pin id="373" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_013 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_013_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_013/1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_0713_0_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0713_0 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_0713_0_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="16" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0713_0/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="p_0882_0_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0882_0 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_0882_0_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="10" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0882_0/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_0232_0_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0232_0 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_0232_0_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="16" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0232_0/2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_0502_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="1"/>
<pin id="419" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0502_0 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_0502_0_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0502_0/4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_0604_0_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0604_0 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_0604_0_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0604_0/6 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_0660_0_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0660_0 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_0660_0_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0660_0/8 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_0713_2_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0713_2 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_0713_2_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="16" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0713_2/12 "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_0882_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="1"/>
<pin id="464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0882_2 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_0882_2_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="10" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0882_2/12 "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_0703_0_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0703_0 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_0703_0_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="16" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0703_0/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_bin_conv_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="64" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="1"/>
<pin id="489" dir="0" index="3" bw="64" slack="0"/>
<pin id="490" dir="0" index="4" bw="1" slack="6"/>
<pin id="491" dir="0" index="5" bw="1" slack="6"/>
<pin id="492" dir="0" index="6" bw="16" slack="6"/>
<pin id="493" dir="0" index="7" bw="16" slack="0"/>
<pin id="494" dir="0" index="8" bw="1" slack="2"/>
<pin id="495" dir="0" index="9" bw="2" slack="6"/>
<pin id="496" dir="0" index="10" bw="2" slack="6"/>
<pin id="497" dir="0" index="11" bw="16" slack="0"/>
<pin id="498" dir="0" index="12" bw="3" slack="0"/>
<pin id="499" dir="0" index="13" bw="64" slack="0"/>
<pin id="500" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln811/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fp_conv_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="0" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="0" index="2" bw="64" slack="0"/>
<pin id="511" dir="0" index="3" bw="64" slack="0"/>
<pin id="512" dir="0" index="4" bw="1" slack="3"/>
<pin id="513" dir="0" index="5" bw="1" slack="3"/>
<pin id="514" dir="0" index="6" bw="1" slack="3"/>
<pin id="515" dir="0" index="7" bw="16" slack="0"/>
<pin id="516" dir="0" index="8" bw="16" slack="3"/>
<pin id="517" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln788/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_bin_dense_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="64" slack="0"/>
<pin id="527" dir="0" index="3" bw="64" slack="0"/>
<pin id="528" dir="0" index="4" bw="2" slack="3"/>
<pin id="529" dir="0" index="5" bw="1" slack="3"/>
<pin id="530" dir="0" index="6" bw="1" slack="3"/>
<pin id="531" dir="0" index="7" bw="16" slack="0"/>
<pin id="532" dir="0" index="8" bw="16" slack="3"/>
<pin id="533" dir="0" index="9" bw="16" slack="3"/>
<pin id="534" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln828/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 kh_index_V_load_2/8 kh_index_V_load/8 t_V/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load_2/6 o_index_V_load/6 o_index_V_load_3/8 o_index_V_load_1/8 o_index_V_load_4/10 t_V_1/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="4"/>
<pin id="553" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/8 add_ln700_1/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln831/8 store_ln792/8 "/>
</bind>
</comp>

<comp id="561" class="1005" name="reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_2 o_index_V_load "/>
</bind>
</comp>

<comp id="567" class="1004" name="layer_type_V_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="0" index="3" bw="3" slack="0"/>
<pin id="572" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln792_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln791_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln791/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln791_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln791/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln739_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln736_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln736/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln737_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln737/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="r_V_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln746_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln746_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln746_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln746/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="words_per_image_V_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln879_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln879_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879_1/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln879_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln879_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="ret_V_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="ret_V_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln749_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="1"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln749/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_V_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln544_6_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="0" index="3" bw="5" slack="0"/>
<pin id="692" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln544_6_cast/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_4_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="1"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="0" index="3" bw="1" slack="0"/>
<pin id="702" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln180_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln180_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="0" index="1" bw="14" slack="0"/>
<pin id="713" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_3/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln544_3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="5" slack="0"/>
<pin id="726" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln180_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="0"/>
<pin id="733" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln180_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="1"/>
<pin id="738" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln544_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="ret_V_s_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="15" slack="0"/>
<pin id="747" dir="0" index="1" bw="16" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="0" index="3" bw="5" slack="0"/>
<pin id="750" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_s/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="ret_V_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="0"/>
<pin id="757" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="r_V_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="15" slack="0"/>
<pin id="761" dir="0" index="1" bw="3" slack="1"/>
<pin id="762" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln749_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="0"/>
<pin id="766" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln749_2/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln544_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln180_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_8_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="0"/>
<pin id="779" dir="0" index="1" bw="7" slack="1"/>
<pin id="780" dir="0" index="2" bw="10" slack="1"/>
<pin id="781" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln180_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="17" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln749_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="1"/>
<pin id="790" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln749/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln749_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="14" slack="1"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln749/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln749_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln749_3/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="2"/>
<pin id="804" dir="0" index="2" bw="1" slack="0"/>
<pin id="805" dir="0" index="3" bw="1" slack="0"/>
<pin id="806" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln180_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="12" slack="0"/>
<pin id="812" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln180_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="0" index="1" bw="12" slack="0"/>
<pin id="817" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln180_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="img_off_V_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="icmp_ln879_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="0" index="1" bw="5" slack="2"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="img_idx_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln760_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="0"/>
<pin id="845" dir="0" index="2" bw="16" slack="1"/>
<pin id="846" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln760/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="select_ln760_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="0" index="2" bw="10" slack="0"/>
<pin id="854" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln760_1/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="ret_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="0"/>
<pin id="860" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln887_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="0" index="1" bw="13" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="i_V_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="13" slack="0"/>
<pin id="871" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="12" slack="0"/>
<pin id="876" dir="0" index="1" bw="13" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="0" index="3" bw="5" slack="0"/>
<pin id="879" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1372_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="12" slack="0"/>
<pin id="886" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln180_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="13" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln180_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="12" slack="0"/>
<pin id="898" dir="0" index="1" bw="13" slack="0"/>
<pin id="899" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln544_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="13" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln180_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="13" slack="1"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln887_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="0"/>
<pin id="913" dir="0" index="1" bw="7" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="i_V_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/6 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln544_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln887_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="0"/>
<pin id="930" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln887_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="0"/>
<pin id="934" dir="0" index="1" bw="16" slack="4"/>
<pin id="935" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="i_V_3_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_3/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="ret_V_9_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="14" slack="0"/>
<pin id="945" dir="0" index="1" bw="16" slack="0"/>
<pin id="946" dir="0" index="2" bw="3" slack="0"/>
<pin id="947" dir="0" index="3" bw="5" slack="0"/>
<pin id="948" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/8 "/>
</bind>
</comp>

<comp id="953" class="1004" name="zext_ln544_5_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="14" slack="0"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/8 "/>
</bind>
</comp>

<comp id="958" class="1004" name="off_V_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="off_V/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="icmp_ln879_3_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln700_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="0" index="1" bw="16" slack="4"/>
<pin id="971" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="store_ln791_store_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="0" index="1" bw="16" slack="0"/>
<pin id="976" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln791/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln883_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="4"/>
<pin id="981" dir="0" index="1" bw="2" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="lshr_ln_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="0" index="1" bw="7" slack="4"/>
<pin id="987" dir="0" index="2" bw="3" slack="0"/>
<pin id="988" dir="0" index="3" bw="4" slack="0"/>
<pin id="989" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln1371_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="words_per_out_V_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="5" slack="4"/>
<pin id="1000" dir="0" index="2" bw="3" slack="0"/>
<pin id="1001" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="words_per_out_V/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln838_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="5" slack="0"/>
<pin id="1006" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln838/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="zext_ln841_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="5" slack="0"/>
<pin id="1010" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="icmp_ln841_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="2" slack="4"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln841/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="or_ln841_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln841/8 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_9_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="3" slack="4"/>
<pin id="1026" dir="0" index="2" bw="3" slack="0"/>
<pin id="1027" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="xor_ln841_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln841/8 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln841_1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln841_1/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="icmp_ln879_5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="1"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/9 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_V_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln879_6_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="1"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_6/9 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_V_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="0" index="1" bw="64" slack="0"/>
<pin id="1059" dir="0" index="2" bw="6" slack="0"/>
<pin id="1060" dir="0" index="3" bw="6" slack="0"/>
<pin id="1061" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="icmp_ln879_7_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="2" slack="1"/>
<pin id="1068" dir="0" index="1" bw="2" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_7/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_V_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="64" slack="0"/>
<pin id="1074" dir="0" index="2" bw="7" slack="0"/>
<pin id="1075" dir="0" index="3" bw="7" slack="0"/>
<pin id="1076" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_V_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="0"/>
<pin id="1083" dir="0" index="1" bw="64" slack="0"/>
<pin id="1084" dir="0" index="2" bw="7" slack="0"/>
<pin id="1085" dir="0" index="3" bw="7" slack="0"/>
<pin id="1086" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/9 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="xor_ln879_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/9 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="and_ln879_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/9 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="or_ln879_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/9 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="xor_ln879_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879_1/9 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="and_ln879_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/9 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="select_ln879_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="0"/>
<pin id="1124" dir="0" index="2" bw="16" slack="0"/>
<pin id="1125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/9 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="or_ln879_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879_1/9 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="select_ln879_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="16" slack="0"/>
<pin id="1138" dir="0" index="2" bw="16" slack="0"/>
<pin id="1139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_1/9 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="nc_V_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="16" slack="0"/>
<pin id="1146" dir="0" index="2" bw="16" slack="0"/>
<pin id="1147" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/9 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln700_3_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="16" slack="0"/>
<pin id="1154" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="store_ln816_store_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="16" slack="0"/>
<pin id="1160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln816/11 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="add_ln700_4_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="16" slack="0"/>
<pin id="1166" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/11 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="store_ln817_store_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="0"/>
<pin id="1171" dir="0" index="1" bw="16" slack="0"/>
<pin id="1172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln817/11 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="ret_V_4_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_4/12 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="icmp_ln838_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="0" index="1" bw="16" slack="5"/>
<pin id="1182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln838/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="i_V_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="16" slack="0"/>
<pin id="1187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="zext_ln544_6_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="0"/>
<pin id="1192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/12 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="14" slack="0"/>
<pin id="1196" dir="0" index="1" bw="16" slack="0"/>
<pin id="1197" dir="0" index="2" bw="1" slack="0"/>
<pin id="1198" dir="0" index="3" bw="5" slack="0"/>
<pin id="1199" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln/12 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln838_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="10" slack="0"/>
<pin id="1206" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln838_1/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln838_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="0"/>
<pin id="1210" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln838/12 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_6_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="12" slack="0"/>
<pin id="1214" dir="0" index="1" bw="1" slack="5"/>
<pin id="1215" dir="0" index="2" bw="1" slack="0"/>
<pin id="1216" dir="0" index="3" bw="1" slack="0"/>
<pin id="1217" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln180_9_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="12" slack="0"/>
<pin id="1223" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_9/12 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln180_5_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="14" slack="0"/>
<pin id="1227" dir="0" index="1" bw="12" slack="0"/>
<pin id="1228" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/12 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="zext_ln180_10_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="14" slack="0"/>
<pin id="1232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_10/12 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="zext_ln544_12_cast_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="14" slack="0"/>
<pin id="1237" dir="0" index="1" bw="16" slack="0"/>
<pin id="1238" dir="0" index="2" bw="1" slack="0"/>
<pin id="1239" dir="0" index="3" bw="5" slack="0"/>
<pin id="1240" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln544_12_cast/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_5_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="12" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="5"/>
<pin id="1248" dir="0" index="2" bw="1" slack="0"/>
<pin id="1249" dir="0" index="3" bw="1" slack="0"/>
<pin id="1250" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="zext_ln180_7_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="12" slack="0"/>
<pin id="1256" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_7/12 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="add_ln180_4_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="0"/>
<pin id="1260" dir="0" index="1" bw="14" slack="0"/>
<pin id="1261" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_4/12 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="zext_ln180_8_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="14" slack="0"/>
<pin id="1266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_8/12 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="img_off_V_1_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="10" slack="1"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V_1/13 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="icmp_ln879_4_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="10" slack="0"/>
<pin id="1277" dir="0" index="1" bw="5" slack="2"/>
<pin id="1278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="img_idx_V_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="1"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V_1/13 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln849_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="16" slack="0"/>
<pin id="1289" dir="0" index="2" bw="16" slack="1"/>
<pin id="1290" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln849/13 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="select_ln849_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="0" index="2" bw="10" slack="0"/>
<pin id="1298" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln849_1/13 "/>
</bind>
</comp>

<comp id="1302" class="1007" name="grp_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="14" slack="0"/>
<pin id="1304" dir="0" index="1" bw="5" slack="1"/>
<pin id="1305" dir="0" index="2" bw="10" slack="0"/>
<pin id="1306" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln838/12 add_ln838/12 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="norm_mode_V_read_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="2" slack="4"/>
<pin id="1312" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="1316" class="1005" name="width_mode_V_read_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="2" slack="4"/>
<pin id="1318" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="1322" class="1005" name="dmem_mode_V_read_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="1331" class="1005" name="layer_mode_V_read_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="3" slack="4"/>
<pin id="1333" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="layer_mode_V_read "/>
</bind>
</comp>

<comp id="1336" class="1005" name="output_words_V_read_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="5"/>
<pin id="1338" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="output_words_V_read "/>
</bind>
</comp>

<comp id="1341" class="1005" name="input_words_V_read_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="1"/>
<pin id="1343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_words_V_read "/>
</bind>
</comp>

<comp id="1346" class="1005" name="n_outputs_V_read_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="3"/>
<pin id="1348" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="1355" class="1005" name="n_inputs_V_read_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="16" slack="3"/>
<pin id="1357" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="n_inputs_V_read "/>
</bind>
</comp>

<comp id="1361" class="1005" name="layer_type_V_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="2" slack="3"/>
<pin id="1363" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="1369" class="1005" name="r_V_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="3"/>
<pin id="1371" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="zext_ln746_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="1"/>
<pin id="1380" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln746 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="shl_ln746_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="7" slack="4"/>
<pin id="1385" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln746 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="words_per_image_V_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="5" slack="4"/>
<pin id="1390" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="words_per_image_V "/>
</bind>
</comp>

<comp id="1393" class="1005" name="icmp_ln879_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="zext_ln879_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="7" slack="1"/>
<pin id="1399" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln879_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="zext_ln879_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="10" slack="2"/>
<pin id="1404" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln879_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="ret_V_2_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="10" slack="1"/>
<pin id="1413" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="i_V_2_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="16" slack="0"/>
<pin id="1421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="add_ln180_3_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="14" slack="1"/>
<pin id="1426" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_3 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="dmem_i_V_addr_2_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="11" slack="1"/>
<pin id="1431" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="add_ln180_2_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="7" slack="1"/>
<pin id="1436" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="dmem_i_V_addr_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="11" slack="1"/>
<pin id="1441" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="trunc_ln749_2_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="14" slack="1"/>
<pin id="1446" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln749_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="dmem_i_V_addr_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="11" slack="1"/>
<pin id="1451" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="1454" class="1005" name="select_ln760_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="1"/>
<pin id="1456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln760 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="select_ln760_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="10" slack="1"/>
<pin id="1461" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln760_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="i_V_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="13" slack="0"/>
<pin id="1469" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1472" class="1005" name="add_ln180_1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="13" slack="1"/>
<pin id="1474" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="wt_i_V_addr_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="13" slack="1"/>
<pin id="1479" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1485" class="1005" name="i_V_1_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="7" slack="0"/>
<pin id="1487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="zext_ln544_4_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="64" slack="1"/>
<pin id="1492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="kh_i_V_addr_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="6" slack="1"/>
<pin id="1497" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1503" class="1005" name="i_V_3_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="10" slack="0"/>
<pin id="1505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="kh_mem_V_addr_1_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="6" slack="1"/>
<pin id="1510" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr_1 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="off_V_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="2" slack="1"/>
<pin id="1515" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="off_V "/>
</bind>
</comp>

<comp id="1520" class="1005" name="icmp_ln879_3_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="1" slack="2"/>
<pin id="1522" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="zext_ln838_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="14" slack="1"/>
<pin id="1527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln838 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="zext_ln841_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="10" slack="2"/>
<pin id="1532" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln841 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="or_ln841_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="1"/>
<pin id="1537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln841_1 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="nc_V_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="1"/>
<pin id="1541" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1544" class="1005" name="o_index_V_load_4_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="16" slack="1"/>
<pin id="1546" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_index_V_load_4 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="i_V_4_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="0"/>
<pin id="1554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="zext_ln544_6_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="64" slack="1"/>
<pin id="1559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_6 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="dmem_V_addr_3_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="12" slack="1"/>
<pin id="1565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="dmem_V_addr_4_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="12" slack="1"/>
<pin id="1570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_4 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="select_ln849_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="16" slack="1"/>
<pin id="1575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln849 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="select_ln849_1_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="10" slack="1"/>
<pin id="1580" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln849_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="90" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="219" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="90" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="278" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="90" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="90" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="305" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="90" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="354"><net_src comp="6" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="248" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="363" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="60" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="104" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="122" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="76" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="501"><net_src comp="158" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="502"><net_src comp="30" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="485" pin=11"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="485" pin=12"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="485" pin=13"/></net>

<net id="518"><net_src comp="130" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="519"><net_src comp="30" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="371" pin="1"/><net_sink comp="507" pin=6"/></net>

<net id="535"><net_src comp="128" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="537"><net_src comp="32" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="542"><net_src comp="24" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="523" pin=7"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="507" pin=7"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="485" pin=7"/></net>

<net id="554"><net_src comp="543" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="26" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="543" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="523" pin=7"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="507" pin=7"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="182" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="56" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="182" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="539" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="24" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="24" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="26" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="176" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="64" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="66" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="170" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="62" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="614" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="567" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="72" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="176" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="62" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="636" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="567" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="74" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="410" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="410" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="410" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="78" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="410" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="84" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="410" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="86" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="668" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="76" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="709"><net_src comp="697" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="687" pin="4"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="410" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="727"><net_src comp="92" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="410" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="94" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="96" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="721" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="410" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="751"><net_src comp="98" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="386" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="56" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="96" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="410" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="782"><net_src comp="100" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="777" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="791"><net_src comp="394" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="382" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="807"><net_src comp="88" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="797" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="76" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="813"><net_src comp="801" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="792" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="829"><net_src comp="394" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="102" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="382" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="78" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="831" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="382" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="855"><net_src comp="831" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="76" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="825" pin="2"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="421" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="421" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="106" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="112" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="421" pin="4"/><net_sink comp="868" pin=1"/></net>

<net id="880"><net_src comp="114" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="421" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="56" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="116" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="887"><net_src comp="874" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="858" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="118" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="104" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="884" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="888" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="421" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="910"><net_src comp="907" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="915"><net_src comp="432" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="124" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="432" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="68" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="432" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="931"><net_src comp="443" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="928" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="443" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="102" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="949"><net_src comp="84" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="539" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="58" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="96" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="956"><net_src comp="943" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="961"><net_src comp="539" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="443" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="76" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="539" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="24" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="136" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="990"><net_src comp="138" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="58" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="992"><net_src comp="140" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="996"><net_src comp="984" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="1002"><net_src comp="979" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="993" pin="1"/><net_sink comp="997" pin=2"/></net>

<net id="1007"><net_src comp="997" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="997" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="74" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="979" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1028"><net_src comp="142" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="58" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1017" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="64" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1023" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="74" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="318" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="70" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="144" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="318" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="146" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="148" pin="0"/><net_sink comp="1056" pin=3"/></net>

<net id="1070"><net_src comp="136" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="144" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="318" pin="3"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="150" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="152" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1087"><net_src comp="144" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1088"><net_src comp="318" pin="3"/><net_sink comp="1081" pin=1"/></net>

<net id="1089"><net_src comp="154" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1090"><net_src comp="156" pin="0"/><net_sink comp="1081" pin=3"/></net>

<net id="1095"><net_src comp="1042" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="64" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1051" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1042" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1051" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="64" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1066" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1071" pin="4"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="1056" pin="4"/><net_sink comp="1121" pin=2"/></net>

<net id="1133"><net_src comp="1115" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1097" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1140"><net_src comp="1042" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1047" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1081" pin="4"/><net_sink comp="1135" pin=2"/></net>

<net id="1148"><net_src comp="1129" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="1121" pin="3"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="78" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="539" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="24" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="78" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="543" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="26" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="478" pin="4"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="478" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="78" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="478" pin="4"/><net_sink comp="1184" pin=1"/></net>

<net id="1193"><net_src comp="478" pin="4"/><net_sink comp="1190" pin=0"/></net>

<net id="1200"><net_src comp="84" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="454" pin="4"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="56" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="86" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1207"><net_src comp="466" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="454" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1218"><net_src comp="88" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="1208" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="1220"><net_src comp="76" pin="0"/><net_sink comp="1212" pin=3"/></net>

<net id="1224"><net_src comp="1212" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1233"><net_src comp="1225" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1241"><net_src comp="84" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="478" pin="4"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="56" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1244"><net_src comp="86" pin="0"/><net_sink comp="1235" pin=3"/></net>

<net id="1251"><net_src comp="88" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="1175" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="1253"><net_src comp="76" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1257"><net_src comp="1245" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1262"><net_src comp="1254" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1235" pin="4"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="1258" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1273"><net_src comp="462" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="102" pin="0"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1284"><net_src comp="450" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="78" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1291"><net_src comp="1275" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1280" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="450" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="1299"><net_src comp="1275" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1300"><net_src comp="76" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1301"><net_src comp="1269" pin="2"/><net_sink comp="1294" pin=2"/></net>

<net id="1307"><net_src comp="1194" pin="4"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="1204" pin="1"/><net_sink comp="1302" pin=2"/></net>

<net id="1309"><net_src comp="1302" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1313"><net_src comp="164" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="485" pin=10"/></net>

<net id="1319"><net_src comp="170" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="485" pin=9"/></net>

<net id="1325"><net_src comp="176" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1328"><net_src comp="1322" pin="1"/><net_sink comp="523" pin=5"/></net>

<net id="1329"><net_src comp="1322" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="1330"><net_src comp="1322" pin="1"/><net_sink comp="485" pin=4"/></net>

<net id="1334"><net_src comp="182" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1339"><net_src comp="188" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1344"><net_src comp="194" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1349"><net_src comp="200" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="523" pin=9"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="507" pin=8"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1353"><net_src comp="1346" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1354"><net_src comp="1346" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1358"><net_src comp="206" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="523" pin=8"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="485" pin=6"/></net>

<net id="1364"><net_src comp="567" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="523" pin=4"/></net>

<net id="1372"><net_src comp="608" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="523" pin=6"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="507" pin=5"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="485" pin=5"/></net>

<net id="1376"><net_src comp="1369" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1377"><net_src comp="1369" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1381"><net_src comp="622" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1386"><net_src comp="630" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1391"><net_src comp="636" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1396"><net_src comp="640" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="654" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1405"><net_src comp="658" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1410"><net_src comp="662" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="672" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="1422"><net_src comp="681" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1427"><net_src comp="710" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1432"><net_src comp="212" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1437"><net_src comp="735" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1442"><net_src comp="225" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1447"><net_src comp="764" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1452"><net_src comp="233" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1457"><net_src comp="842" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1462"><net_src comp="850" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1470"><net_src comp="868" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1475"><net_src comp="896" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1480"><net_src comp="271" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1488"><net_src comp="917" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1493"><net_src comp="923" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1498"><net_src comp="298" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1506"><net_src comp="937" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1511"><net_src comp="325" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1516"><net_src comp="958" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1519"><net_src comp="1513" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1523"><net_src comp="962" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="485" pin=8"/></net>

<net id="1528"><net_src comp="1004" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1533"><net_src comp="1008" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1538"><net_src comp="1036" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1542"><net_src comp="1143" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1547"><net_src comp="543" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="485" pin=7"/></net>

<net id="1555"><net_src comp="1184" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1560"><net_src comp="1190" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1566"><net_src comp="333" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1571"><net_src comp="341" pin="3"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1576"><net_src comp="1286" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1581"><net_src comp="1294" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="466" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {13 }
	Port: kh_index_V | {1 8 11 }
	Port: o_index_V | {1 8 11 }
	Port: dmem_V | {3 6 8 10 11 }
	Port: wt_mem_V | {5 }
	Port: kh_mem_V | {7 }
	Port: wt_addr_V | {10 11 }
	Port: wt_offset_V | {10 11 }
	Port: outword_V | {10 11 }
 - Input state : 
	Port: top : wt_i_V | {4 5 }
	Port: top : kh_i_V | {6 7 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_inputs_V | {1 }
	Port: top : n_outputs_V | {1 }
	Port: top : input_words_V | {1 }
	Port: top : output_words_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 8 11 }
	Port: top : o_index_V | {6 8 10 11 }
	Port: top : dmem_V | {6 8 10 11 12 13 }
	Port: top : wt_mem_V | {6 8 10 11 }
	Port: top : kh_mem_V | {6 8 9 }
	Port: top : wt_addr_V | {10 11 }
	Port: top : wt_offset_V | {10 11 }
	Port: top : outword_V | {10 11 }
  - Chain level:
	State 1
		br_ln735 : 1
		trunc_ln791 : 1
		zext_ln791 : 2
		store_ln739 : 3
		p_013 : 2
		zext_ln746 : 1
		zext_ln746_1 : 1
		shl_ln746 : 2
		words_per_image_V : 3
		icmp_ln879 : 1
		zext_ln879_1 : 1
		zext_ln879 : 4
		icmp_ln879_1 : 1
	State 2
		ret_V_3 : 1
		ret_V_2 : 1
		icmp_ln749 : 1
		i_V_2 : 1
		br_ln749 : 2
		zext_ln544_6_cast : 1
		tmp_4 : 2
		zext_ln180_5 : 3
		add_ln180_3 : 4
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		tmp_7 : 1
		zext_ln180_3 : 2
		add_ln180_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_s : 1
		ret_V_5 : 2
		r_V : 3
		trunc_ln749_2 : 4
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
	State 3
		dmem_V_addr_2 : 1
		store_ln758 : 2
		zext_ln180_4 : 1
		dmem_V_addr_1 : 2
		store_ln756 : 3
		add_ln749 : 1
		tmp_1 : 1
		zext_ln180 : 2
		add_ln180 : 3
		zext_ln180_1 : 4
		dmem_V_addr : 5
		store_ln753 : 6
		icmp_ln879_2 : 1
		select_ln760 : 2
		select_ln760_1 : 2
	State 4
		ret_V : 1
		icmp_ln887 : 1
		i_V : 1
		br_ln768 : 2
		tmp_2 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 5
		wt_mem_V_addr : 1
		store_ln769 : 2
	State 6
		icmp_ln887_1 : 1
		i_V_1 : 1
		br_ln774 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
		call_ln828 : 1
		call_ln788 : 1
	State 7
		store_ln775 : 1
	State 8
		add_ln700_2 : 1
		store_ln831 : 2
		zext_ln887 : 1
		icmp_ln887_2 : 2
		i_V_3 : 1
		br_ln799 : 3
		ret_V_9 : 1
		zext_ln544_5 : 2
		kh_mem_V_addr_1 : 3
		kh_word_V : 4
		off_V : 1
		icmp_ln879_3 : 1
		add_ln700 : 1
		store_ln791 : 2
		add_ln700_1 : 1
		store_ln792 : 2
		zext_ln1371 : 1
		words_per_out_V : 2
		zext_ln838 : 3
		zext_ln841 : 3
		or_ln841 : 1
		xor_ln841 : 1
		or_ln841_1 : 1
	State 9
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		tmp_V_3 : 1
		xor_ln879 : 1
		and_ln879 : 1
		or_ln879 : 1
		xor_ln879_1 : 1
		and_ln879_1 : 1
		select_ln879 : 1
		or_ln879_1 : 1
		select_ln879_1 : 2
		nc_V : 1
	State 10
		call_ln811 : 1
	State 11
		add_ln700_3 : 1
		store_ln816 : 2
		add_ln700_4 : 1
		store_ln817 : 2
	State 12
		ret_V_4 : 1
		icmp_ln838 : 1
		i_V_4 : 1
		br_ln838 : 2
		zext_ln544_6 : 1
		zext_ln : 1
		mul_ln838 : 2
		zext_ln838_1 : 1
		add_ln838 : 3
		trunc_ln838 : 1
		tmp_6 : 2
		zext_ln180_9 : 3
		add_ln180_5 : 4
		zext_ln180_10 : 5
		dmem_V_addr_3 : 6
		dmem_V_load : 7
		zext_ln544_12_cast : 1
		tmp_5 : 2
		zext_ln180_7 : 3
		add_ln180_4 : 4
		zext_ln180_8 : 5
		dmem_V_addr_4 : 6
		dmem_V_load_1 : 7
	State 13
		store_ln844 : 1
		store_ln847 : 1
		icmp_ln879_4 : 1
		select_ln849 : 2
		select_ln849_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       grp_bin_conv_fu_485       |    7    |    2    | 63.3352 |   3072  |   5375  |    0    |
|   call   |        grp_fp_conv_fu_507       |    4    |    0    | 17.7555 |   732   |   2300  |    0    |
|          |       grp_bin_dense_fu_523      |    0    |    1    | 10.9525 |   743   |   1489  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |            grp_fu_550           |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_2_fu_681          |    0    |    0    |    0    |    0    |    23   |    0    |
|          |        add_ln180_3_fu_710       |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        add_ln180_2_fu_735       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln749_fu_792        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         add_ln180_fu_814        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         img_off_V_fu_825        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |         img_idx_V_fu_836        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |            i_V_fu_868           |    0    |    0    |    0    |    0    |    20   |    0    |
|    add   |        add_ln180_1_fu_896       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |           i_V_1_fu_917          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_V_3_fu_937          |    0    |    0    |    0    |    0    |    17   |    0    |
|          |         add_ln700_fu_968        |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_3_fu_1151       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_4_fu_1163       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |          i_V_4_fu_1184          |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln180_5_fu_1225       |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       add_ln180_4_fu_1258       |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       img_off_V_1_fu_1269       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       img_idx_V_1_fu_1280       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln879_fu_640        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln879_1_fu_662       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln749_fu_676        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln879_2_fu_831       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln887_fu_862        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln887_1_fu_911       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln887_2_fu_932       |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln879_3_fu_962       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln883_fu_979        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln841_fu_1012       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln879_5_fu_1042      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln879_6_fu_1051      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |       icmp_ln879_7_fu_1066      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln838_fu_1179       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln879_4_fu_1275      |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       select_ln760_fu_842       |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln760_1_fu_850      |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       select_ln180_fu_888       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      words_per_out_V_fu_997     |    0    |    0    |    0    |    0    |    5    |    0    |
|  select  |       select_ln879_fu_1121      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln879_1_fu_1135     |    0    |    0    |    0    |    0    |    16   |    0    |
|          |           nc_V_fu_1143          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |       select_ln849_fu_1286      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln849_1_fu_1294     |    0    |    0    |    0    |    0    |    10   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln746_fu_630        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |            r_V_fu_759           |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |           r_V_2_fu_608          |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |        xor_ln841_fu_1030        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_1091        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |       xor_ln879_1_fu_1109       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln841_fu_1017        |    0    |    0    |    0    |    0    |    6    |    0    |
|    or    |        or_ln841_1_fu_1036       |    0    |    0    |    0    |    0    |    6    |    0    |
|          |         or_ln879_fu_1103        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        or_ln879_1_fu_1129       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |        and_ln879_fu_1097        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |       and_ln879_1_fu_1115       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_1302           |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |   norm_mode_V_read_read_fu_164  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  width_mode_V_read_read_fu_170  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   dmem_mode_V_read_read_fu_176  |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  layer_mode_V_read_read_fu_182  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | output_words_V_read_read_fu_188 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  input_words_V_read_read_fu_194 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   n_outputs_V_read_read_fu_200  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   n_inputs_V_read_read_fu_206   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |       layer_type_V_fu_567       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln544_6_cast_fu_687    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_7_fu_721          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_s_fu_745         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_874          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          ret_V_9_fu_943         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          lshr_ln_fu_984         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_1056         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_1071         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_3_fu_1081         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln_fu_1194         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln544_12_cast_fu_1235   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln792_fu_577       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln791_fu_581       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     words_per_image_V_fu_636    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_3_fu_668         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_2_fu_672         |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln749_2_fu_764      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln749_3_fu_797      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           ret_V_fu_858          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           off_V_fu_958          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_1047          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_1175         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln838_fu_1208       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln791_fu_586        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln746_fu_622        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln746_1_fu_626       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_1_fu_654       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln879_fu_658        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_5_fu_706       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_3_fu_716       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_3_fu_731       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_2_fu_740       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_5_fu_755         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln544_fu_768        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_6_fu_773       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_4_fu_783       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln749_fu_788        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln180_fu_810        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln180_1_fu_820       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1372_fu_884       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_1_fu_902       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_2_fu_907       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_4_fu_923       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln887_fu_928        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_5_fu_953       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1371_fu_993       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln838_fu_1004       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln841_fu_1008       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_6_fu_1190      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln838_1_fu_1204      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_9_fu_1221      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_10_fu_1230      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_7_fu_1254      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_8_fu_1264      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          shl_ln_fu_614          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_646           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_697          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_8_fu_777          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_801          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_1212          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_1245          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_9_fu_1023          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    11   |    4    | 92.0432 |   4547  |   9939  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln180_1_reg_1472    |   13   |
|    add_ln180_2_reg_1434    |    7   |
|    add_ln180_3_reg_1424    |   14   |
|   dmem_V_addr_3_reg_1563   |   12   |
|   dmem_V_addr_4_reg_1568   |   12   |
|  dmem_i_V_addr_1_reg_1439  |   11   |
|  dmem_i_V_addr_2_reg_1429  |   11   |
|   dmem_i_V_addr_reg_1449   |   11   |
|  dmem_mode_V_read_reg_1322 |    1   |
|       i_V_1_reg_1485       |    7   |
|       i_V_2_reg_1419       |   16   |
|       i_V_3_reg_1503       |   10   |
|       i_V_4_reg_1552       |   16   |
|        i_V_reg_1467        |   13   |
|    icmp_ln879_1_reg_1407   |    1   |
|    icmp_ln879_3_reg_1520   |    1   |
|     icmp_ln879_reg_1393    |    1   |
| input_words_V_read_reg_1341|   16   |
|    kh_i_V_addr_reg_1495    |    6   |
|  kh_mem_V_addr_1_reg_1508  |    6   |
| layer_mode_V_read_reg_1331 |    3   |
|    layer_type_V_reg_1361   |    2   |
|  n_inputs_V_read_reg_1355  |   16   |
|  n_outputs_V_read_reg_1346 |   16   |
|        nc_V_reg_1539       |   16   |
|  norm_mode_V_read_reg_1310 |    2   |
|  o_index_V_load_4_reg_1544 |   16   |
|       off_V_reg_1513       |    2   |
|     or_ln841_1_reg_1535    |    1   |
|output_words_V_read_reg_1336|   16   |
|        p_013_reg_371       |    1   |
|      p_0232_0_reg_406      |   16   |
|      p_0502_0_reg_417      |   13   |
|      p_0604_0_reg_428      |    7   |
|      p_0660_0_reg_439      |   10   |
|      p_0703_0_reg_474      |   16   |
|      p_0713_0_reg_382      |   16   |
|      p_0713_2_reg_450      |   16   |
|      p_0882_0_reg_394      |   10   |
|      p_0882_2_reg_462      |   10   |
|       r_V_2_reg_1369       |    1   |
|           reg_561          |   16   |
|      ret_V_2_reg_1411      |   10   |
|   select_ln760_1_reg_1459  |   10   |
|    select_ln760_reg_1454   |   16   |
|   select_ln849_1_reg_1578  |   10   |
|    select_ln849_reg_1573   |   16   |
|     shl_ln746_reg_1383     |    7   |
|   trunc_ln749_2_reg_1444   |   14   |
| width_mode_V_read_reg_1316 |    2   |
| words_per_image_V_reg_1388 |    5   |
|    wt_i_V_addr_reg_1477    |   13   |
|    zext_ln544_4_reg_1490   |   64   |
|    zext_ln544_6_reg_1557   |   64   |
|     zext_ln746_reg_1378    |   16   |
|     zext_ln838_reg_1525    |   14   |
|     zext_ln841_reg_1530    |   10   |
|    zext_ln879_1_reg_1397   |    7   |
|     zext_ln879_reg_1402    |   10   |
+----------------------------+--------+
|            Total           |   695  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_219  |  p0  |   6  |  11  |   66   ||    33   |
|   grp_access_fu_248  |  p0  |   7  |  12  |   84   ||    38   |
|   grp_access_fu_278  |  p0  |   2  |  13  |   26   ||    9    |
|   grp_access_fu_305  |  p0  |   2  |   6  |   12   ||    9    |
|   grp_access_fu_318  |  p0  |   3  |   6  |   18   ||    15   |
|   grp_access_fu_356  |  p0  |   2  |   7  |   14   ||    9    |
|   p_0713_0_reg_382   |  p0  |   2  |  16  |   32   ||    9    |
|   p_0882_0_reg_394   |  p0  |   2  |  10  |   20   ||    9    |
|   p_0713_2_reg_450   |  p0  |   2  |  16  |   32   ||    9    |
|   p_0882_2_reg_462   |  p0  |   2  |  10  |   20   ||    9    |
|  grp_bin_conv_fu_485 |  p7  |   2  |  16  |   32   ||    9    |
|  grp_fp_conv_fu_507  |  p7  |   2  |  16  |   32   ||    9    |
| grp_bin_dense_fu_523 |  p7  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   420  || 14.4355 ||   176   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |    4   |   92   |  4547  |  9939  |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   176  |    -   |
|  Register |    -   |    -   |    -   |   695  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   61   |    4   |   106  |  5242  |  10115 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
