#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fe2510 .scope module, "testbench_last" "testbench_last" 2 2;
 .timescale -12 -12;
P_0000000000fe2690 .param/l "ATTR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0000000000fe26c8 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0000000000fe2700 .param/l "OVERFLOW" 0 2 6, +C4<00000000000000000000000000000001>;
P_0000000000fe2738 .param/l "SIGN" 0 2 5, +C4<00000000000000000000000000000000>;
P_0000000000fe2770 .param/l "START" 1 2 15, C4<1>;
P_0000000000fe27a8 .param/l "STOP" 1 2 16, C4<0>;
v0000000001095ae0_0 .var "RST", 0 0;
v0000000001097020_0 .var "attr_in", 3 0;
v00000000010970c0_0 .var "clk", 0 0;
v00000000010963a0_0 .var "data_in", 7 0;
v0000000001096300_0 .net "data_out", 7 0, v0000000001095e00_0;  1 drivers
v0000000001095fe0_0 .var "signal_init", 0 0;
v00000000010964e0_0 .var "signal_load", 0 0;
v00000000010966c0_0 .var "signal_neg", 0 0;
v0000000001096120_0 .var "signal_oe", 0 0;
S_000000000101a700 .scope task, "Initialization" "Initialization" 2 44, 2 44 0, S_0000000000fe2510;
 .timescale -12 -12;
v00000000010323a0_0 .var "id", 7 0;
TD_testbench_last.Initialization ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010964e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001095fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010966c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001096120_0, 0;
    %load/vec4 v00000000010323a0_0;
    %assign/vec4 v00000000010963a0_0, 0;
    %end;
S_00000000010947f0 .scope task, "Load_Data" "Load_Data" 2 55, 2 55 0, S_0000000000fe2510;
 .timescale -12 -12;
v0000000001032440_0 .var "id", 7 0;
TD_testbench_last.Load_Data ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010964e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001095fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010966c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001096120_0, 0;
    %load/vec4 v0000000001032440_0;
    %assign/vec4 v00000000010963a0_0, 0;
    %end;
S_0000000001094970 .scope task, "Send_Data_Out" "Send_Data_Out" 2 90, 2 90 0, S_0000000000fe2510;
 .timescale -12 -12;
v00000000010324e0_0 .var "x_oe", 0 0;
TD_testbench_last.Send_Data_Out ;
    %load/vec4 v00000000010324e0_0;
    %store/vec4 v0000000001096120_0, 0, 1;
    %end;
S_0000000001094af0 .scope task, "Send_Neg" "Send_Neg" 2 97, 2 97 0, S_0000000000fe2510;
 .timescale -12 -12;
v0000000001032c60_0 .var "x_neg", 0 0;
TD_testbench_last.Send_Neg ;
    %load/vec4 v0000000001032c60_0;
    %store/vec4 v00000000010966c0_0, 0, 1;
    %end;
S_0000000001094c70 .scope task, "Send_Value" "Send_Value" 2 83, 2 83 0, S_0000000000fe2510;
 .timescale -12 -12;
v0000000001032580_0 .var "data", 7 0;
TD_testbench_last.Send_Value ;
    %load/vec4 v0000000001032580_0;
    %store/vec4 v00000000010963a0_0, 0, 8;
    %end;
S_0000000001094df0 .scope task, "nop" "nop" 2 34, 2 34 0, S_0000000000fe2510;
 .timescale -12 -12;
TD_testbench_last.nop ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010964e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001095fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010966c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001096120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000010963a0_0, 0;
    %end;
S_0000000001094f70 .scope task, "outputdata" "outputdata" 2 66, 2 66 0, S_0000000000fe2510;
 .timescale -12 -12;
TD_testbench_last.outputdata ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010964e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001095fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010966c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001096120_0, 0;
    %end;
S_00000000010950f0 .scope module, "unit_under_test" "bench" 2 23, 3 1 0, S_0000000000fe2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "signal_load"
    .port_info 2 /INPUT 1 "signal_init"
    .port_info 3 /INPUT 1 "signal_neg"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 4 "attr_in"
    .port_info 6 /INPUT 1 "signal_oe"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 4 "attr_out"
P_0000000000fe27f0 .param/l "ATTR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0000000000fe2828 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000000000fe2860 .param/l "OVERFLOW" 0 3 5, +C4<00000000000000000000000000000001>;
P_0000000000fe2898 .param/l "SIGN" 0 3 4, +C4<00000000000000000000000000000000>;
v0000000001032da0_0 .net *"_s0", 6 0, L_0000000001096bc0;  1 drivers
L_00000000014c0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001032940_0 .net *"_s10", 0 0, L_00000000014c0088;  1 drivers
v0000000001032b20_0 .net *"_s12", 6 0, L_0000000001096c60;  1 drivers
v0000000001032a80_0 .net *"_s13", 7 0, L_0000000001096800;  1 drivers
L_00000000014c00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001032e40_0 .net *"_s16", 0 0, L_00000000014c00d0;  1 drivers
v0000000001032bc0_0 .net *"_s17", 7 0, L_0000000001095680;  1 drivers
v0000000001032ee0_0 .net *"_s23", 0 0, L_0000000001096260;  1 drivers
v0000000001032f80_0 .net *"_s24", 1 0, L_0000000001096620;  1 drivers
L_00000000014c0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001033020_0 .net *"_s27", 0 0, L_00000000014c0118;  1 drivers
v0000000001095ea0_0 .net *"_s29", 0 0, L_0000000001096760;  1 drivers
v0000000001095900_0 .net *"_s30", 1 0, L_0000000001096e40;  1 drivers
L_00000000014c0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001096080_0 .net *"_s33", 0 0, L_00000000014c0160;  1 drivers
v00000000010952c0_0 .net *"_s34", 1 0, L_00000000010969e0;  1 drivers
v00000000010961c0_0 .net *"_s36", 1 0, L_0000000001096a80;  1 drivers
L_00000000014c01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010968a0_0 .net *"_s39", 0 0, L_00000000014c01a8;  1 drivers
v0000000001095c20_0 .net *"_s40", 1 0, L_0000000001096b20;  1 drivers
v0000000001096940_0 .net *"_s6", 6 0, L_0000000001095540;  1 drivers
v0000000001095360_0 .net *"_s7", 7 0, L_0000000001097160;  1 drivers
v0000000001096440_0 .var "acc", 8 0;
v00000000010955e0_0 .net "attr_in", 3 0, v0000000001097020_0;  1 drivers
v0000000001095b80_0 .var "attr_out", 3 0;
v0000000001096ee0_0 .net "carry", 0 0, L_00000000010957c0;  1 drivers
v0000000001096580_0 .net "clk", 0 0, v00000000010970c0_0;  1 drivers
v0000000001095cc0_0 .net "data_in", 7 0, v00000000010963a0_0;  1 drivers
v0000000001095e00_0 .var "data_out", 7 0;
v0000000001095400_0 .var "ext_arg", 7 0;
v0000000001095860_0 .var "int_arg", 7 0;
v0000000001096f80_0 .var "overflow", 0 0;
v00000000010954a0_0 .net "signal_init", 0 0, v0000000001095fe0_0;  1 drivers
v00000000010959a0_0 .net "signal_load", 0 0, v00000000010964e0_0;  1 drivers
v0000000001095d60_0 .net "signal_neg", 0 0, v00000000010966c0_0;  1 drivers
v0000000001095f40_0 .net "signal_oe", 0 0, v0000000001096120_0;  1 drivers
v0000000001095a40_0 .net "wacc", 8 0, L_0000000001095720;  1 drivers
E_000000000103a820 .event posedge, v0000000001096580_0;
L_00000000010957c0 .part L_0000000001095680, 7, 1;
L_0000000001096bc0 .part L_0000000001095680, 0, 7;
L_0000000001095540 .part v0000000001095400_0, 0, 7;
L_0000000001097160 .concat [ 7 1 0 0], L_0000000001095540, L_00000000014c0088;
L_0000000001096c60 .part v0000000001095860_0, 0, 7;
L_0000000001096800 .concat [ 7 1 0 0], L_0000000001096c60, L_00000000014c00d0;
L_0000000001095680 .arith/sum 8, L_0000000001097160, L_0000000001096800;
L_0000000001095720 .concat8 [ 7 2 0 0], L_0000000001096bc0, L_0000000001096b20;
L_0000000001096260 .part v0000000001095400_0, 7, 1;
L_0000000001096620 .concat [ 1 1 0 0], L_0000000001096260, L_00000000014c0118;
L_0000000001096760 .part v0000000001095860_0, 7, 1;
L_0000000001096e40 .concat [ 1 1 0 0], L_0000000001096760, L_00000000014c0160;
L_00000000010969e0 .arith/sum 2, L_0000000001096620, L_0000000001096e40;
L_0000000001096a80 .concat [ 1 1 0 0], L_00000000010957c0, L_00000000014c01a8;
L_0000000001096b20 .arith/sum 2, L_00000000010969e0, L_0000000001096a80;
    .scope S_00000000010950f0;
T_7 ;
    %wait E_000000000103a820;
    %load/vec4 v00000000010959a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000010954a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000010955e0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000001096f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001095860_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000001096f80_0;
    %load/vec4 v00000000010955e0_0;
    %parti/s 1, 1, 2;
    %or;
    %store/vec4 v0000000001096f80_0, 0, 1;
    %load/vec4 v0000000001096440_0;
    %pad/u 8;
    %store/vec4 v0000000001095860_0, 0, 8;
T_7.3 ;
    %load/vec4 v0000000001095d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0000000001095cc0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0000000001095cc0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0000000001095400_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010950f0;
T_8 ;
    %wait E_000000000103a820;
    %load/vec4 v0000000001095a40_0;
    %assign/vec4 v0000000001096440_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010950f0;
T_9 ;
    %wait E_000000000103a820;
    %load/vec4 v0000000001095f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %split/vec4 8;
    %assign/vec4 v0000000001095e00_0, 0;
    %assign/vec4 v0000000001095b80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001096440_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000001095e00_0, 0;
    %load/vec4 v0000000001096440_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001095b80_0, 4, 5;
    %load/vec4 v0000000001096f80_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001095b80_0, 4, 5;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000fe2510;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001097020_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0000000000fe2510;
T_11 ;
    %delay 5, 0;
    %load/vec4 v00000000010970c0_0;
    %inv;
    %store/vec4 v00000000010970c0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000fe2510;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001095ae0_0, 0;
    %vpi_call 2 111 "$display", "Start programm" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010970c0_0, 0, 1;
    %fork TD_testbench_last.nop, S_0000000001094df0;
    %join;
    %wait E_000000000103a820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001095ae0_0, 0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000000010323a0_0, 0, 8;
    %fork TD_testbench_last.Initialization, S_000000000101a700;
    %join;
    %wait E_000000000103a820;
    %fork TD_testbench_last.nop, S_0000000001094df0;
    %join;
    %wait E_000000000103a820;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000000001032440_0, 0, 8;
    %fork TD_testbench_last.Load_Data, S_00000000010947f0;
    %join;
    %wait E_000000000103a820;
    %fork TD_testbench_last.nop, S_0000000001094df0;
    %join;
    %pushi/vec4 10, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103a820;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %fork TD_testbench_last.outputdata, S_0000000001094f70;
    %join;
    %pushi/vec4 10, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103a820;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000010323a0_0, 0, 8;
    %fork TD_testbench_last.Initialization, S_000000000101a700;
    %join;
    %pushi/vec4 2, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103a820;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000000001032440_0, 0, 8;
    %fork TD_testbench_last.Load_Data, S_00000000010947f0;
    %join;
    %wait E_000000000103a820;
    %fork TD_testbench_last.nop, S_0000000001094df0;
    %join;
    %pushi/vec4 10, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103a820;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %fork TD_testbench_last.outputdata, S_0000000001094f70;
    %join;
    %pushi/vec4 10, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103a820;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0000000000fe2510;
T_13 ;
    %delay 6000, 0;
    %vpi_call 2 162 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000fe2510;
T_14 ;
    %vpi_call 2 167 "$dumpfile", "bench.vcd" {0 0 0};
    %vpi_call 2 168 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fe2510 {0 0 0};
    %vpi_call 2 169 "$display", "finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_last.v";
    "bench.v";
