

================================================================
== Vitis HLS Report for 'KAN'
================================================================
* Date:           Tue Sep  9 05:27:23 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KAN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.189 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  24.000 ns|  24.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_0_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_0" [KAN.cpp:14]   --->   Operation 10 'read' 'input_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i6 %input_0_read" [lut_0.cpp:5->KAN.cpp:14]   --->   Operation 11 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lut_0_0_0_addr = getelementptr i5 %lut_0_0_0, i64 0, i64 %zext_ln5" [lut_0.cpp:5->KAN.cpp:14]   --->   Operation 12 'getelementptr' 'lut_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.66ns)   --->   "%act_0_0_0 = load i6 %lut_0_0_0_addr" [lut_0.cpp:5->KAN.cpp:14]   --->   Operation 13 'load' 'act_0_0_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_1_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_1" [KAN.cpp:15]   --->   Operation 14 'read' 'input_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %input_1_read" [lut_0.cpp:25->KAN.cpp:15]   --->   Operation 15 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lut_0_1_0_addr = getelementptr i6 %lut_0_1_0, i64 0, i64 %zext_ln25" [lut_0.cpp:25->KAN.cpp:15]   --->   Operation 16 'getelementptr' 'lut_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.66ns)   --->   "%act_0_1_0 = load i6 %lut_0_1_0_addr" [lut_0.cpp:25->KAN.cpp:15]   --->   Operation 17 'load' 'act_0_1_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_2_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_2" [KAN.cpp:16]   --->   Operation 18 'read' 'input_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %input_2_read" [lut_0.cpp:45->KAN.cpp:16]   --->   Operation 19 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lut_0_2_0_addr = getelementptr i7 %lut_0_2_0, i64 0, i64 %zext_ln45" [lut_0.cpp:45->KAN.cpp:16]   --->   Operation 20 'getelementptr' 'lut_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.66ns)   --->   "%act_0_2_0 = load i6 %lut_0_2_0_addr" [lut_0.cpp:45->KAN.cpp:16]   --->   Operation 21 'load' 'act_0_2_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_3_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_3" [KAN.cpp:17]   --->   Operation 22 'read' 'input_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %input_3_read" [lut_0.cpp:65->KAN.cpp:17]   --->   Operation 23 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lut_0_3_0_addr = getelementptr i7 %lut_0_3_0, i64 0, i64 %zext_ln65" [lut_0.cpp:65->KAN.cpp:17]   --->   Operation 24 'getelementptr' 'lut_0_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.66ns)   --->   "%act_0_3_0 = load i6 %lut_0_3_0_addr" [lut_0.cpp:65->KAN.cpp:17]   --->   Operation 25 'load' 'act_0_3_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_4_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_4" [KAN.cpp:18]   --->   Operation 26 'read' 'input_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %input_4_read" [lut_0.cpp:85->KAN.cpp:18]   --->   Operation 27 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lut_0_4_0_addr = getelementptr i7 %lut_0_4_0, i64 0, i64 %zext_ln85" [lut_0.cpp:85->KAN.cpp:18]   --->   Operation 28 'getelementptr' 'lut_0_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.66ns)   --->   "%act_0_4_0 = load i6 %lut_0_4_0_addr" [lut_0.cpp:85->KAN.cpp:18]   --->   Operation 29 'load' 'act_0_4_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_5_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_5" [KAN.cpp:19]   --->   Operation 30 'read' 'input_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_6_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_6" [KAN.cpp:20]   --->   Operation 31 'read' 'input_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_7_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_7" [KAN.cpp:21]   --->   Operation 32 'read' 'input_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_8_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_8" [KAN.cpp:22]   --->   Operation 33 'read' 'input_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_9_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_9" [KAN.cpp:23]   --->   Operation 34 'read' 'input_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_10_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_10" [KAN.cpp:24]   --->   Operation 35 'read' 'input_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_11_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_11" [KAN.cpp:25]   --->   Operation 36 'read' 'input_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_12_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_12" [KAN.cpp:26]   --->   Operation 37 'read' 'input_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_13_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_13" [KAN.cpp:27]   --->   Operation 38 'read' 'input_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_14_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_14" [KAN.cpp:28]   --->   Operation 39 'read' 'input_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_15_read = read i6 @_ssdm_op_Read.ap_none.i6P0A, i6 %input_15" [KAN.cpp:29]   --->   Operation 40 'read' 'input_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lut_0_0_1_addr = getelementptr i7 %lut_0_0_1, i64 0, i64 %zext_ln5" [lut_0.cpp:10->KAN.cpp:33]   --->   Operation 41 'getelementptr' 'lut_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.66ns)   --->   "%act_0_0_1 = load i6 %lut_0_0_1_addr" [lut_0.cpp:10->KAN.cpp:33]   --->   Operation 42 'load' 'act_0_0_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lut_0_1_1_addr = getelementptr i6 %lut_0_1_1, i64 0, i64 %zext_ln25" [lut_0.cpp:30->KAN.cpp:34]   --->   Operation 43 'getelementptr' 'lut_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.66ns)   --->   "%act_0_1_1 = load i6 %lut_0_1_1_addr" [lut_0.cpp:30->KAN.cpp:34]   --->   Operation 44 'load' 'act_0_1_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lut_0_2_1_addr = getelementptr i8 %lut_0_2_1, i64 0, i64 %zext_ln45" [lut_0.cpp:50->KAN.cpp:35]   --->   Operation 45 'getelementptr' 'lut_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.66ns)   --->   "%act_0_2_1 = load i6 %lut_0_2_1_addr" [lut_0.cpp:50->KAN.cpp:35]   --->   Operation 46 'load' 'act_0_2_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lut_0_3_1_addr = getelementptr i8 %lut_0_3_1, i64 0, i64 %zext_ln65" [lut_0.cpp:70->KAN.cpp:36]   --->   Operation 47 'getelementptr' 'lut_0_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.66ns)   --->   "%act_0_3_1 = load i6 %lut_0_3_1_addr" [lut_0.cpp:70->KAN.cpp:36]   --->   Operation 48 'load' 'act_0_3_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%lut_0_4_1_addr = getelementptr i5 %lut_0_4_1, i64 0, i64 %zext_ln85" [lut_0.cpp:90->KAN.cpp:37]   --->   Operation 49 'getelementptr' 'lut_0_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.66ns)   --->   "%act_0_4_1 = load i6 %lut_0_4_1_addr" [lut_0.cpp:90->KAN.cpp:37]   --->   Operation 50 'load' 'act_0_4_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lut_0_0_2_addr = getelementptr i5 %lut_0_0_2, i64 0, i64 %zext_ln5" [lut_0.cpp:15->KAN.cpp:52]   --->   Operation 51 'getelementptr' 'lut_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.66ns)   --->   "%act_0_0_2 = load i6 %lut_0_0_2_addr" [lut_0.cpp:15->KAN.cpp:52]   --->   Operation 52 'load' 'act_0_0_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lut_0_1_2_addr = getelementptr i6 %lut_0_1_2, i64 0, i64 %zext_ln25" [lut_0.cpp:35->KAN.cpp:53]   --->   Operation 53 'getelementptr' 'lut_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.66ns)   --->   "%act_0_1_2 = load i6 %lut_0_1_2_addr" [lut_0.cpp:35->KAN.cpp:53]   --->   Operation 54 'load' 'act_0_1_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lut_0_2_2_addr = getelementptr i6 %lut_0_2_2, i64 0, i64 %zext_ln45" [lut_0.cpp:55->KAN.cpp:54]   --->   Operation 55 'getelementptr' 'lut_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.66ns)   --->   "%act_0_2_2 = load i6 %lut_0_2_2_addr" [lut_0.cpp:55->KAN.cpp:54]   --->   Operation 56 'load' 'act_0_2_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lut_0_3_2_addr = getelementptr i8 %lut_0_3_2, i64 0, i64 %zext_ln65" [lut_0.cpp:75->KAN.cpp:55]   --->   Operation 57 'getelementptr' 'lut_0_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.66ns)   --->   "%act_0_3_2 = load i6 %lut_0_3_2_addr" [lut_0.cpp:75->KAN.cpp:55]   --->   Operation 58 'load' 'act_0_3_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lut_0_4_2_addr = getelementptr i8 %lut_0_4_2, i64 0, i64 %zext_ln85" [lut_0.cpp:95->KAN.cpp:56]   --->   Operation 59 'getelementptr' 'lut_0_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.66ns)   --->   "%act_0_4_2 = load i6 %lut_0_4_2_addr" [lut_0.cpp:95->KAN.cpp:56]   --->   Operation 60 'load' 'act_0_4_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lut_0_0_3_addr = getelementptr i7 %lut_0_0_3, i64 0, i64 %zext_ln5" [lut_0.cpp:20->KAN.cpp:71]   --->   Operation 61 'getelementptr' 'lut_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.66ns)   --->   "%act_0_0_3 = load i6 %lut_0_0_3_addr" [lut_0.cpp:20->KAN.cpp:71]   --->   Operation 62 'load' 'act_0_0_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lut_0_1_3_addr = getelementptr i7 %lut_0_1_3, i64 0, i64 %zext_ln25" [lut_0.cpp:40->KAN.cpp:72]   --->   Operation 63 'getelementptr' 'lut_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.66ns)   --->   "%act_0_1_3 = load i6 %lut_0_1_3_addr" [lut_0.cpp:40->KAN.cpp:72]   --->   Operation 64 'load' 'act_0_1_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lut_0_2_3_addr = getelementptr i8 %lut_0_2_3, i64 0, i64 %zext_ln45" [lut_0.cpp:60->KAN.cpp:73]   --->   Operation 65 'getelementptr' 'lut_0_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.66ns)   --->   "%act_0_2_3 = load i6 %lut_0_2_3_addr" [lut_0.cpp:60->KAN.cpp:73]   --->   Operation 66 'load' 'act_0_2_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lut_0_3_3_addr = getelementptr i6 %lut_0_3_3, i64 0, i64 %zext_ln65" [lut_0.cpp:80->KAN.cpp:74]   --->   Operation 67 'getelementptr' 'lut_0_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.66ns)   --->   "%act_0_3_3 = load i6 %lut_0_3_3_addr" [lut_0.cpp:80->KAN.cpp:74]   --->   Operation 68 'load' 'act_0_3_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lut_0_4_3_addr = getelementptr i7 %lut_0_4_3, i64 0, i64 %zext_ln85" [lut_0.cpp:100->KAN.cpp:75]   --->   Operation 69 'getelementptr' 'lut_0_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.66ns)   --->   "%act_0_4_3 = load i6 %lut_0_4_3_addr" [lut_0.cpp:100->KAN.cpp:75]   --->   Operation 70 'load' 'act_0_4_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 71 [1/2] (0.66ns)   --->   "%act_0_0_0 = load i6 %lut_0_0_0_addr" [lut_0.cpp:5->KAN.cpp:14]   --->   Operation 71 'load' 'act_0_0_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 72 [1/2] (0.66ns)   --->   "%act_0_1_0 = load i6 %lut_0_1_0_addr" [lut_0.cpp:25->KAN.cpp:15]   --->   Operation 72 'load' 'act_0_1_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 73 [1/2] (0.66ns)   --->   "%act_0_2_0 = load i6 %lut_0_2_0_addr" [lut_0.cpp:45->KAN.cpp:16]   --->   Operation 73 'load' 'act_0_2_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 74 [1/2] (0.66ns)   --->   "%act_0_3_0 = load i6 %lut_0_3_0_addr" [lut_0.cpp:65->KAN.cpp:17]   --->   Operation 74 'load' 'act_0_3_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 75 [1/2] (0.66ns)   --->   "%act_0_4_0 = load i6 %lut_0_4_0_addr" [lut_0.cpp:85->KAN.cpp:18]   --->   Operation 75 'load' 'act_0_4_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i6 %input_5_read" [lut_0.cpp:105->KAN.cpp:19]   --->   Operation 76 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lut_0_5_0_addr = getelementptr i7 %lut_0_5_0, i64 0, i64 %zext_ln105" [lut_0.cpp:105->KAN.cpp:19]   --->   Operation 77 'getelementptr' 'lut_0_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.66ns)   --->   "%act_0_5_0 = load i6 %lut_0_5_0_addr" [lut_0.cpp:105->KAN.cpp:19]   --->   Operation 78 'load' 'act_0_5_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %input_6_read" [lut_0.cpp:125->KAN.cpp:20]   --->   Operation 79 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%lut_0_6_0_addr = getelementptr i6 %lut_0_6_0, i64 0, i64 %zext_ln125" [lut_0.cpp:125->KAN.cpp:20]   --->   Operation 80 'getelementptr' 'lut_0_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.66ns)   --->   "%act_0_6_0 = load i6 %lut_0_6_0_addr" [lut_0.cpp:125->KAN.cpp:20]   --->   Operation 81 'load' 'act_0_6_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %input_7_read" [lut_0.cpp:145->KAN.cpp:21]   --->   Operation 82 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%lut_0_7_0_addr = getelementptr i3 %lut_0_7_0, i64 0, i64 %zext_ln145" [lut_0.cpp:145->KAN.cpp:21]   --->   Operation 83 'getelementptr' 'lut_0_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (0.65ns)   --->   "%act_0_7_0 = load i6 %lut_0_7_0_addr" [lut_0.cpp:145->KAN.cpp:21]   --->   Operation 84 'load' 'act_0_7_0' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i6 %input_8_read" [lut_0.cpp:165->KAN.cpp:22]   --->   Operation 85 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lut_0_8_0_addr = getelementptr i6 %lut_0_8_0, i64 0, i64 %zext_ln165" [lut_0.cpp:165->KAN.cpp:22]   --->   Operation 86 'getelementptr' 'lut_0_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.66ns)   --->   "%act_0_8_0 = load i6 %lut_0_8_0_addr" [lut_0.cpp:165->KAN.cpp:22]   --->   Operation 87 'load' 'act_0_8_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %act_0_0_0" [KAN.cpp:30]   --->   Operation 88 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i6 %act_0_1_0" [KAN.cpp:30]   --->   Operation 89 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %sext_ln30_1, i7 %sext_ln30" [KAN.cpp:30]   --->   Operation 90 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (0.66ns)   --->   "%act_0_0_1 = load i6 %lut_0_0_1_addr" [lut_0.cpp:10->KAN.cpp:33]   --->   Operation 91 'load' 'act_0_0_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 92 [1/2] (0.66ns)   --->   "%act_0_1_1 = load i6 %lut_0_1_1_addr" [lut_0.cpp:30->KAN.cpp:34]   --->   Operation 92 'load' 'act_0_1_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 93 [1/2] (0.66ns)   --->   "%act_0_2_1 = load i6 %lut_0_2_1_addr" [lut_0.cpp:50->KAN.cpp:35]   --->   Operation 93 'load' 'act_0_2_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 94 [1/2] (0.66ns)   --->   "%act_0_3_1 = load i6 %lut_0_3_1_addr" [lut_0.cpp:70->KAN.cpp:36]   --->   Operation 94 'load' 'act_0_3_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 95 [1/2] (0.66ns)   --->   "%act_0_4_1 = load i6 %lut_0_4_1_addr" [lut_0.cpp:90->KAN.cpp:37]   --->   Operation 95 'load' 'act_0_4_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%lut_0_5_1_addr = getelementptr i4 %lut_0_5_1, i64 0, i64 %zext_ln105" [lut_0.cpp:110->KAN.cpp:38]   --->   Operation 96 'getelementptr' 'lut_0_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.65ns)   --->   "%act_0_5_1 = load i6 %lut_0_5_1_addr" [lut_0.cpp:110->KAN.cpp:38]   --->   Operation 97 'load' 'act_0_5_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%lut_0_6_1_addr = getelementptr i4 %lut_0_6_1, i64 0, i64 %zext_ln125" [lut_0.cpp:130->KAN.cpp:39]   --->   Operation 98 'getelementptr' 'lut_0_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.65ns)   --->   "%act_0_6_1 = load i6 %lut_0_6_1_addr" [lut_0.cpp:130->KAN.cpp:39]   --->   Operation 99 'load' 'act_0_6_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%lut_0_7_1_addr = getelementptr i5 %lut_0_7_1, i64 0, i64 %zext_ln145" [lut_0.cpp:150->KAN.cpp:40]   --->   Operation 100 'getelementptr' 'lut_0_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.66ns)   --->   "%act_0_7_1 = load i6 %lut_0_7_1_addr" [lut_0.cpp:150->KAN.cpp:40]   --->   Operation 101 'load' 'act_0_7_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%lut_0_8_1_addr = getelementptr i4 %lut_0_8_1, i64 0, i64 %zext_ln165" [lut_0.cpp:170->KAN.cpp:41]   --->   Operation 102 'getelementptr' 'lut_0_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.65ns)   --->   "%act_0_8_1 = load i6 %lut_0_8_1_addr" [lut_0.cpp:170->KAN.cpp:41]   --->   Operation 103 'load' 'act_0_8_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i6 %act_0_1_1" [KAN.cpp:49]   --->   Operation 104 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln49 = add i7 %sext_ln49, i7 %act_0_0_1" [KAN.cpp:49]   --->   Operation 105 'add' 'add_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i7 %add_ln49" [KAN.cpp:49]   --->   Operation 106 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i8 %act_0_2_1" [KAN.cpp:49]   --->   Operation 107 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln49_1 = add i9 %sext_ln49_1, i9 %sext_ln49_2" [KAN.cpp:49]   --->   Operation 108 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] (0.66ns)   --->   "%act_0_0_2 = load i6 %lut_0_0_2_addr" [lut_0.cpp:15->KAN.cpp:52]   --->   Operation 109 'load' 'act_0_0_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 110 [1/2] (0.66ns)   --->   "%act_0_1_2 = load i6 %lut_0_1_2_addr" [lut_0.cpp:35->KAN.cpp:53]   --->   Operation 110 'load' 'act_0_1_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 111 [1/2] (0.66ns)   --->   "%act_0_2_2 = load i6 %lut_0_2_2_addr" [lut_0.cpp:55->KAN.cpp:54]   --->   Operation 111 'load' 'act_0_2_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 112 [1/2] (0.66ns)   --->   "%act_0_3_2 = load i6 %lut_0_3_2_addr" [lut_0.cpp:75->KAN.cpp:55]   --->   Operation 112 'load' 'act_0_3_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 113 [1/2] (0.66ns)   --->   "%act_0_4_2 = load i6 %lut_0_4_2_addr" [lut_0.cpp:95->KAN.cpp:56]   --->   Operation 113 'load' 'act_0_4_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%lut_0_5_2_addr = getelementptr i5 %lut_0_5_2, i64 0, i64 %zext_ln105" [lut_0.cpp:115->KAN.cpp:57]   --->   Operation 114 'getelementptr' 'lut_0_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (0.66ns)   --->   "%act_0_5_2 = load i6 %lut_0_5_2_addr" [lut_0.cpp:115->KAN.cpp:57]   --->   Operation 115 'load' 'act_0_5_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%lut_0_6_2_addr = getelementptr i6 %lut_0_6_2, i64 0, i64 %zext_ln125" [lut_0.cpp:135->KAN.cpp:58]   --->   Operation 116 'getelementptr' 'lut_0_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (0.66ns)   --->   "%act_0_6_2 = load i6 %lut_0_6_2_addr" [lut_0.cpp:135->KAN.cpp:58]   --->   Operation 117 'load' 'act_0_6_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%lut_0_7_2_addr = getelementptr i6 %lut_0_7_2, i64 0, i64 %zext_ln145" [lut_0.cpp:155->KAN.cpp:59]   --->   Operation 118 'getelementptr' 'lut_0_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (0.66ns)   --->   "%act_0_7_2 = load i6 %lut_0_7_2_addr" [lut_0.cpp:155->KAN.cpp:59]   --->   Operation 119 'load' 'act_0_7_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lut_0_8_2_addr = getelementptr i1 %lut_0_8_2, i64 0, i64 %zext_ln165" [lut_0.cpp:175->KAN.cpp:60]   --->   Operation 120 'getelementptr' 'lut_0_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.63ns)   --->   "%act_0_8_2 = load i6 %lut_0_8_2_addr" [lut_0.cpp:175->KAN.cpp:60]   --->   Operation 121 'load' 'act_0_8_2' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i5 %act_0_0_2" [KAN.cpp:68]   --->   Operation 122 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln68 = add i6 %act_0_1_2, i6 %sext_ln68" [KAN.cpp:68]   --->   Operation 123 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i6 %add_ln68" [KAN.cpp:68]   --->   Operation 124 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i6 %act_0_2_2" [KAN.cpp:68]   --->   Operation 125 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln68_1 = add i7 %sext_ln68_1, i7 %sext_ln68_2" [KAN.cpp:68]   --->   Operation 126 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.66ns)   --->   "%act_0_0_3 = load i6 %lut_0_0_3_addr" [lut_0.cpp:20->KAN.cpp:71]   --->   Operation 127 'load' 'act_0_0_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 128 [1/2] (0.66ns)   --->   "%act_0_1_3 = load i6 %lut_0_1_3_addr" [lut_0.cpp:40->KAN.cpp:72]   --->   Operation 128 'load' 'act_0_1_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 129 [1/2] (0.66ns)   --->   "%act_0_2_3 = load i6 %lut_0_2_3_addr" [lut_0.cpp:60->KAN.cpp:73]   --->   Operation 129 'load' 'act_0_2_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_2 : Operation 130 [1/2] (0.66ns)   --->   "%act_0_3_3 = load i6 %lut_0_3_3_addr" [lut_0.cpp:80->KAN.cpp:74]   --->   Operation 130 'load' 'act_0_3_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 131 [1/2] (0.66ns)   --->   "%act_0_4_3 = load i6 %lut_0_4_3_addr" [lut_0.cpp:100->KAN.cpp:75]   --->   Operation 131 'load' 'act_0_4_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%lut_0_5_3_addr = getelementptr i7 %lut_0_5_3, i64 0, i64 %zext_ln105" [lut_0.cpp:120->KAN.cpp:76]   --->   Operation 132 'getelementptr' 'lut_0_5_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (0.66ns)   --->   "%act_0_5_3 = load i6 %lut_0_5_3_addr" [lut_0.cpp:120->KAN.cpp:76]   --->   Operation 133 'load' 'act_0_5_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%lut_0_6_3_addr = getelementptr i6 %lut_0_6_3, i64 0, i64 %zext_ln125" [lut_0.cpp:140->KAN.cpp:77]   --->   Operation 134 'getelementptr' 'lut_0_6_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (0.66ns)   --->   "%act_0_6_3 = load i6 %lut_0_6_3_addr" [lut_0.cpp:140->KAN.cpp:77]   --->   Operation 135 'load' 'act_0_6_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%lut_0_7_3_addr = getelementptr i6 %lut_0_7_3, i64 0, i64 %zext_ln145" [lut_0.cpp:160->KAN.cpp:78]   --->   Operation 136 'getelementptr' 'lut_0_7_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (0.66ns)   --->   "%act_0_7_3 = load i6 %lut_0_7_3_addr" [lut_0.cpp:160->KAN.cpp:78]   --->   Operation 137 'load' 'act_0_7_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%lut_0_8_3_addr = getelementptr i3 %lut_0_8_3, i64 0, i64 %zext_ln165" [lut_0.cpp:180->KAN.cpp:79]   --->   Operation 138 'getelementptr' 'lut_0_8_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (0.65ns)   --->   "%act_0_8_3 = load i6 %lut_0_8_3_addr" [lut_0.cpp:180->KAN.cpp:79]   --->   Operation 139 'load' 'act_0_8_3' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i7 %act_0_0_3" [KAN.cpp:87]   --->   Operation 140 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i7 %act_0_1_3" [KAN.cpp:87]   --->   Operation 141 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i8 %sext_ln87_1, i8 %sext_ln87" [KAN.cpp:87]   --->   Operation 142 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 143 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i8 %add_ln87, i8 %act_0_2_3" [KAN.cpp:87]   --->   Operation 143 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 144 [1/2] (0.66ns)   --->   "%act_0_5_0 = load i6 %lut_0_5_0_addr" [lut_0.cpp:105->KAN.cpp:19]   --->   Operation 144 'load' 'act_0_5_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 145 [1/2] (0.66ns)   --->   "%act_0_6_0 = load i6 %lut_0_6_0_addr" [lut_0.cpp:125->KAN.cpp:20]   --->   Operation 145 'load' 'act_0_6_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 146 [1/2] (0.65ns)   --->   "%act_0_7_0 = load i6 %lut_0_7_0_addr" [lut_0.cpp:145->KAN.cpp:21]   --->   Operation 146 'load' 'act_0_7_0' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_3 : Operation 147 [1/2] (0.66ns)   --->   "%act_0_8_0 = load i6 %lut_0_8_0_addr" [lut_0.cpp:165->KAN.cpp:22]   --->   Operation 147 'load' 'act_0_8_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i6 %input_9_read" [lut_0.cpp:185->KAN.cpp:23]   --->   Operation 148 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%lut_0_9_0_addr = getelementptr i6 %lut_0_9_0, i64 0, i64 %zext_ln185" [lut_0.cpp:185->KAN.cpp:23]   --->   Operation 149 'getelementptr' 'lut_0_9_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (0.66ns)   --->   "%act_0_9_0 = load i6 %lut_0_9_0_addr" [lut_0.cpp:185->KAN.cpp:23]   --->   Operation 150 'load' 'act_0_9_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i6 %input_10_read" [lut_0.cpp:205->KAN.cpp:24]   --->   Operation 151 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%lut_0_10_0_addr = getelementptr i6 %lut_0_10_0, i64 0, i64 %zext_ln205" [lut_0.cpp:205->KAN.cpp:24]   --->   Operation 152 'getelementptr' 'lut_0_10_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (0.66ns)   --->   "%act_0_10_0 = load i6 %lut_0_10_0_addr" [lut_0.cpp:205->KAN.cpp:24]   --->   Operation 153 'load' 'act_0_10_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i7 %add_ln30" [KAN.cpp:30]   --->   Operation 154 'sext' 'sext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i7 %act_0_2_0" [KAN.cpp:30]   --->   Operation 155 'sext' 'sext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_1 = add i8 %sext_ln30_2, i8 %sext_ln30_3" [KAN.cpp:30]   --->   Operation 156 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i7 %act_0_3_0" [KAN.cpp:30]   --->   Operation 157 'sext' 'sext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i8 %add_ln30_1, i8 %sext_ln30_4" [KAN.cpp:30]   --->   Operation 158 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i8 %add_ln30_2" [KAN.cpp:30]   --->   Operation 159 'sext' 'sext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i7 %act_0_4_0" [KAN.cpp:30]   --->   Operation 160 'sext' 'sext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln30_3 = add i9 %sext_ln30_5, i9 %sext_ln30_6" [KAN.cpp:30]   --->   Operation 161 'add' 'add_ln30_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/2] (0.65ns)   --->   "%act_0_5_1 = load i6 %lut_0_5_1_addr" [lut_0.cpp:110->KAN.cpp:38]   --->   Operation 162 'load' 'act_0_5_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_3 : Operation 163 [1/2] (0.65ns)   --->   "%act_0_6_1 = load i6 %lut_0_6_1_addr" [lut_0.cpp:130->KAN.cpp:39]   --->   Operation 163 'load' 'act_0_6_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_3 : Operation 164 [1/2] (0.66ns)   --->   "%act_0_7_1 = load i6 %lut_0_7_1_addr" [lut_0.cpp:150->KAN.cpp:40]   --->   Operation 164 'load' 'act_0_7_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_3 : Operation 165 [1/2] (0.65ns)   --->   "%act_0_8_1 = load i6 %lut_0_8_1_addr" [lut_0.cpp:170->KAN.cpp:41]   --->   Operation 165 'load' 'act_0_8_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%lut_0_9_1_addr = getelementptr i3 %lut_0_9_1, i64 0, i64 %zext_ln185" [lut_0.cpp:190->KAN.cpp:42]   --->   Operation 166 'getelementptr' 'lut_0_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (0.65ns)   --->   "%act_0_9_1 = load i6 %lut_0_9_1_addr" [lut_0.cpp:190->KAN.cpp:42]   --->   Operation 167 'load' 'act_0_9_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%lut_0_10_1_addr = getelementptr i7 %lut_0_10_1, i64 0, i64 %zext_ln205" [lut_0.cpp:210->KAN.cpp:43]   --->   Operation 168 'getelementptr' 'lut_0_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (0.66ns)   --->   "%act_0_10_1 = load i6 %lut_0_10_1_addr" [lut_0.cpp:210->KAN.cpp:43]   --->   Operation 169 'load' 'act_0_10_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i9 %add_ln49_1" [KAN.cpp:49]   --->   Operation 170 'sext' 'sext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln49_4 = sext i8 %act_0_3_1" [KAN.cpp:49]   --->   Operation 171 'sext' 'sext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_2 = add i10 %sext_ln49_3, i10 %sext_ln49_4" [KAN.cpp:49]   --->   Operation 172 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln49_5 = sext i5 %act_0_4_1" [KAN.cpp:49]   --->   Operation 173 'sext' 'sext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_3 = add i10 %add_ln49_2, i10 %sext_ln49_5" [KAN.cpp:49]   --->   Operation 174 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln49_6 = sext i4 %act_0_5_1" [KAN.cpp:49]   --->   Operation 175 'sext' 'sext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_4 = add i10 %add_ln49_3, i10 %sext_ln49_6" [KAN.cpp:49]   --->   Operation 176 'add' 'add_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln49_7 = sext i4 %act_0_6_1" [KAN.cpp:49]   --->   Operation 177 'sext' 'sext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_5 = add i10 %add_ln49_4, i10 %sext_ln49_7" [KAN.cpp:49]   --->   Operation 178 'add' 'add_ln49_5' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/2] (0.66ns)   --->   "%act_0_5_2 = load i6 %lut_0_5_2_addr" [lut_0.cpp:115->KAN.cpp:57]   --->   Operation 179 'load' 'act_0_5_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_3 : Operation 180 [1/2] (0.66ns)   --->   "%act_0_6_2 = load i6 %lut_0_6_2_addr" [lut_0.cpp:135->KAN.cpp:58]   --->   Operation 180 'load' 'act_0_6_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 181 [1/2] (0.66ns)   --->   "%act_0_7_2 = load i6 %lut_0_7_2_addr" [lut_0.cpp:155->KAN.cpp:59]   --->   Operation 181 'load' 'act_0_7_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 182 [1/2] (0.63ns)   --->   "%act_0_8_2 = load i6 %lut_0_8_2_addr" [lut_0.cpp:175->KAN.cpp:60]   --->   Operation 182 'load' 'act_0_8_2' <Predicate = true> <Delay = 0.63> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%lut_0_9_2_addr = getelementptr i5 %lut_0_9_2, i64 0, i64 %zext_ln185" [lut_0.cpp:195->KAN.cpp:61]   --->   Operation 183 'getelementptr' 'lut_0_9_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (0.66ns)   --->   "%act_0_9_2 = load i6 %lut_0_9_2_addr" [lut_0.cpp:195->KAN.cpp:61]   --->   Operation 184 'load' 'act_0_9_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%lut_0_10_2_addr = getelementptr i7 %lut_0_10_2, i64 0, i64 %zext_ln205" [lut_0.cpp:215->KAN.cpp:62]   --->   Operation 185 'getelementptr' 'lut_0_10_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (0.66ns)   --->   "%act_0_10_2 = load i6 %lut_0_10_2_addr" [lut_0.cpp:215->KAN.cpp:62]   --->   Operation 186 'load' 'act_0_10_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i7 %add_ln68_1" [KAN.cpp:68]   --->   Operation 187 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i8 %act_0_3_2" [KAN.cpp:68]   --->   Operation 188 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.70ns)   --->   "%add_ln68_2 = add i9 %sext_ln68_3, i9 %sext_ln68_4" [KAN.cpp:68]   --->   Operation 189 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i8 %act_0_4_2" [KAN.cpp:68]   --->   Operation 190 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_3 = add i9 %add_ln68_2, i9 %sext_ln68_5" [KAN.cpp:68]   --->   Operation 191 'add' 'add_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i5 %act_0_5_2" [KAN.cpp:68]   --->   Operation 192 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln68_4 = add i9 %add_ln68_3, i9 %sext_ln68_6" [KAN.cpp:68]   --->   Operation 193 'add' 'add_ln68_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/2] (0.66ns)   --->   "%act_0_5_3 = load i6 %lut_0_5_3_addr" [lut_0.cpp:120->KAN.cpp:76]   --->   Operation 194 'load' 'act_0_5_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 195 [1/2] (0.66ns)   --->   "%act_0_6_3 = load i6 %lut_0_6_3_addr" [lut_0.cpp:140->KAN.cpp:77]   --->   Operation 195 'load' 'act_0_6_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 196 [1/2] (0.66ns)   --->   "%act_0_7_3 = load i6 %lut_0_7_3_addr" [lut_0.cpp:160->KAN.cpp:78]   --->   Operation 196 'load' 'act_0_7_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 197 [1/2] (0.65ns)   --->   "%act_0_8_3 = load i6 %lut_0_8_3_addr" [lut_0.cpp:180->KAN.cpp:79]   --->   Operation 197 'load' 'act_0_8_3' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%lut_0_9_3_addr = getelementptr i6 %lut_0_9_3, i64 0, i64 %zext_ln185" [lut_0.cpp:200->KAN.cpp:80]   --->   Operation 198 'getelementptr' 'lut_0_9_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [2/2] (0.66ns)   --->   "%act_0_9_3 = load i6 %lut_0_9_3_addr" [lut_0.cpp:200->KAN.cpp:80]   --->   Operation 199 'load' 'act_0_9_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%lut_0_10_3_addr = getelementptr i7 %lut_0_10_3, i64 0, i64 %zext_ln205" [lut_0.cpp:220->KAN.cpp:81]   --->   Operation 200 'getelementptr' 'lut_0_10_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (0.66ns)   --->   "%act_0_10_3 = load i6 %lut_0_10_3_addr" [lut_0.cpp:220->KAN.cpp:81]   --->   Operation 201 'load' 'act_0_10_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i8 %add_ln87_1" [KAN.cpp:87]   --->   Operation 202 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i6 %act_0_3_3" [KAN.cpp:87]   --->   Operation 203 'sext' 'sext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_2 = add i9 %sext_ln87_2, i9 %sext_ln87_3" [KAN.cpp:87]   --->   Operation 204 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i7 %act_0_4_3" [KAN.cpp:87]   --->   Operation 205 'sext' 'sext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_3 = add i9 %add_ln87_2, i9 %sext_ln87_4" [KAN.cpp:87]   --->   Operation 206 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i7 %act_0_5_3" [KAN.cpp:87]   --->   Operation 207 'sext' 'sext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i9 %add_ln87_3, i9 %sext_ln87_5" [KAN.cpp:87]   --->   Operation 208 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln87_6 = sext i6 %act_0_6_3" [KAN.cpp:87]   --->   Operation 209 'sext' 'sext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_5 = add i9 %add_ln87_4, i9 %sext_ln87_6" [KAN.cpp:87]   --->   Operation 210 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.63>
ST_4 : Operation 211 [1/2] (0.66ns)   --->   "%act_0_9_0 = load i6 %lut_0_9_0_addr" [lut_0.cpp:185->KAN.cpp:23]   --->   Operation 211 'load' 'act_0_9_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_4 : Operation 212 [1/2] (0.66ns)   --->   "%act_0_10_0 = load i6 %lut_0_10_0_addr" [lut_0.cpp:205->KAN.cpp:24]   --->   Operation 212 'load' 'act_0_10_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i6 %input_11_read" [lut_0.cpp:225->KAN.cpp:25]   --->   Operation 213 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%lut_0_11_0_addr = getelementptr i7 %lut_0_11_0, i64 0, i64 %zext_ln225" [lut_0.cpp:225->KAN.cpp:25]   --->   Operation 214 'getelementptr' 'lut_0_11_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [2/2] (0.66ns)   --->   "%act_0_11_0 = load i6 %lut_0_11_0_addr" [lut_0.cpp:225->KAN.cpp:25]   --->   Operation 215 'load' 'act_0_11_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i6 %input_12_read" [lut_0.cpp:245->KAN.cpp:26]   --->   Operation 216 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%lut_0_12_0_addr = getelementptr i8 %lut_0_12_0, i64 0, i64 %zext_ln245" [lut_0.cpp:245->KAN.cpp:26]   --->   Operation 217 'getelementptr' 'lut_0_12_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [2/2] (0.66ns)   --->   "%act_0_12_0 = load i6 %lut_0_12_0_addr" [lut_0.cpp:245->KAN.cpp:26]   --->   Operation 218 'load' 'act_0_12_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i7 %act_0_5_0" [KAN.cpp:30]   --->   Operation 219 'sext' 'sext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_4 = add i9 %add_ln30_3, i9 %sext_ln30_7" [KAN.cpp:30]   --->   Operation 220 'add' 'add_ln30_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i6 %act_0_6_0" [KAN.cpp:30]   --->   Operation 221 'sext' 'sext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln30_5 = add i9 %add_ln30_4, i9 %sext_ln30_8" [KAN.cpp:30]   --->   Operation 222 'add' 'add_ln30_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i3 %act_0_7_0" [KAN.cpp:30]   --->   Operation 223 'sext' 'sext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_6 = add i9 %add_ln30_5, i9 %sext_ln30_9" [KAN.cpp:30]   --->   Operation 224 'add' 'add_ln30_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i6 %act_0_8_0" [KAN.cpp:30]   --->   Operation 225 'sext' 'sext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln30_7 = add i9 %add_ln30_6, i9 %sext_ln30_10" [KAN.cpp:30]   --->   Operation 226 'add' 'add_ln30_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/2] (0.65ns)   --->   "%act_0_9_1 = load i6 %lut_0_9_1_addr" [lut_0.cpp:190->KAN.cpp:42]   --->   Operation 227 'load' 'act_0_9_1' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_4 : Operation 228 [1/2] (0.66ns)   --->   "%act_0_10_1 = load i6 %lut_0_10_1_addr" [lut_0.cpp:210->KAN.cpp:43]   --->   Operation 228 'load' 'act_0_10_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%lut_0_11_1_addr = getelementptr i6 %lut_0_11_1, i64 0, i64 %zext_ln225" [lut_0.cpp:230->KAN.cpp:44]   --->   Operation 229 'getelementptr' 'lut_0_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [2/2] (0.66ns)   --->   "%act_0_11_1 = load i6 %lut_0_11_1_addr" [lut_0.cpp:230->KAN.cpp:44]   --->   Operation 230 'load' 'act_0_11_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%lut_0_12_1_addr = getelementptr i5 %lut_0_12_1, i64 0, i64 %zext_ln245" [lut_0.cpp:250->KAN.cpp:45]   --->   Operation 231 'getelementptr' 'lut_0_12_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [2/2] (0.66ns)   --->   "%act_0_12_1 = load i6 %lut_0_12_1_addr" [lut_0.cpp:250->KAN.cpp:45]   --->   Operation 232 'load' 'act_0_12_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln49_8 = sext i5 %act_0_7_1" [KAN.cpp:49]   --->   Operation 233 'sext' 'sext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_6 = add i10 %add_ln49_5, i10 %sext_ln49_8" [KAN.cpp:49]   --->   Operation 234 'add' 'add_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln49_9 = sext i4 %act_0_8_1" [KAN.cpp:49]   --->   Operation 235 'sext' 'sext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_7 = add i10 %add_ln49_6, i10 %sext_ln49_9" [KAN.cpp:49]   --->   Operation 236 'add' 'add_ln49_7' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln49_10 = sext i3 %act_0_9_1" [KAN.cpp:49]   --->   Operation 237 'sext' 'sext_ln49_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_8 = add i10 %add_ln49_7, i10 %sext_ln49_10" [KAN.cpp:49]   --->   Operation 238 'add' 'add_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln49_11 = sext i7 %act_0_10_1" [KAN.cpp:49]   --->   Operation 239 'sext' 'sext_ln49_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_9 = add i10 %add_ln49_8, i10 %sext_ln49_11" [KAN.cpp:49]   --->   Operation 240 'add' 'add_ln49_9' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/2] (0.66ns)   --->   "%act_0_9_2 = load i6 %lut_0_9_2_addr" [lut_0.cpp:195->KAN.cpp:61]   --->   Operation 241 'load' 'act_0_9_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_4 : Operation 242 [1/2] (0.66ns)   --->   "%act_0_10_2 = load i6 %lut_0_10_2_addr" [lut_0.cpp:215->KAN.cpp:62]   --->   Operation 242 'load' 'act_0_10_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%lut_0_11_2_addr = getelementptr i6 %lut_0_11_2, i64 0, i64 %zext_ln225" [lut_0.cpp:235->KAN.cpp:63]   --->   Operation 243 'getelementptr' 'lut_0_11_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [2/2] (0.66ns)   --->   "%act_0_11_2 = load i6 %lut_0_11_2_addr" [lut_0.cpp:235->KAN.cpp:63]   --->   Operation 244 'load' 'act_0_11_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%lut_0_12_2_addr = getelementptr i4 %lut_0_12_2, i64 0, i64 %zext_ln245" [lut_0.cpp:255->KAN.cpp:64]   --->   Operation 245 'getelementptr' 'lut_0_12_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [2/2] (0.65ns)   --->   "%act_0_12_2 = load i6 %lut_0_12_2_addr" [lut_0.cpp:255->KAN.cpp:64]   --->   Operation 246 'load' 'act_0_12_2' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i6 %act_0_6_2" [KAN.cpp:68]   --->   Operation 247 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_5 = add i9 %add_ln68_4, i9 %sext_ln68_7" [KAN.cpp:68]   --->   Operation 248 'add' 'add_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i6 %act_0_7_2" [KAN.cpp:68]   --->   Operation 249 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln68_6 = add i9 %add_ln68_5, i9 %sext_ln68_8" [KAN.cpp:68]   --->   Operation 250 'add' 'add_ln68_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i1 %act_0_8_2" [KAN.cpp:68]   --->   Operation 251 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_7 = add i9 %add_ln68_6, i9 %zext_ln68" [KAN.cpp:68]   --->   Operation 252 'add' 'add_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i5 %act_0_9_2" [KAN.cpp:68]   --->   Operation 253 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln68_8 = add i9 %add_ln68_7, i9 %sext_ln68_9" [KAN.cpp:68]   --->   Operation 254 'add' 'add_ln68_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 255 [1/2] (0.66ns)   --->   "%act_0_9_3 = load i6 %lut_0_9_3_addr" [lut_0.cpp:200->KAN.cpp:80]   --->   Operation 255 'load' 'act_0_9_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_4 : Operation 256 [1/2] (0.66ns)   --->   "%act_0_10_3 = load i6 %lut_0_10_3_addr" [lut_0.cpp:220->KAN.cpp:81]   --->   Operation 256 'load' 'act_0_10_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%lut_0_11_3_addr = getelementptr i5 %lut_0_11_3, i64 0, i64 %zext_ln225" [lut_0.cpp:240->KAN.cpp:82]   --->   Operation 257 'getelementptr' 'lut_0_11_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [2/2] (0.66ns)   --->   "%act_0_11_3 = load i6 %lut_0_11_3_addr" [lut_0.cpp:240->KAN.cpp:82]   --->   Operation 258 'load' 'act_0_11_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%lut_0_12_3_addr = getelementptr i5 %lut_0_12_3, i64 0, i64 %zext_ln245" [lut_0.cpp:260->KAN.cpp:83]   --->   Operation 259 'getelementptr' 'lut_0_12_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [2/2] (0.66ns)   --->   "%act_0_12_3 = load i6 %lut_0_12_3_addr" [lut_0.cpp:260->KAN.cpp:83]   --->   Operation 260 'load' 'act_0_12_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln87_7 = sext i6 %act_0_7_3" [KAN.cpp:87]   --->   Operation 261 'sext' 'sext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_6 = add i9 %add_ln87_5, i9 %sext_ln87_7" [KAN.cpp:87]   --->   Operation 262 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln87_8 = sext i3 %act_0_8_3" [KAN.cpp:87]   --->   Operation 263 'sext' 'sext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_7 = add i9 %add_ln87_6, i9 %sext_ln87_8" [KAN.cpp:87]   --->   Operation 264 'add' 'add_ln87_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln87_9 = sext i9 %add_ln87_7" [KAN.cpp:87]   --->   Operation 265 'sext' 'sext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln87_10 = sext i6 %act_0_9_3" [KAN.cpp:87]   --->   Operation 266 'sext' 'sext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_8 = add i10 %sext_ln87_9, i10 %sext_ln87_10" [KAN.cpp:87]   --->   Operation 267 'add' 'add_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln87_11 = sext i7 %act_0_10_3" [KAN.cpp:87]   --->   Operation 268 'sext' 'sext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln87_9 = add i10 %add_ln87_8, i10 %sext_ln87_11" [KAN.cpp:87]   --->   Operation 269 'add' 'add_ln87_9' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 270 [1/2] (0.66ns)   --->   "%act_0_11_0 = load i6 %lut_0_11_0_addr" [lut_0.cpp:225->KAN.cpp:25]   --->   Operation 270 'load' 'act_0_11_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 64> <ROM>
ST_5 : Operation 271 [1/2] (0.66ns)   --->   "%act_0_12_0 = load i6 %lut_0_12_0_addr" [lut_0.cpp:245->KAN.cpp:26]   --->   Operation 271 'load' 'act_0_12_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i6 %input_13_read" [lut_0.cpp:265->KAN.cpp:27]   --->   Operation 272 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%lut_0_13_0_addr = getelementptr i5 %lut_0_13_0, i64 0, i64 %zext_ln265" [lut_0.cpp:265->KAN.cpp:27]   --->   Operation 273 'getelementptr' 'lut_0_13_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [2/2] (0.66ns)   --->   "%act_0_13_0 = load i6 %lut_0_13_0_addr" [lut_0.cpp:265->KAN.cpp:27]   --->   Operation 274 'load' 'act_0_13_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i6 %input_14_read" [lut_0.cpp:285->KAN.cpp:28]   --->   Operation 275 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%lut_0_14_0_addr = getelementptr i8 %lut_0_14_0, i64 0, i64 %zext_ln285" [lut_0.cpp:285->KAN.cpp:28]   --->   Operation 276 'getelementptr' 'lut_0_14_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [2/2] (0.66ns)   --->   "%act_0_14_0 = load i6 %lut_0_14_0_addr" [lut_0.cpp:285->KAN.cpp:28]   --->   Operation 277 'load' 'act_0_14_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i6 %input_15_read" [lut_0.cpp:305->KAN.cpp:29]   --->   Operation 278 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%lut_0_15_0_addr = getelementptr i8 %lut_0_15_0, i64 0, i64 %zext_ln305" [lut_0.cpp:305->KAN.cpp:29]   --->   Operation 279 'getelementptr' 'lut_0_15_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [2/2] (0.66ns)   --->   "%act_0_15_0 = load i6 %lut_0_15_0_addr" [lut_0.cpp:305->KAN.cpp:29]   --->   Operation 280 'load' 'act_0_15_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln30_11 = sext i6 %act_0_9_0" [KAN.cpp:30]   --->   Operation 281 'sext' 'sext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_8 = add i9 %add_ln30_7, i9 %sext_ln30_11" [KAN.cpp:30]   --->   Operation 282 'add' 'add_ln30_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln30_12 = sext i6 %act_0_10_0" [KAN.cpp:30]   --->   Operation 283 'sext' 'sext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln30_9 = add i9 %add_ln30_8, i9 %sext_ln30_12" [KAN.cpp:30]   --->   Operation 284 'add' 'add_ln30_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln30_13 = sext i9 %add_ln30_9" [KAN.cpp:30]   --->   Operation 285 'sext' 'sext_ln30_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln30_14 = sext i7 %act_0_11_0" [KAN.cpp:30]   --->   Operation 286 'sext' 'sext_ln30_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_10 = add i10 %sext_ln30_13, i10 %sext_ln30_14" [KAN.cpp:30]   --->   Operation 287 'add' 'add_ln30_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln30_15 = sext i8 %act_0_12_0" [KAN.cpp:30]   --->   Operation 288 'sext' 'sext_ln30_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln30_11 = add i10 %add_ln30_10, i10 %sext_ln30_15" [KAN.cpp:30]   --->   Operation 289 'add' 'add_ln30_11' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [1/2] (0.66ns)   --->   "%act_0_11_1 = load i6 %lut_0_11_1_addr" [lut_0.cpp:230->KAN.cpp:44]   --->   Operation 290 'load' 'act_0_11_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_5 : Operation 291 [1/2] (0.66ns)   --->   "%act_0_12_1 = load i6 %lut_0_12_1_addr" [lut_0.cpp:250->KAN.cpp:45]   --->   Operation 291 'load' 'act_0_12_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%lut_0_13_1_addr = getelementptr i5 %lut_0_13_1, i64 0, i64 %zext_ln265" [lut_0.cpp:270->KAN.cpp:46]   --->   Operation 292 'getelementptr' 'lut_0_13_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [2/2] (0.66ns)   --->   "%act_0_13_1 = load i6 %lut_0_13_1_addr" [lut_0.cpp:270->KAN.cpp:46]   --->   Operation 293 'load' 'act_0_13_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%lut_0_14_1_addr = getelementptr i8 %lut_0_14_1, i64 0, i64 %zext_ln285" [lut_0.cpp:290->KAN.cpp:47]   --->   Operation 294 'getelementptr' 'lut_0_14_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [2/2] (0.66ns)   --->   "%act_0_14_1 = load i6 %lut_0_14_1_addr" [lut_0.cpp:290->KAN.cpp:47]   --->   Operation 295 'load' 'act_0_14_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%lut_0_15_1_addr = getelementptr i6 %lut_0_15_1, i64 0, i64 %zext_ln305" [lut_0.cpp:310->KAN.cpp:48]   --->   Operation 296 'getelementptr' 'lut_0_15_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [2/2] (0.66ns)   --->   "%act_0_15_1 = load i6 %lut_0_15_1_addr" [lut_0.cpp:310->KAN.cpp:48]   --->   Operation 297 'load' 'act_0_15_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln49_12 = sext i6 %act_0_11_1" [KAN.cpp:49]   --->   Operation 298 'sext' 'sext_ln49_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_10 = add i10 %add_ln49_9, i10 %sext_ln49_12" [KAN.cpp:49]   --->   Operation 299 'add' 'add_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln49_13 = sext i5 %act_0_12_1" [KAN.cpp:49]   --->   Operation 300 'sext' 'sext_ln49_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_11 = add i10 %add_ln49_10, i10 %sext_ln49_13" [KAN.cpp:49]   --->   Operation 301 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 302 [1/2] (0.66ns)   --->   "%act_0_11_2 = load i6 %lut_0_11_2_addr" [lut_0.cpp:235->KAN.cpp:63]   --->   Operation 302 'load' 'act_0_11_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_5 : Operation 303 [1/2] (0.65ns)   --->   "%act_0_12_2 = load i6 %lut_0_12_2_addr" [lut_0.cpp:255->KAN.cpp:64]   --->   Operation 303 'load' 'act_0_12_2' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 64> <ROM>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%lut_0_13_2_addr = getelementptr i3 %lut_0_13_2, i64 0, i64 %zext_ln265" [lut_0.cpp:275->KAN.cpp:65]   --->   Operation 304 'getelementptr' 'lut_0_13_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [2/2] (0.65ns)   --->   "%act_0_13_2 = load i6 %lut_0_13_2_addr" [lut_0.cpp:275->KAN.cpp:65]   --->   Operation 305 'load' 'act_0_13_2' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%lut_0_14_2_addr = getelementptr i6 %lut_0_14_2, i64 0, i64 %zext_ln285" [lut_0.cpp:295->KAN.cpp:66]   --->   Operation 306 'getelementptr' 'lut_0_14_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [2/2] (0.66ns)   --->   "%act_0_14_2 = load i6 %lut_0_14_2_addr" [lut_0.cpp:295->KAN.cpp:66]   --->   Operation 307 'load' 'act_0_14_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%lut_0_15_2_addr = getelementptr i8 %lut_0_15_2, i64 0, i64 %zext_ln305" [lut_0.cpp:315->KAN.cpp:67]   --->   Operation 308 'getelementptr' 'lut_0_15_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [2/2] (0.66ns)   --->   "%act_0_15_2 = load i6 %lut_0_15_2_addr" [lut_0.cpp:315->KAN.cpp:67]   --->   Operation 309 'load' 'act_0_15_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i9 %add_ln68_8" [KAN.cpp:68]   --->   Operation 310 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i7 %act_0_10_2" [KAN.cpp:68]   --->   Operation 311 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.71ns)   --->   "%add_ln68_9 = add i10 %sext_ln68_10, i10 %sext_ln68_11" [KAN.cpp:68]   --->   Operation 312 'add' 'add_ln68_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i6 %act_0_11_2" [KAN.cpp:68]   --->   Operation 313 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_10 = add i10 %add_ln68_9, i10 %sext_ln68_12" [KAN.cpp:68]   --->   Operation 314 'add' 'add_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln68_13 = sext i4 %act_0_12_2" [KAN.cpp:68]   --->   Operation 315 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln68_11 = add i10 %add_ln68_10, i10 %sext_ln68_13" [KAN.cpp:68]   --->   Operation 316 'add' 'add_ln68_11' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 317 [1/2] (0.66ns)   --->   "%act_0_11_3 = load i6 %lut_0_11_3_addr" [lut_0.cpp:240->KAN.cpp:82]   --->   Operation 317 'load' 'act_0_11_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_5 : Operation 318 [1/2] (0.66ns)   --->   "%act_0_12_3 = load i6 %lut_0_12_3_addr" [lut_0.cpp:260->KAN.cpp:83]   --->   Operation 318 'load' 'act_0_12_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%lut_0_13_3_addr = getelementptr i6 %lut_0_13_3, i64 0, i64 %zext_ln265" [lut_0.cpp:280->KAN.cpp:84]   --->   Operation 319 'getelementptr' 'lut_0_13_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [2/2] (0.66ns)   --->   "%act_0_13_3 = load i6 %lut_0_13_3_addr" [lut_0.cpp:280->KAN.cpp:84]   --->   Operation 320 'load' 'act_0_13_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%lut_0_14_3_addr = getelementptr i8 %lut_0_14_3, i64 0, i64 %zext_ln285" [lut_0.cpp:300->KAN.cpp:85]   --->   Operation 321 'getelementptr' 'lut_0_14_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [2/2] (0.66ns)   --->   "%act_0_14_3 = load i6 %lut_0_14_3_addr" [lut_0.cpp:300->KAN.cpp:85]   --->   Operation 322 'load' 'act_0_14_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%lut_0_15_3_addr = getelementptr i8 %lut_0_15_3, i64 0, i64 %zext_ln305" [lut_0.cpp:320->KAN.cpp:86]   --->   Operation 323 'getelementptr' 'lut_0_15_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [2/2] (0.66ns)   --->   "%act_0_15_3 = load i6 %lut_0_15_3_addr" [lut_0.cpp:320->KAN.cpp:86]   --->   Operation 324 'load' 'act_0_15_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln87_12 = sext i5 %act_0_11_3" [KAN.cpp:87]   --->   Operation 325 'sext' 'sext_ln87_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_10 = add i10 %add_ln87_9, i10 %sext_ln87_12" [KAN.cpp:87]   --->   Operation 326 'add' 'add_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln87_13 = sext i5 %act_0_12_3" [KAN.cpp:87]   --->   Operation 327 'sext' 'sext_ln87_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln87_11 = add i10 %add_ln87_10, i10 %sext_ln87_13" [KAN.cpp:87]   --->   Operation 328 'add' 'add_ln87_11' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 329 [1/2] (0.66ns)   --->   "%act_0_13_0 = load i6 %lut_0_13_0_addr" [lut_0.cpp:265->KAN.cpp:27]   --->   Operation 329 'load' 'act_0_13_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_6 : Operation 330 [1/2] (0.66ns)   --->   "%act_0_14_0 = load i6 %lut_0_14_0_addr" [lut_0.cpp:285->KAN.cpp:28]   --->   Operation 330 'load' 'act_0_14_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 331 [1/2] (0.66ns)   --->   "%act_0_15_0 = load i6 %lut_0_15_0_addr" [lut_0.cpp:305->KAN.cpp:29]   --->   Operation 331 'load' 'act_0_15_0' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln30_16 = sext i5 %act_0_13_0" [KAN.cpp:30]   --->   Operation 332 'sext' 'sext_ln30_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_12 = add i10 %add_ln30_11, i10 %sext_ln30_16" [KAN.cpp:30]   --->   Operation 333 'add' 'add_ln30_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln30_17 = sext i8 %act_0_14_0" [KAN.cpp:30]   --->   Operation 334 'sext' 'sext_ln30_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln30_13 = add i10 %add_ln30_12, i10 %sext_ln30_17" [KAN.cpp:30]   --->   Operation 335 'add' 'add_ln30_13' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln30_18 = sext i8 %act_0_15_0" [KAN.cpp:30]   --->   Operation 336 'sext' 'sext_ln30_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.72ns)   --->   "%add_ln30_14 = add i10 %add_ln30_13, i10 %sext_ln30_18" [KAN.cpp:30]   --->   Operation 337 'add' 'add_ln30_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i10 %add_ln30_13" [KAN.cpp:30]   --->   Operation 338 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_14, i32 9" [KAN.cpp:30]   --->   Operation 339 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.70ns)   --->   "%out_0_0 = add i8 %act_0_15_0, i8 %trunc_ln30" [KAN.cpp:30]   --->   Operation 340 'add' 'out_0_0' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_14, i32 7" [KAN.cpp:30]   --->   Operation 341 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln30_14, i32 8, i32 9" [KAN.cpp:30]   --->   Operation 342 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/2] (0.66ns)   --->   "%act_0_13_1 = load i6 %lut_0_13_1_addr" [lut_0.cpp:270->KAN.cpp:46]   --->   Operation 343 'load' 'act_0_13_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 64> <ROM>
ST_6 : Operation 344 [1/2] (0.66ns)   --->   "%act_0_14_1 = load i6 %lut_0_14_1_addr" [lut_0.cpp:290->KAN.cpp:47]   --->   Operation 344 'load' 'act_0_14_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 345 [1/2] (0.66ns)   --->   "%act_0_15_1 = load i6 %lut_0_15_1_addr" [lut_0.cpp:310->KAN.cpp:48]   --->   Operation 345 'load' 'act_0_15_1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i6 %act_0_15_1" [KAN.cpp:48]   --->   Operation 346 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln49_14 = sext i5 %act_0_13_1" [KAN.cpp:49]   --->   Operation 347 'sext' 'sext_ln49_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_12 = add i10 %add_ln49_11, i10 %sext_ln49_14" [KAN.cpp:49]   --->   Operation 348 'add' 'add_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln49_15 = sext i8 %act_0_14_1" [KAN.cpp:49]   --->   Operation 349 'sext' 'sext_ln49_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln49_13 = add i10 %add_ln49_12, i10 %sext_ln49_15" [KAN.cpp:49]   --->   Operation 350 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln49_16 = sext i6 %act_0_15_1" [KAN.cpp:49]   --->   Operation 351 'sext' 'sext_ln49_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.72ns)   --->   "%add_ln49_14 = add i10 %add_ln49_13, i10 %sext_ln49_16" [KAN.cpp:49]   --->   Operation 352 'add' 'add_ln49_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i10 %add_ln49_13" [KAN.cpp:49]   --->   Operation 353 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln49_14, i32 9" [KAN.cpp:49]   --->   Operation 354 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.70ns)   --->   "%out_0_1 = add i8 %sext_ln48, i8 %trunc_ln49" [KAN.cpp:49]   --->   Operation 355 'add' 'out_0_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln49_14, i32 7" [KAN.cpp:49]   --->   Operation 356 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln49_14, i32 8, i32 9" [KAN.cpp:49]   --->   Operation 357 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 358 [1/2] (0.65ns)   --->   "%act_0_13_2 = load i6 %lut_0_13_2_addr" [lut_0.cpp:275->KAN.cpp:65]   --->   Operation 358 'load' 'act_0_13_2' <Predicate = true> <Delay = 0.65> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.65> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 3> <Depth = 64> <ROM>
ST_6 : Operation 359 [1/2] (0.66ns)   --->   "%act_0_14_2 = load i6 %lut_0_14_2_addr" [lut_0.cpp:295->KAN.cpp:66]   --->   Operation 359 'load' 'act_0_14_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_6 : Operation 360 [1/2] (0.66ns)   --->   "%act_0_15_2 = load i6 %lut_0_15_2_addr" [lut_0.cpp:315->KAN.cpp:67]   --->   Operation 360 'load' 'act_0_15_2' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln68_14 = sext i3 %act_0_13_2" [KAN.cpp:68]   --->   Operation 361 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_12 = add i10 %add_ln68_11, i10 %sext_ln68_14" [KAN.cpp:68]   --->   Operation 362 'add' 'add_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i6 %act_0_14_2" [KAN.cpp:68]   --->   Operation 363 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln68_13 = add i10 %add_ln68_12, i10 %sext_ln68_15" [KAN.cpp:68]   --->   Operation 364 'add' 'add_ln68_13' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln68_16 = sext i8 %act_0_15_2" [KAN.cpp:68]   --->   Operation 365 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.72ns)   --->   "%add_ln68_14 = add i10 %add_ln68_13, i10 %sext_ln68_16" [KAN.cpp:68]   --->   Operation 366 'add' 'add_ln68_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i10 %add_ln68_13" [KAN.cpp:68]   --->   Operation 367 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln68_14, i32 9" [KAN.cpp:68]   --->   Operation 368 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.70ns)   --->   "%out_0_2 = add i8 %act_0_15_2, i8 %trunc_ln68" [KAN.cpp:68]   --->   Operation 369 'add' 'out_0_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln68_14, i32 7" [KAN.cpp:68]   --->   Operation 370 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln68_14, i32 8, i32 9" [KAN.cpp:68]   --->   Operation 371 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/2] (0.66ns)   --->   "%act_0_13_3 = load i6 %lut_0_13_3_addr" [lut_0.cpp:280->KAN.cpp:84]   --->   Operation 372 'load' 'act_0_13_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 64> <ROM>
ST_6 : Operation 373 [1/2] (0.66ns)   --->   "%act_0_14_3 = load i6 %lut_0_14_3_addr" [lut_0.cpp:300->KAN.cpp:85]   --->   Operation 373 'load' 'act_0_14_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 374 [1/2] (0.66ns)   --->   "%act_0_15_3 = load i6 %lut_0_15_3_addr" [lut_0.cpp:320->KAN.cpp:86]   --->   Operation 374 'load' 'act_0_15_3' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 64> <ROM>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln87_14 = sext i6 %act_0_13_3" [KAN.cpp:87]   --->   Operation 375 'sext' 'sext_ln87_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_12 = add i10 %add_ln87_11, i10 %sext_ln87_14" [KAN.cpp:87]   --->   Operation 376 'add' 'add_ln87_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln87_15 = sext i8 %act_0_14_3" [KAN.cpp:87]   --->   Operation 377 'sext' 'sext_ln87_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln87_13 = add i10 %add_ln87_12, i10 %sext_ln87_15" [KAN.cpp:87]   --->   Operation 378 'add' 'add_ln87_13' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln87_16 = sext i10 %add_ln87_13" [KAN.cpp:87]   --->   Operation 379 'sext' 'sext_ln87_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln87_17 = sext i8 %act_0_15_3" [KAN.cpp:87]   --->   Operation 380 'sext' 'sext_ln87_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.72ns)   --->   "%add_ln87_14 = add i11 %sext_ln87_16, i11 %sext_ln87_17" [KAN.cpp:87]   --->   Operation 381 'add' 'add_ln87_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i10 %add_ln87_13" [KAN.cpp:87]   --->   Operation 382 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln87_14, i32 10" [KAN.cpp:87]   --->   Operation 383 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.70ns)   --->   "%out_0_3 = add i8 %act_0_15_3, i8 %trunc_ln87" [KAN.cpp:87]   --->   Operation 384 'add' 'out_0_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln87_14, i32 7" [KAN.cpp:87]   --->   Operation 385 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %add_ln87_14, i32 8, i32 10" [KAN.cpp:87]   --->   Operation 386 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.92>
ST_7 : Operation 387 [1/1] (0.43ns)   --->   "%icmp_ln30 = icmp_ne  i2 %tmp_2, i2 0" [KAN.cpp:30]   --->   Operation 387 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %tmp_1, i1 %icmp_ln30" [KAN.cpp:30]   --->   Operation 388 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %tmp, i1 1" [KAN.cpp:30]   --->   Operation 389 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %xor_ln30" [KAN.cpp:30]   --->   Operation 390 'and' 'and_ln30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node out_0_0_1)   --->   "%xor_ln30_1 = xor i1 %tmp_1, i1 1" [KAN.cpp:30]   --->   Operation 391 'xor' 'xor_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.43ns)   --->   "%icmp_ln30_1 = icmp_ne  i2 %tmp_2, i2 3" [KAN.cpp:30]   --->   Operation 392 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node out_0_0_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_1, i1 %xor_ln30_1" [KAN.cpp:30]   --->   Operation 393 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node out_0_0_1)   --->   "%and_ln30_1 = and i1 %or_ln30_1, i1 %tmp" [KAN.cpp:30]   --->   Operation 394 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node out_0_0_1)   --->   "%select_ln30 = select i1 %and_ln30, i8 127, i8 128" [KAN.cpp:30]   --->   Operation 395 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node out_0_0_1)   --->   "%or_ln30_2 = or i1 %and_ln30, i1 %and_ln30_1" [KAN.cpp:30]   --->   Operation 396 'or' 'or_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_0_0_1 = select i1 %or_ln30_2, i8 %select_ln30, i8 %out_0_0" [KAN.cpp:30]   --->   Operation 397 'select' 'out_0_0_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.43ns)   --->   "%icmp_ln49 = icmp_ne  i2 %tmp_5, i2 0" [KAN.cpp:49]   --->   Operation 398 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %tmp_4, i1 %icmp_ln49" [KAN.cpp:49]   --->   Operation 399 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%xor_ln49 = xor i1 %tmp_3, i1 1" [KAN.cpp:49]   --->   Operation 400 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %xor_ln49" [KAN.cpp:49]   --->   Operation 401 'and' 'and_ln49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node out_0_1_1)   --->   "%xor_ln49_1 = xor i1 %tmp_4, i1 1" [KAN.cpp:49]   --->   Operation 402 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.43ns)   --->   "%icmp_ln49_1 = icmp_ne  i2 %tmp_5, i2 3" [KAN.cpp:49]   --->   Operation 403 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node out_0_1_1)   --->   "%or_ln49_1 = or i1 %icmp_ln49_1, i1 %xor_ln49_1" [KAN.cpp:49]   --->   Operation 404 'or' 'or_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node out_0_1_1)   --->   "%and_ln49_1 = and i1 %or_ln49_1, i1 %tmp_3" [KAN.cpp:49]   --->   Operation 405 'and' 'and_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node out_0_1_1)   --->   "%select_ln49 = select i1 %and_ln49, i8 127, i8 128" [KAN.cpp:49]   --->   Operation 406 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node out_0_1_1)   --->   "%or_ln49_2 = or i1 %and_ln49, i1 %and_ln49_1" [KAN.cpp:49]   --->   Operation 407 'or' 'or_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_0_1_1 = select i1 %or_ln49_2, i8 %select_ln49, i8 %out_0_1" [KAN.cpp:49]   --->   Operation 408 'select' 'out_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 409 [1/1] (0.43ns)   --->   "%icmp_ln68 = icmp_ne  i2 %tmp_8, i2 0" [KAN.cpp:68]   --->   Operation 409 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%or_ln68 = or i1 %tmp_7, i1 %icmp_ln68" [KAN.cpp:68]   --->   Operation 410 'or' 'or_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln68)   --->   "%xor_ln68 = xor i1 %tmp_6, i1 1" [KAN.cpp:68]   --->   Operation 411 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln68 = and i1 %or_ln68, i1 %xor_ln68" [KAN.cpp:68]   --->   Operation 412 'and' 'and_ln68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node out_0_2_1)   --->   "%xor_ln68_1 = xor i1 %tmp_7, i1 1" [KAN.cpp:68]   --->   Operation 413 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.43ns)   --->   "%icmp_ln68_1 = icmp_ne  i2 %tmp_8, i2 3" [KAN.cpp:68]   --->   Operation 414 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node out_0_2_1)   --->   "%or_ln68_1 = or i1 %icmp_ln68_1, i1 %xor_ln68_1" [KAN.cpp:68]   --->   Operation 415 'or' 'or_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node out_0_2_1)   --->   "%and_ln68_1 = and i1 %or_ln68_1, i1 %tmp_6" [KAN.cpp:68]   --->   Operation 416 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node out_0_2_1)   --->   "%select_ln68 = select i1 %and_ln68, i8 127, i8 128" [KAN.cpp:68]   --->   Operation 417 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node out_0_2_1)   --->   "%or_ln68_2 = or i1 %and_ln68, i1 %and_ln68_1" [KAN.cpp:68]   --->   Operation 418 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_0_2_1 = select i1 %or_ln68_2, i8 %select_ln68, i8 %out_0_2" [KAN.cpp:68]   --->   Operation 419 'select' 'out_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.57ns)   --->   "%icmp_ln87 = icmp_ne  i3 %tmp_s, i3 0" [KAN.cpp:87]   --->   Operation 420 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%or_ln87 = or i1 %tmp_11, i1 %icmp_ln87" [KAN.cpp:87]   --->   Operation 421 'or' 'or_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%xor_ln87 = xor i1 %tmp_9, i1 1" [KAN.cpp:87]   --->   Operation 422 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln87 = and i1 %or_ln87, i1 %xor_ln87" [KAN.cpp:87]   --->   Operation 423 'and' 'and_ln87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node out_0_3_1)   --->   "%xor_ln87_1 = xor i1 %tmp_11, i1 1" [KAN.cpp:87]   --->   Operation 424 'xor' 'xor_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/1] (0.57ns)   --->   "%icmp_ln87_1 = icmp_ne  i3 %tmp_s, i3 7" [KAN.cpp:87]   --->   Operation 425 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node out_0_3_1)   --->   "%or_ln87_1 = or i1 %icmp_ln87_1, i1 %xor_ln87_1" [KAN.cpp:87]   --->   Operation 426 'or' 'or_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node out_0_3_1)   --->   "%and_ln87_1 = and i1 %or_ln87_1, i1 %tmp_9" [KAN.cpp:87]   --->   Operation 427 'and' 'and_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node out_0_3_1)   --->   "%select_ln87 = select i1 %and_ln87, i8 127, i8 128" [KAN.cpp:87]   --->   Operation 428 'select' 'select_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node out_0_3_1)   --->   "%or_ln87_2 = or i1 %and_ln87, i1 %and_ln87_1" [KAN.cpp:87]   --->   Operation 429 'or' 'or_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_0_3_1 = select i1 %or_ln87_2, i8 %select_ln87, i8 %out_0_3" [KAN.cpp:87]   --->   Operation 430 'select' 'out_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_0_1, i8 7" [lut_1.cpp:5->KAN.cpp:90]   --->   Operation 431 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%xor_ln5 = xor i1 %bit_sel7, i1 1" [lut_1.cpp:5->KAN.cpp:90]   --->   Operation 432 'xor' 'xor_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%trunc_ln5 = trunc i8 %out_0_0_1" [lut_1.cpp:5->KAN.cpp:90]   --->   Operation 433 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node idx_1)   --->   "%idx = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln5, i7 %trunc_ln5" [lut_1.cpp:5->KAN.cpp:90]   --->   Operation 434 'bitconcatenate' 'idx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.30ns) (out node of the LUT)   --->   "%idx_1 = select i1 %bit_sel7, i8 %idx, i8 127" [lut_1.cpp:5->KAN.cpp:90]   --->   Operation 435 'select' 'idx_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i8 %idx_1" [lut_1.cpp:6->KAN.cpp:90]   --->   Operation 436 'sext' 'sext_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%lut_1_0_0_addr = getelementptr i8 %lut_1_0_0, i64 0, i64 %sext_ln6" [lut_1.cpp:6->KAN.cpp:90]   --->   Operation 437 'getelementptr' 'lut_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 438 [2/2] (0.62ns)   --->   "%act_1_0_0 = load i8 %lut_1_0_0_addr" [lut_1.cpp:6->KAN.cpp:90]   --->   Operation 438 'load' 'act_1_0_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_1_1, i8 7" [lut_1.cpp:35->KAN.cpp:91]   --->   Operation 439 'bitselect' 'bit_sel4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%xor_ln35 = xor i1 %bit_sel4, i1 1" [lut_1.cpp:35->KAN.cpp:91]   --->   Operation 440 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%trunc_ln35 = trunc i8 %out_0_1_1" [lut_1.cpp:35->KAN.cpp:91]   --->   Operation 441 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%idx_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln35, i7 %trunc_ln35" [lut_1.cpp:35->KAN.cpp:91]   --->   Operation 442 'bitconcatenate' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.30ns) (out node of the LUT)   --->   "%idx_3 = select i1 %bit_sel4, i8 %idx_2, i8 127" [lut_1.cpp:35->KAN.cpp:91]   --->   Operation 443 'select' 'idx_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %idx_3" [lut_1.cpp:36->KAN.cpp:91]   --->   Operation 444 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%lut_1_1_0_addr = getelementptr i8 %lut_1_1_0, i64 0, i64 %sext_ln36" [lut_1.cpp:36->KAN.cpp:91]   --->   Operation 445 'getelementptr' 'lut_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [2/2] (0.62ns)   --->   "%act_1_1_0 = load i8 %lut_1_1_0_addr" [lut_1.cpp:36->KAN.cpp:91]   --->   Operation 446 'load' 'act_1_1_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_2_1, i8 7" [lut_1.cpp:65->KAN.cpp:92]   --->   Operation 447 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%xor_ln65 = xor i1 %bit_sel1, i1 1" [lut_1.cpp:65->KAN.cpp:92]   --->   Operation 448 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%trunc_ln65 = trunc i8 %out_0_2_1" [lut_1.cpp:65->KAN.cpp:92]   --->   Operation 449 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%idx_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln65, i7 %trunc_ln65" [lut_1.cpp:65->KAN.cpp:92]   --->   Operation 450 'bitconcatenate' 'idx_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 451 [1/1] (0.30ns) (out node of the LUT)   --->   "%idx_5 = select i1 %bit_sel1, i8 %idx_4, i8 127" [lut_1.cpp:65->KAN.cpp:92]   --->   Operation 451 'select' 'idx_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i8 %idx_5" [lut_1.cpp:66->KAN.cpp:92]   --->   Operation 452 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%lut_1_2_0_addr = getelementptr i8 %lut_1_2_0, i64 0, i64 %sext_ln66" [lut_1.cpp:66->KAN.cpp:92]   --->   Operation 453 'getelementptr' 'lut_1_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [2/2] (0.62ns)   --->   "%act_1_2_0 = load i8 %lut_1_2_0_addr" [lut_1.cpp:66->KAN.cpp:92]   --->   Operation 454 'load' 'act_1_2_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %out_0_3_1, i8 7" [lut_1.cpp:95->KAN.cpp:93]   --->   Operation 455 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%xor_ln95 = xor i1 %bit_sel, i1 1" [lut_1.cpp:95->KAN.cpp:93]   --->   Operation 456 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%trunc_ln95 = trunc i8 %out_0_3_1" [lut_1.cpp:95->KAN.cpp:93]   --->   Operation 457 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%idx_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln95, i7 %trunc_ln95" [lut_1.cpp:95->KAN.cpp:93]   --->   Operation 458 'bitconcatenate' 'idx_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.30ns) (out node of the LUT)   --->   "%idx_7 = select i1 %bit_sel, i8 %idx_6, i8 127" [lut_1.cpp:95->KAN.cpp:93]   --->   Operation 459 'select' 'idx_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i8 %idx_7" [lut_1.cpp:96->KAN.cpp:93]   --->   Operation 460 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%lut_1_3_0_addr = getelementptr i8 %lut_1_3_0, i64 0, i64 %sext_ln96" [lut_1.cpp:96->KAN.cpp:93]   --->   Operation 461 'getelementptr' 'lut_1_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 462 [2/2] (0.62ns)   --->   "%act_1_3_0 = load i8 %lut_1_3_0_addr" [lut_1.cpp:96->KAN.cpp:93]   --->   Operation 462 'load' 'act_1_3_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%lut_1_0_1_addr = getelementptr i8 %lut_1_0_1, i64 0, i64 %sext_ln6" [lut_1.cpp:12->KAN.cpp:97]   --->   Operation 463 'getelementptr' 'lut_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 464 [2/2] (0.62ns)   --->   "%act_1_0_1 = load i8 %lut_1_0_1_addr" [lut_1.cpp:12->KAN.cpp:97]   --->   Operation 464 'load' 'act_1_0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%lut_1_1_1_addr = getelementptr i7 %lut_1_1_1, i64 0, i64 %sext_ln36" [lut_1.cpp:42->KAN.cpp:98]   --->   Operation 465 'getelementptr' 'lut_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 466 [2/2] (0.62ns)   --->   "%act_1_1_1 = load i8 %lut_1_1_1_addr" [lut_1.cpp:42->KAN.cpp:98]   --->   Operation 466 'load' 'act_1_1_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%lut_1_2_1_addr = getelementptr i7 %lut_1_2_1, i64 0, i64 %sext_ln66" [lut_1.cpp:72->KAN.cpp:99]   --->   Operation 467 'getelementptr' 'lut_1_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 468 [2/2] (0.62ns)   --->   "%act_1_2_1 = load i8 %lut_1_2_1_addr" [lut_1.cpp:72->KAN.cpp:99]   --->   Operation 468 'load' 'act_1_2_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "%lut_1_3_1_addr = getelementptr i7 %lut_1_3_1, i64 0, i64 %sext_ln96" [lut_1.cpp:102->KAN.cpp:100]   --->   Operation 469 'getelementptr' 'lut_1_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 470 [2/2] (0.62ns)   --->   "%act_1_3_1 = load i8 %lut_1_3_1_addr" [lut_1.cpp:102->KAN.cpp:100]   --->   Operation 470 'load' 'act_1_3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%lut_1_0_2_addr = getelementptr i7 %lut_1_0_2, i64 0, i64 %sext_ln6" [lut_1.cpp:18->KAN.cpp:104]   --->   Operation 471 'getelementptr' 'lut_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [2/2] (0.62ns)   --->   "%act_1_0_2 = load i8 %lut_1_0_2_addr" [lut_1.cpp:18->KAN.cpp:104]   --->   Operation 472 'load' 'act_1_0_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%lut_1_1_2_addr = getelementptr i8 %lut_1_1_2, i64 0, i64 %sext_ln36" [lut_1.cpp:48->KAN.cpp:105]   --->   Operation 473 'getelementptr' 'lut_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 474 [2/2] (0.62ns)   --->   "%act_1_1_2 = load i8 %lut_1_1_2_addr" [lut_1.cpp:48->KAN.cpp:105]   --->   Operation 474 'load' 'act_1_1_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%lut_1_2_2_addr = getelementptr i8 %lut_1_2_2, i64 0, i64 %sext_ln66" [lut_1.cpp:78->KAN.cpp:106]   --->   Operation 475 'getelementptr' 'lut_1_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [2/2] (0.62ns)   --->   "%act_1_2_2 = load i8 %lut_1_2_2_addr" [lut_1.cpp:78->KAN.cpp:106]   --->   Operation 476 'load' 'act_1_2_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%lut_1_3_2_addr = getelementptr i6 %lut_1_3_2, i64 0, i64 %sext_ln96" [lut_1.cpp:108->KAN.cpp:107]   --->   Operation 477 'getelementptr' 'lut_1_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 478 [2/2] (0.62ns)   --->   "%act_1_3_2 = load i8 %lut_1_3_2_addr" [lut_1.cpp:108->KAN.cpp:107]   --->   Operation 478 'load' 'act_1_3_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 256> <ROM>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%lut_1_0_3_addr = getelementptr i4 %lut_1_0_3, i64 0, i64 %sext_ln6" [lut_1.cpp:24->KAN.cpp:111]   --->   Operation 479 'getelementptr' 'lut_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 480 [2/2] (0.61ns)   --->   "%act_1_0_3 = load i8 %lut_1_0_3_addr" [lut_1.cpp:24->KAN.cpp:111]   --->   Operation 480 'load' 'act_1_0_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 256> <ROM>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%lut_1_1_3_addr = getelementptr i8 %lut_1_1_3, i64 0, i64 %sext_ln36" [lut_1.cpp:54->KAN.cpp:112]   --->   Operation 481 'getelementptr' 'lut_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [2/2] (0.62ns)   --->   "%act_1_1_3 = load i8 %lut_1_1_3_addr" [lut_1.cpp:54->KAN.cpp:112]   --->   Operation 482 'load' 'act_1_1_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%lut_1_2_3_addr = getelementptr i8 %lut_1_2_3, i64 0, i64 %sext_ln66" [lut_1.cpp:84->KAN.cpp:113]   --->   Operation 483 'getelementptr' 'lut_1_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [2/2] (0.62ns)   --->   "%act_1_2_3 = load i8 %lut_1_2_3_addr" [lut_1.cpp:84->KAN.cpp:113]   --->   Operation 484 'load' 'act_1_2_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%lut_1_3_3_addr = getelementptr i8 %lut_1_3_3, i64 0, i64 %sext_ln96" [lut_1.cpp:114->KAN.cpp:114]   --->   Operation 485 'getelementptr' 'lut_1_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 486 [2/2] (0.62ns)   --->   "%act_1_3_3 = load i8 %lut_1_3_3_addr" [lut_1.cpp:114->KAN.cpp:114]   --->   Operation 486 'load' 'act_1_3_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%lut_1_0_4_addr = getelementptr i8 %lut_1_0_4, i64 0, i64 %sext_ln6" [lut_1.cpp:30->KAN.cpp:118]   --->   Operation 487 'getelementptr' 'lut_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [2/2] (0.62ns)   --->   "%act_1_0_4 = load i8 %lut_1_0_4_addr" [lut_1.cpp:30->KAN.cpp:118]   --->   Operation 488 'load' 'act_1_0_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%lut_1_1_4_addr = getelementptr i8 %lut_1_1_4, i64 0, i64 %sext_ln36" [lut_1.cpp:60->KAN.cpp:119]   --->   Operation 489 'getelementptr' 'lut_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 490 [2/2] (0.62ns)   --->   "%act_1_1_4 = load i8 %lut_1_1_4_addr" [lut_1.cpp:60->KAN.cpp:119]   --->   Operation 490 'load' 'act_1_1_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%lut_1_2_4_addr = getelementptr i8 %lut_1_2_4, i64 0, i64 %sext_ln66" [lut_1.cpp:90->KAN.cpp:120]   --->   Operation 491 'getelementptr' 'lut_1_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [2/2] (0.62ns)   --->   "%act_1_2_4 = load i8 %lut_1_2_4_addr" [lut_1.cpp:90->KAN.cpp:120]   --->   Operation 492 'load' 'act_1_2_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%lut_1_3_4_addr = getelementptr i7 %lut_1_3_4, i64 0, i64 %sext_ln96" [lut_1.cpp:120->KAN.cpp:121]   --->   Operation 493 'getelementptr' 'lut_1_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 494 [2/2] (0.62ns)   --->   "%act_1_3_4 = load i8 %lut_1_3_4_addr" [lut_1.cpp:120->KAN.cpp:121]   --->   Operation 494 'load' 'act_1_3_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 2.16>
ST_8 : Operation 495 [1/2] (0.62ns)   --->   "%act_1_0_0 = load i8 %lut_1_0_0_addr" [lut_1.cpp:6->KAN.cpp:90]   --->   Operation 495 'load' 'act_1_0_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 496 [1/2] (0.62ns)   --->   "%act_1_1_0 = load i8 %lut_1_1_0_addr" [lut_1.cpp:36->KAN.cpp:91]   --->   Operation 496 'load' 'act_1_1_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 497 [1/2] (0.62ns)   --->   "%act_1_2_0 = load i8 %lut_1_2_0_addr" [lut_1.cpp:66->KAN.cpp:92]   --->   Operation 497 'load' 'act_1_2_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 498 [1/2] (0.62ns)   --->   "%act_1_3_0 = load i8 %lut_1_3_0_addr" [lut_1.cpp:96->KAN.cpp:93]   --->   Operation 498 'load' 'act_1_3_0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 499 [1/1] (0.70ns)   --->   "%add_ln94 = add i8 %act_1_1_0, i8 %act_1_0_0" [KAN.cpp:94]   --->   Operation 499 'add' 'add_ln94' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i8 %add_ln94" [KAN.cpp:94]   --->   Operation 500 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i8 %act_1_2_0" [KAN.cpp:94]   --->   Operation 501 'sext' 'sext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_4 = add i8 %add_ln94, i8 %act_1_2_0" [KAN.cpp:94]   --->   Operation 502 'add' 'add_ln94_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln94_1 = add i9 %sext_ln94, i9 %sext_ln94_1" [KAN.cpp:94]   --->   Operation 503 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 504 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln94_3 = add i8 %act_1_3_0, i8 %add_ln94_4" [KAN.cpp:94]   --->   Operation 504 'add' 'add_ln94_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 505 [1/2] (0.62ns)   --->   "%act_1_0_1 = load i8 %lut_1_0_1_addr" [lut_1.cpp:12->KAN.cpp:97]   --->   Operation 505 'load' 'act_1_0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 506 [1/2] (0.62ns)   --->   "%act_1_1_1 = load i8 %lut_1_1_1_addr" [lut_1.cpp:42->KAN.cpp:98]   --->   Operation 506 'load' 'act_1_1_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_8 : Operation 507 [1/2] (0.62ns)   --->   "%act_1_2_1 = load i8 %lut_1_2_1_addr" [lut_1.cpp:72->KAN.cpp:99]   --->   Operation 507 'load' 'act_1_2_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_8 : Operation 508 [1/2] (0.62ns)   --->   "%act_1_3_1 = load i8 %lut_1_3_1_addr" [lut_1.cpp:102->KAN.cpp:100]   --->   Operation 508 'load' 'act_1_3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i7 %act_1_3_1" [KAN.cpp:100]   --->   Operation 509 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %act_1_0_1" [KAN.cpp:101]   --->   Operation 510 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i7 %act_1_1_1" [KAN.cpp:101]   --->   Operation 511 'sext' 'sext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i9 %sext_ln101_1, i9 %sext_ln101" [KAN.cpp:101]   --->   Operation 512 'add' 'add_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i7 %act_1_2_1" [KAN.cpp:101]   --->   Operation 513 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_1 = add i9 %add_ln101, i9 %sext_ln101_2" [KAN.cpp:101]   --->   Operation 514 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i7 %act_1_3_1" [KAN.cpp:101]   --->   Operation 515 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.71ns)   --->   "%add_ln101_2 = add i9 %add_ln101_1, i9 %sext_ln101_3" [KAN.cpp:101]   --->   Operation 516 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i9 %add_ln101_1" [KAN.cpp:101]   --->   Operation 517 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln101_2, i32 8" [KAN.cpp:101]   --->   Operation 518 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.70ns)   --->   "%add_ln101_3 = add i8 %sext_ln100, i8 %trunc_ln101" [KAN.cpp:101]   --->   Operation 519 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln101_2, i32 7" [KAN.cpp:101]   --->   Operation 520 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 521 [1/2] (0.62ns)   --->   "%act_1_0_2 = load i8 %lut_1_0_2_addr" [lut_1.cpp:18->KAN.cpp:104]   --->   Operation 521 'load' 'act_1_0_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_8 : Operation 522 [1/2] (0.62ns)   --->   "%act_1_1_2 = load i8 %lut_1_1_2_addr" [lut_1.cpp:48->KAN.cpp:105]   --->   Operation 522 'load' 'act_1_1_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 523 [1/2] (0.62ns)   --->   "%act_1_2_2 = load i8 %lut_1_2_2_addr" [lut_1.cpp:78->KAN.cpp:106]   --->   Operation 523 'load' 'act_1_2_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 524 [1/2] (0.62ns)   --->   "%act_1_3_2 = load i8 %lut_1_3_2_addr" [lut_1.cpp:108->KAN.cpp:107]   --->   Operation 524 'load' 'act_1_3_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 256> <ROM>
ST_8 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i6 %act_1_3_2" [KAN.cpp:107]   --->   Operation 525 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i7 %act_1_0_2" [KAN.cpp:108]   --->   Operation 526 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 527 [1/1] (0.70ns)   --->   "%add_ln108 = add i8 %act_1_1_2, i8 %sext_ln108" [KAN.cpp:108]   --->   Operation 527 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i8 %add_ln108" [KAN.cpp:108]   --->   Operation 528 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i8 %act_1_2_2" [KAN.cpp:108]   --->   Operation 529 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_4 = add i8 %add_ln108, i8 %act_1_2_2" [KAN.cpp:108]   --->   Operation 530 'add' 'add_ln108_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_1 = add i9 %sext_ln108_1, i9 %sext_ln108_2" [KAN.cpp:108]   --->   Operation 531 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i6 %act_1_3_2" [KAN.cpp:108]   --->   Operation 532 'sext' 'sext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 533 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_2 = add i9 %add_ln108_1, i9 %sext_ln108_3" [KAN.cpp:108]   --->   Operation 533 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln108_2, i32 8" [KAN.cpp:108]   --->   Operation 534 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln108_3 = add i8 %sext_ln107, i8 %add_ln108_4" [KAN.cpp:108]   --->   Operation 535 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln108_2, i32 7" [KAN.cpp:108]   --->   Operation 536 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 537 [1/2] (0.61ns)   --->   "%act_1_0_3 = load i8 %lut_1_0_3_addr" [lut_1.cpp:24->KAN.cpp:111]   --->   Operation 537 'load' 'act_1_0_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 256> <ROM>
ST_8 : Operation 538 [1/2] (0.62ns)   --->   "%act_1_1_3 = load i8 %lut_1_1_3_addr" [lut_1.cpp:54->KAN.cpp:112]   --->   Operation 538 'load' 'act_1_1_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 539 [1/2] (0.62ns)   --->   "%act_1_2_3 = load i8 %lut_1_2_3_addr" [lut_1.cpp:84->KAN.cpp:113]   --->   Operation 539 'load' 'act_1_2_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 540 [1/2] (0.62ns)   --->   "%act_1_3_3 = load i8 %lut_1_3_3_addr" [lut_1.cpp:114->KAN.cpp:114]   --->   Operation 540 'load' 'act_1_3_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i4 %act_1_0_3" [KAN.cpp:115]   --->   Operation 541 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 542 [1/1] (0.70ns)   --->   "%add_ln115 = add i8 %act_1_1_3, i8 %sext_ln115" [KAN.cpp:115]   --->   Operation 542 'add' 'add_ln115' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i8 %add_ln115" [KAN.cpp:115]   --->   Operation 543 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i8 %act_1_2_3" [KAN.cpp:115]   --->   Operation 544 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_4 = add i8 %add_ln115, i8 %act_1_2_3" [KAN.cpp:115]   --->   Operation 545 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 546 [1/1] (0.70ns)   --->   "%add_ln115_1 = add i9 %sext_ln115_1, i9 %sext_ln115_2" [KAN.cpp:115]   --->   Operation 546 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln115_3 = add i8 %act_1_3_3, i8 %add_ln115_4" [KAN.cpp:115]   --->   Operation 547 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 548 [1/2] (0.62ns)   --->   "%act_1_0_4 = load i8 %lut_1_0_4_addr" [lut_1.cpp:30->KAN.cpp:118]   --->   Operation 548 'load' 'act_1_0_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 549 [1/2] (0.62ns)   --->   "%act_1_1_4 = load i8 %lut_1_1_4_addr" [lut_1.cpp:60->KAN.cpp:119]   --->   Operation 549 'load' 'act_1_1_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 550 [1/2] (0.62ns)   --->   "%act_1_2_4 = load i8 %lut_1_2_4_addr" [lut_1.cpp:90->KAN.cpp:120]   --->   Operation 550 'load' 'act_1_2_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 551 [1/2] (0.62ns)   --->   "%act_1_3_4 = load i8 %lut_1_3_4_addr" [lut_1.cpp:120->KAN.cpp:121]   --->   Operation 551 'load' 'act_1_3_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 7> <Depth = 256> <ROM>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i7 %act_1_3_4" [KAN.cpp:121]   --->   Operation 552 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i8 %act_1_0_4" [KAN.cpp:122]   --->   Operation 553 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i8 %act_1_1_4" [KAN.cpp:122]   --->   Operation 554 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122 = add i9 %sext_ln122_1, i9 %sext_ln122" [KAN.cpp:122]   --->   Operation 555 'add' 'add_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i8 %act_1_2_4" [KAN.cpp:122]   --->   Operation 556 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 557 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln122_1 = add i9 %add_ln122, i9 %sext_ln122_2" [KAN.cpp:122]   --->   Operation 557 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i9 %add_ln122_1" [KAN.cpp:122]   --->   Operation 558 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i7 %act_1_3_4" [KAN.cpp:122]   --->   Operation 559 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 560 [1/1] (0.71ns)   --->   "%add_ln122_2 = add i10 %sext_ln122_3, i10 %sext_ln122_4" [KAN.cpp:122]   --->   Operation 560 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i9 %add_ln122_1" [KAN.cpp:122]   --->   Operation 561 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln122_2, i32 9" [KAN.cpp:122]   --->   Operation 562 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 563 [1/1] (0.70ns)   --->   "%add_ln122_3 = add i8 %sext_ln121, i8 %trunc_ln122" [KAN.cpp:122]   --->   Operation 563 'add' 'add_ln122_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln122_2, i32 7" [KAN.cpp:122]   --->   Operation 564 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln122_2, i32 8, i32 9" [KAN.cpp:122]   --->   Operation 565 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.57>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [KAN.cpp:11]   --->   Operation 566 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [KAN.cpp:5]   --->   Operation 567 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_0"   --->   Operation 568 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 569 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_1"   --->   Operation 570 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 571 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_2"   --->   Operation 572 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 573 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_3"   --->   Operation 574 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 575 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_4"   --->   Operation 576 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 577 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_5"   --->   Operation 578 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_5, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 579 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_6"   --->   Operation 580 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_6, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 581 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_7"   --->   Operation 582 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_7, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 583 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 584 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_8"   --->   Operation 584 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 585 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_8, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 585 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 586 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_9"   --->   Operation 586 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 587 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_9, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 587 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 588 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_10"   --->   Operation 588 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 589 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_10, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 589 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 590 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_11"   --->   Operation 590 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 591 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_11, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 591 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 592 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_12"   --->   Operation 592 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 593 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_12, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 593 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 594 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_13"   --->   Operation 594 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 595 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_13, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 595 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 596 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_14"   --->   Operation 596 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 597 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_14, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 597 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 598 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_15"   --->   Operation 598 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 599 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_15, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 599 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 600 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_0"   --->   Operation 600 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 601 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 601 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 602 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_1"   --->   Operation 602 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 603 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 603 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 604 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_2"   --->   Operation 604 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 605 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 605 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 606 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_3"   --->   Operation 606 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 607 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 608 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_4"   --->   Operation 608 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 609 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%specmemcore_ln4 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_0_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:4->KAN.cpp:14]   --->   Operation 610 'specmemcore' 'specmemcore_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (0.00ns)   --->   "%specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:24->KAN.cpp:15]   --->   Operation 611 'specmemcore' 'specmemcore_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_2_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:44->KAN.cpp:16]   --->   Operation 612 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "%specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_3_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:64->KAN.cpp:17]   --->   Operation 613 'specmemcore' 'specmemcore_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 614 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_4_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:84->KAN.cpp:18]   --->   Operation 614 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 615 [1/1] (0.00ns)   --->   "%specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_5_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:104->KAN.cpp:19]   --->   Operation 615 'specmemcore' 'specmemcore_ln104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 616 [1/1] (0.00ns)   --->   "%specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:124->KAN.cpp:20]   --->   Operation 616 'specmemcore' 'specmemcore_ln124' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 617 [1/1] (0.00ns)   --->   "%specmemcore_ln144 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_7_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:144->KAN.cpp:21]   --->   Operation 617 'specmemcore' 'specmemcore_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 618 [1/1] (0.00ns)   --->   "%specmemcore_ln164 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_8_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:164->KAN.cpp:22]   --->   Operation 618 'specmemcore' 'specmemcore_ln164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%specmemcore_ln184 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_9_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:184->KAN.cpp:23]   --->   Operation 619 'specmemcore' 'specmemcore_ln184' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 620 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_10_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:204->KAN.cpp:24]   --->   Operation 620 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 621 [1/1] (0.00ns)   --->   "%specmemcore_ln224 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_11_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:224->KAN.cpp:25]   --->   Operation 621 'specmemcore' 'specmemcore_ln224' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 622 [1/1] (0.00ns)   --->   "%specmemcore_ln244 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_12_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:244->KAN.cpp:26]   --->   Operation 622 'specmemcore' 'specmemcore_ln244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 623 [1/1] (0.00ns)   --->   "%specmemcore_ln264 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_13_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:264->KAN.cpp:27]   --->   Operation 623 'specmemcore' 'specmemcore_ln264' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 624 [1/1] (0.00ns)   --->   "%specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:284->KAN.cpp:28]   --->   Operation 624 'specmemcore' 'specmemcore_ln284' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 625 [1/1] (0.00ns)   --->   "%specmemcore_ln304 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_0, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:304->KAN.cpp:29]   --->   Operation 625 'specmemcore' 'specmemcore_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 626 [1/1] (0.00ns)   --->   "%specmemcore_ln9 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_0_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:9->KAN.cpp:33]   --->   Operation 626 'specmemcore' 'specmemcore_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 627 [1/1] (0.00ns)   --->   "%specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:29->KAN.cpp:34]   --->   Operation 627 'specmemcore' 'specmemcore_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 628 [1/1] (0.00ns)   --->   "%specmemcore_ln49 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_2_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:49->KAN.cpp:35]   --->   Operation 628 'specmemcore' 'specmemcore_ln49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 629 [1/1] (0.00ns)   --->   "%specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_3_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:69->KAN.cpp:36]   --->   Operation 629 'specmemcore' 'specmemcore_ln69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 630 [1/1] (0.00ns)   --->   "%specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_4_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:89->KAN.cpp:37]   --->   Operation 630 'specmemcore' 'specmemcore_ln89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 631 [1/1] (0.00ns)   --->   "%specmemcore_ln109 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_5_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:109->KAN.cpp:38]   --->   Operation 631 'specmemcore' 'specmemcore_ln109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 632 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_6_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:129->KAN.cpp:39]   --->   Operation 632 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 633 [1/1] (0.00ns)   --->   "%specmemcore_ln149 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_7_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:149->KAN.cpp:40]   --->   Operation 633 'specmemcore' 'specmemcore_ln149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 634 [1/1] (0.00ns)   --->   "%specmemcore_ln169 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_8_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:169->KAN.cpp:41]   --->   Operation 634 'specmemcore' 'specmemcore_ln169' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 635 [1/1] (0.00ns)   --->   "%specmemcore_ln189 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_9_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:189->KAN.cpp:42]   --->   Operation 635 'specmemcore' 'specmemcore_ln189' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 636 [1/1] (0.00ns)   --->   "%specmemcore_ln209 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:209->KAN.cpp:43]   --->   Operation 636 'specmemcore' 'specmemcore_ln209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 637 [1/1] (0.00ns)   --->   "%specmemcore_ln229 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_11_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:229->KAN.cpp:44]   --->   Operation 637 'specmemcore' 'specmemcore_ln229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 638 [1/1] (0.00ns)   --->   "%specmemcore_ln249 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_12_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:249->KAN.cpp:45]   --->   Operation 638 'specmemcore' 'specmemcore_ln249' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 639 [1/1] (0.00ns)   --->   "%specmemcore_ln269 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_13_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:269->KAN.cpp:46]   --->   Operation 639 'specmemcore' 'specmemcore_ln269' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%specmemcore_ln289 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:289->KAN.cpp:47]   --->   Operation 640 'specmemcore' 'specmemcore_ln289' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 641 [1/1] (0.00ns)   --->   "%specmemcore_ln309 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_15_1, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:309->KAN.cpp:48]   --->   Operation 641 'specmemcore' 'specmemcore_ln309' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 642 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_0_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:14->KAN.cpp:52]   --->   Operation 642 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 643 [1/1] (0.00ns)   --->   "%specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_1_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:34->KAN.cpp:53]   --->   Operation 643 'specmemcore' 'specmemcore_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 644 [1/1] (0.00ns)   --->   "%specmemcore_ln54 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_2_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:54->KAN.cpp:54]   --->   Operation 644 'specmemcore' 'specmemcore_ln54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 645 [1/1] (0.00ns)   --->   "%specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_3_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:74->KAN.cpp:55]   --->   Operation 645 'specmemcore' 'specmemcore_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 646 [1/1] (0.00ns)   --->   "%specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_4_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:94->KAN.cpp:56]   --->   Operation 646 'specmemcore' 'specmemcore_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 647 [1/1] (0.00ns)   --->   "%specmemcore_ln114 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_5_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:114->KAN.cpp:57]   --->   Operation 647 'specmemcore' 'specmemcore_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 648 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:134->KAN.cpp:58]   --->   Operation 648 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 649 [1/1] (0.00ns)   --->   "%specmemcore_ln154 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_7_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:154->KAN.cpp:59]   --->   Operation 649 'specmemcore' 'specmemcore_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 650 [1/1] (0.00ns)   --->   "%specmemcore_ln174 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lut_0_8_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:174->KAN.cpp:60]   --->   Operation 650 'specmemcore' 'specmemcore_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 651 [1/1] (0.00ns)   --->   "%specmemcore_ln194 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_9_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:194->KAN.cpp:61]   --->   Operation 651 'specmemcore' 'specmemcore_ln194' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 652 [1/1] (0.00ns)   --->   "%specmemcore_ln214 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:214->KAN.cpp:62]   --->   Operation 652 'specmemcore' 'specmemcore_ln214' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 653 [1/1] (0.00ns)   --->   "%specmemcore_ln234 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_11_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:234->KAN.cpp:63]   --->   Operation 653 'specmemcore' 'specmemcore_ln234' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 654 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_0_12_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:254->KAN.cpp:64]   --->   Operation 654 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%specmemcore_ln274 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_13_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:274->KAN.cpp:65]   --->   Operation 655 'specmemcore' 'specmemcore_ln274' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns)   --->   "%specmemcore_ln294 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_14_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:294->KAN.cpp:66]   --->   Operation 656 'specmemcore' 'specmemcore_ln294' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 657 [1/1] (0.00ns)   --->   "%specmemcore_ln314 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_2, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:314->KAN.cpp:67]   --->   Operation 657 'specmemcore' 'specmemcore_ln314' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 658 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_0_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:19->KAN.cpp:71]   --->   Operation 658 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_1_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:39->KAN.cpp:72]   --->   Operation 659 'specmemcore' 'specmemcore_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 660 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_2_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:59->KAN.cpp:73]   --->   Operation 660 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 661 [1/1] (0.00ns)   --->   "%specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_3_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:79->KAN.cpp:74]   --->   Operation 661 'specmemcore' 'specmemcore_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 662 [1/1] (0.00ns)   --->   "%specmemcore_ln99 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_4_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:99->KAN.cpp:75]   --->   Operation 662 'specmemcore' 'specmemcore_ln99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 663 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_5_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:119->KAN.cpp:76]   --->   Operation 663 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 664 [1/1] (0.00ns)   --->   "%specmemcore_ln139 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_6_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:139->KAN.cpp:77]   --->   Operation 664 'specmemcore' 'specmemcore_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 665 [1/1] (0.00ns)   --->   "%specmemcore_ln159 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_7_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:159->KAN.cpp:78]   --->   Operation 665 'specmemcore' 'specmemcore_ln159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 666 [1/1] (0.00ns)   --->   "%specmemcore_ln179 = specmemcore void @_ssdm_op_SpecMemCore, i3 %lut_0_8_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:179->KAN.cpp:79]   --->   Operation 666 'specmemcore' 'specmemcore_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 667 [1/1] (0.00ns)   --->   "%specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_9_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:199->KAN.cpp:80]   --->   Operation 667 'specmemcore' 'specmemcore_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 668 [1/1] (0.00ns)   --->   "%specmemcore_ln219 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_0_10_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:219->KAN.cpp:81]   --->   Operation 668 'specmemcore' 'specmemcore_ln219' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 669 [1/1] (0.00ns)   --->   "%specmemcore_ln239 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_11_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:239->KAN.cpp:82]   --->   Operation 669 'specmemcore' 'specmemcore_ln239' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 670 [1/1] (0.00ns)   --->   "%specmemcore_ln259 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lut_0_12_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:259->KAN.cpp:83]   --->   Operation 670 'specmemcore' 'specmemcore_ln259' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 671 [1/1] (0.00ns)   --->   "%specmemcore_ln279 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_0_13_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:279->KAN.cpp:84]   --->   Operation 671 'specmemcore' 'specmemcore_ln279' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 672 [1/1] (0.00ns)   --->   "%specmemcore_ln299 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_14_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:299->KAN.cpp:85]   --->   Operation 672 'specmemcore' 'specmemcore_ln299' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 673 [1/1] (0.00ns)   --->   "%specmemcore_ln319 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_0_15_3, i64 666, i64 34, i64 18446744073709551615" [lut_0.cpp:319->KAN.cpp:86]   --->   Operation 673 'specmemcore' 'specmemcore_ln319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 674 [1/1] (0.00ns)   --->   "%specmemcore_ln4 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_0, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:4->KAN.cpp:90]   --->   Operation 674 'specmemcore' 'specmemcore_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 675 [1/1] (0.00ns)   --->   "%specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_0, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:34->KAN.cpp:91]   --->   Operation 675 'specmemcore' 'specmemcore_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 676 [1/1] (0.00ns)   --->   "%specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_0, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:64->KAN.cpp:92]   --->   Operation 676 'specmemcore' 'specmemcore_ln64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 677 [1/1] (0.00ns)   --->   "%specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_3_0, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:94->KAN.cpp:93]   --->   Operation 677 'specmemcore' 'specmemcore_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i9 %add_ln94_1" [KAN.cpp:94]   --->   Operation 678 'sext' 'sext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i8 %act_1_3_0" [KAN.cpp:94]   --->   Operation 679 'sext' 'sext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 680 [1/1] (0.71ns)   --->   "%add_ln94_2 = add i10 %sext_ln94_2, i10 %sext_ln94_3" [KAN.cpp:94]   --->   Operation 680 'add' 'add_ln94_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_2, i32 9" [KAN.cpp:94]   --->   Operation 681 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln94_2, i32 7" [KAN.cpp:94]   --->   Operation 682 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln94_2, i32 8, i32 9" [KAN.cpp:94]   --->   Operation 683 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (0.43ns)   --->   "%icmp_ln94 = icmp_ne  i2 %tmp_10, i2 0" [KAN.cpp:94]   --->   Operation 684 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%or_ln94 = or i1 %tmp_14, i1 %icmp_ln94" [KAN.cpp:94]   --->   Operation 685 'or' 'or_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln94)   --->   "%xor_ln94 = xor i1 %tmp_12, i1 1" [KAN.cpp:94]   --->   Operation 686 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln94 = and i1 %or_ln94, i1 %xor_ln94" [KAN.cpp:94]   --->   Operation 687 'and' 'and_ln94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%xor_ln94_1 = xor i1 %tmp_14, i1 1" [KAN.cpp:94]   --->   Operation 688 'xor' 'xor_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 689 [1/1] (0.43ns)   --->   "%icmp_ln94_1 = icmp_ne  i2 %tmp_10, i2 3" [KAN.cpp:94]   --->   Operation 689 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%or_ln94_1 = or i1 %icmp_ln94_1, i1 %xor_ln94_1" [KAN.cpp:94]   --->   Operation 690 'or' 'or_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%and_ln94_1 = and i1 %or_ln94_1, i1 %tmp_12" [KAN.cpp:94]   --->   Operation 691 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%select_ln94 = select i1 %and_ln94, i8 127, i8 128" [KAN.cpp:94]   --->   Operation 692 'select' 'select_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln94_1)   --->   "%or_ln94_2 = or i1 %and_ln94, i1 %and_ln94_1" [KAN.cpp:94]   --->   Operation 693 'or' 'or_ln94_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 694 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln94_1 = select i1 %or_ln94_2, i8 %select_ln94, i8 %add_ln94_3" [KAN.cpp:94]   --->   Operation 694 'select' 'select_ln94_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_0, i8 %select_ln94_1" [KAN.cpp:94]   --->   Operation 695 'write' 'write_ln94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%specmemcore_ln10 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_1, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:10->KAN.cpp:97]   --->   Operation 696 'specmemcore' 'specmemcore_ln10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_1_1, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:40->KAN.cpp:98]   --->   Operation 697 'specmemcore' 'specmemcore_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_2_1, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:70->KAN.cpp:99]   --->   Operation 698 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (0.00ns)   --->   "%specmemcore_ln100 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_3_1, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:100->KAN.cpp:100]   --->   Operation 699 'specmemcore' 'specmemcore_ln100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%xor_ln101 = xor i1 %tmp_15, i1 1" [KAN.cpp:101]   --->   Operation 700 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%and_ln101 = and i1 %tmp_16, i1 %xor_ln101" [KAN.cpp:101]   --->   Operation 701 'and' 'and_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%select_ln101 = select i1 %and_ln101, i8 127, i8 128" [KAN.cpp:101]   --->   Operation 702 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%xor_ln101_1 = xor i1 %tmp_16, i1 %tmp_15" [KAN.cpp:101]   --->   Operation 703 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln101_1 = select i1 %xor_ln101_1, i8 %select_ln101, i8 %add_ln101_3" [KAN.cpp:101]   --->   Operation 704 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_1, i8 %select_ln101_1" [KAN.cpp:101]   --->   Operation 705 'write' 'write_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_0_2, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:16->KAN.cpp:104]   --->   Operation 706 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%specmemcore_ln46 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_2, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:46->KAN.cpp:105]   --->   Operation 707 'specmemcore' 'specmemcore_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%specmemcore_ln76 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_2, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:76->KAN.cpp:106]   --->   Operation 708 'specmemcore' 'specmemcore_ln76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.00ns)   --->   "%specmemcore_ln106 = specmemcore void @_ssdm_op_SpecMemCore, i6 %lut_1_3_2, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:106->KAN.cpp:107]   --->   Operation 709 'specmemcore' 'specmemcore_ln106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%xor_ln108 = xor i1 %tmp_17, i1 1" [KAN.cpp:108]   --->   Operation 710 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%and_ln108 = and i1 %tmp_18, i1 %xor_ln108" [KAN.cpp:108]   --->   Operation 711 'and' 'and_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%select_ln108 = select i1 %and_ln108, i8 127, i8 128" [KAN.cpp:108]   --->   Operation 712 'select' 'select_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_1)   --->   "%xor_ln108_1 = xor i1 %tmp_18, i1 %tmp_17" [KAN.cpp:108]   --->   Operation 713 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 714 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln108_1 = select i1 %xor_ln108_1, i8 %select_ln108, i8 %add_ln108_3" [KAN.cpp:108]   --->   Operation 714 'select' 'select_ln108_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_2, i8 %select_ln108_1" [KAN.cpp:108]   --->   Operation 715 'write' 'write_ln108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i4 %lut_1_0_3, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:22->KAN.cpp:111]   --->   Operation 716 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%specmemcore_ln52 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_3, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:52->KAN.cpp:112]   --->   Operation 717 'specmemcore' 'specmemcore_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%specmemcore_ln82 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_3, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:82->KAN.cpp:113]   --->   Operation 718 'specmemcore' 'specmemcore_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%specmemcore_ln112 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_3_3, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:112->KAN.cpp:114]   --->   Operation 719 'specmemcore' 'specmemcore_ln112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i9 %add_ln115_1" [KAN.cpp:115]   --->   Operation 720 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i8 %act_1_3_3" [KAN.cpp:115]   --->   Operation 721 'sext' 'sext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.71ns)   --->   "%add_ln115_2 = add i10 %sext_ln115_3, i10 %sext_ln115_4" [KAN.cpp:115]   --->   Operation 722 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln115_2, i32 9" [KAN.cpp:115]   --->   Operation 723 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln115_2, i32 7" [KAN.cpp:115]   --->   Operation 724 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %add_ln115_2, i32 8, i32 9" [KAN.cpp:115]   --->   Operation 725 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.43ns)   --->   "%icmp_ln115 = icmp_ne  i2 %tmp_13, i2 0" [KAN.cpp:115]   --->   Operation 726 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln115)   --->   "%or_ln115 = or i1 %tmp_21, i1 %icmp_ln115" [KAN.cpp:115]   --->   Operation 727 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln115)   --->   "%xor_ln115 = xor i1 %tmp_19, i1 1" [KAN.cpp:115]   --->   Operation 728 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115 = and i1 %or_ln115, i1 %xor_ln115" [KAN.cpp:115]   --->   Operation 729 'and' 'and_ln115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_21, i1 1" [KAN.cpp:115]   --->   Operation 730 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.43ns)   --->   "%icmp_ln115_1 = icmp_ne  i2 %tmp_13, i2 3" [KAN.cpp:115]   --->   Operation 731 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%or_ln115_1 = or i1 %icmp_ln115_1, i1 %xor_ln115_1" [KAN.cpp:115]   --->   Operation 732 'or' 'or_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%and_ln115_1 = and i1 %or_ln115_1, i1 %tmp_19" [KAN.cpp:115]   --->   Operation 733 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%select_ln115 = select i1 %and_ln115, i8 127, i8 128" [KAN.cpp:115]   --->   Operation 734 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%or_ln115_2 = or i1 %and_ln115, i1 %and_ln115_1" [KAN.cpp:115]   --->   Operation 735 'or' 'or_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln115_1 = select i1 %or_ln115_2, i8 %select_ln115, i8 %add_ln115_3" [KAN.cpp:115]   --->   Operation 736 'select' 'select_ln115_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%write_ln115 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_3, i8 %select_ln115_1" [KAN.cpp:115]   --->   Operation 737 'write' 'write_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_0_4, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:28->KAN.cpp:118]   --->   Operation 738 'specmemcore' 'specmemcore_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_1_4, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:58->KAN.cpp:119]   --->   Operation 739 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%specmemcore_ln88 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lut_1_2_4, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:88->KAN.cpp:120]   --->   Operation 740 'specmemcore' 'specmemcore_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%specmemcore_ln118 = specmemcore void @_ssdm_op_SpecMemCore, i7 %lut_1_3_4, i64 666, i64 34, i64 18446744073709551615" [lut_1.cpp:118->KAN.cpp:121]   --->   Operation 741 'specmemcore' 'specmemcore_ln118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (0.43ns)   --->   "%icmp_ln122 = icmp_ne  i2 %tmp_20, i2 0" [KAN.cpp:122]   --->   Operation 742 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln122)   --->   "%or_ln122 = or i1 %tmp_24, i1 %icmp_ln122" [KAN.cpp:122]   --->   Operation 743 'or' 'or_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln122)   --->   "%xor_ln122 = xor i1 %tmp_22, i1 1" [KAN.cpp:122]   --->   Operation 744 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122 = and i1 %or_ln122, i1 %xor_ln122" [KAN.cpp:122]   --->   Operation 745 'and' 'and_ln122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%xor_ln122_1 = xor i1 %tmp_24, i1 1" [KAN.cpp:122]   --->   Operation 746 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.43ns)   --->   "%icmp_ln122_1 = icmp_ne  i2 %tmp_20, i2 3" [KAN.cpp:122]   --->   Operation 747 'icmp' 'icmp_ln122_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%or_ln122_1 = or i1 %icmp_ln122_1, i1 %xor_ln122_1" [KAN.cpp:122]   --->   Operation 748 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%and_ln122_1 = and i1 %or_ln122_1, i1 %tmp_22" [KAN.cpp:122]   --->   Operation 749 'and' 'and_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%select_ln122 = select i1 %and_ln122, i8 127, i8 128" [KAN.cpp:122]   --->   Operation 750 'select' 'select_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln122_1)   --->   "%or_ln122_2 = or i1 %and_ln122, i1 %and_ln122_1" [KAN.cpp:122]   --->   Operation 751 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln122_1 = select i1 %or_ln122_2, i8 %select_ln122, i8 %add_ln122_3" [KAN.cpp:122]   --->   Operation 752 'select' 'select_ln122_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %output_4, i8 %select_ln122_1" [KAN.cpp:122]   --->   Operation 753 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%ret_ln124 = ret" [KAN.cpp:124]   --->   Operation 754 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.000ns, clock uncertainty: 0.810ns.

 <State 1>: 0.667ns
The critical path consists of the following:
	wire read operation ('input_0_read', KAN.cpp:14) on port 'input_0' (KAN.cpp:14) [150]  (0.000 ns)
	'getelementptr' operation 6 bit ('lut_0_0_0_addr', lut_0.cpp:5->KAN.cpp:14) [153]  (0.000 ns)
	'load' operation 5 bit ('act_0_0_0', lut_0.cpp:5->KAN.cpp:14) on array 'lut_0_0_0' [154]  (0.667 ns)

 <State 2>: 2.080ns
The critical path consists of the following:
	'load' operation 5 bit ('act_0_0_2', lut_0.cpp:15->KAN.cpp:52) on array 'lut_0_0_2' [379]  (0.667 ns)
	'add' operation 6 bit ('add_ln68', KAN.cpp:68) [426]  (0.706 ns)
	'add' operation 7 bit ('add_ln68_1', KAN.cpp:68) [429]  (0.706 ns)

 <State 3>: 1.635ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln87_2', KAN.cpp:87) [528]  (0.000 ns)
	'add' operation 9 bit ('add_ln87_3', KAN.cpp:87) [530]  (0.818 ns)
	'add' operation 9 bit ('add_ln87_4', KAN.cpp:87) [532]  (0.000 ns)
	'add' operation 9 bit ('add_ln87_5', KAN.cpp:87) [534]  (0.818 ns)

 <State 4>: 1.635ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln30_4', KAN.cpp:30) [242]  (0.000 ns)
	'add' operation 9 bit ('add_ln30_5', KAN.cpp:30) [244]  (0.818 ns)
	'add' operation 9 bit ('add_ln30_6', KAN.cpp:30) [246]  (0.000 ns)
	'add' operation 9 bit ('add_ln30_7', KAN.cpp:30) [248]  (0.818 ns)

 <State 5>: 1.615ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln30_8', KAN.cpp:30) [250]  (0.000 ns)
	'add' operation 9 bit ('add_ln30_9', KAN.cpp:30) [252]  (0.818 ns)
	'add' operation 10 bit ('add_ln30_10', KAN.cpp:30) [255]  (0.000 ns)
	'add' operation 10 bit ('add_ln30_11', KAN.cpp:30) [257]  (0.797 ns)

 <State 6>: 2.189ns
The critical path consists of the following:
	'load' operation 5 bit ('act_0_13_0', lut_0.cpp:265->KAN.cpp:27) on array 'lut_0_13_0' [219]  (0.667 ns)
	'add' operation 10 bit ('add_ln30_12', KAN.cpp:30) [259]  (0.000 ns)
	'add' operation 10 bit ('add_ln30_13', KAN.cpp:30) [261]  (0.797 ns)
	'add' operation 10 bit ('add_ln30_14', KAN.cpp:30) [263]  (0.725 ns)

 <State 7>: 1.926ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln87', KAN.cpp:87) [560]  (0.572 ns)
	'or' operation 1 bit ('or_ln87', KAN.cpp:87) [561]  (0.000 ns)
	'and' operation 1 bit ('and_ln87', KAN.cpp:87) [563]  (0.122 ns)
	'select' operation 8 bit ('select_ln87', KAN.cpp:87) [568]  (0.000 ns)
	'select' operation 8 bit ('out_0_3', KAN.cpp:87) [570]  (0.303 ns)
	'select' operation 8 bit ('idx', lut_1.cpp:95->KAN.cpp:93) [603]  (0.303 ns)
	'getelementptr' operation 8 bit ('lut_1_3_0_addr', lut_1.cpp:96->KAN.cpp:93) [605]  (0.000 ns)
	'load' operation 8 bit ('act_1_3_0', lut_1.cpp:96->KAN.cpp:93) on array 'lut_1_3_0' [606]  (0.626 ns)

 <State 8>: 2.169ns
The critical path consists of the following:
	'load' operation 8 bit ('act_1_0_0', lut_1.cpp:6->KAN.cpp:90) on array 'lut_1_0_0' [579]  (0.626 ns)
	'add' operation 8 bit ('add_ln94', KAN.cpp:94) [607]  (0.705 ns)
	'add' operation 8 bit ('add_ln94_4', KAN.cpp:94) [610]  (0.000 ns)
	'add' operation 8 bit ('add_ln94_3', KAN.cpp:94) [616]  (0.838 ns)

 <State 9>: 1.576ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln94_2', KAN.cpp:94) [614]  (0.715 ns)
	'icmp' operation 1 bit ('icmp_ln94', KAN.cpp:94) [619]  (0.436 ns)
	'or' operation 1 bit ('or_ln94', KAN.cpp:94) [620]  (0.000 ns)
	'and' operation 1 bit ('and_ln94', KAN.cpp:94) [622]  (0.122 ns)
	'select' operation 8 bit ('select_ln94', KAN.cpp:94) [627]  (0.000 ns)
	'select' operation 8 bit ('select_ln94_1', KAN.cpp:94) [629]  (0.303 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
