Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Qihan Liu\ECE342\lab4\starter\lab4part1.qsys" --block-symbol-file --output-directory="C:\Users\Qihan Liu\ECE342\TutQsys\light\nios_system" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading starter/lab4part1.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab4part1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: lab4part1.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: lab4part1.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Qihan Liu\ECE342\lab4\starter\lab4part1.qsys" --synthesis=VERILOG --output-directory="C:\Users\Qihan Liu\ECE342\TutQsys\light\nios_system\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading starter/lab4part1.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab4part1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: lab4part1.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: lab4part1.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab4part1: Generating lab4part1 "lab4part1" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'lab4part1_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4part1_LEDs --dir=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0050_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0050_LEDs_gen//lab4part1_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'lab4part1_LEDs'
Info: LEDs: "lab4part1" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart_0: Starting RTL generation for module 'lab4part1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4part1_jtag_uart_0 --dir=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0051_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0051_jtag_uart_0_gen//lab4part1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab4part1_jtag_uart_0'
Info: jtag_uart_0: "lab4part1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'lab4part1_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=lab4part1_nios2_qsys_0 --dir=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0052_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0052_nios2_qsys_0_gen//lab4part1_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2020.02.09 16:15:51 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.02.09 16:15:51 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.02.09 16:15:57 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.02.09 16:15:59 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.02.09 16:15:59 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.02.09 16:16:02 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'lab4part1_nios2_qsys_0'
Info: nios2_qsys_0: "lab4part1" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab4part1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4part1_onchip_memory2_0 --dir=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0053_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0053_onchip_memory2_0_gen//lab4part1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab4part1_onchip_memory2_0'
Info: onchip_memory2_0: "lab4part1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: switches: Starting RTL generation for module 'lab4part1_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4part1_switches --dir=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0054_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/QIHANL~1/AppData/Local/Temp/alt8301_7662371999468613806.dir/0054_switches_gen//lab4part1_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'lab4part1_switches'
Info: switches: "lab4part1" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab4part1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab4part1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab4part1" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Qihan Liu/ECE342/TutQsys/light/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Qihan Liu/ECE342/TutQsys/light/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Qihan Liu/ECE342/TutQsys/light/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab4part1: Done "lab4part1" with 27 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
