.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH setWhatIfClockPort  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBsetWhatIfClockPort\fR
.SH Syntax  \fBsetWhatIfClockPort\fR  <blackBoxCellName>  -port <portName> 
.P Defines a port as a clock port. You can then use the clock port to create timing checks and sequential timing arcs. Therefore, you can do what-if timing analysis without loading the
.lib file.
.P You can use this command after the module definition of the blackbox or the blackblob is available with the I/O's in the Verilog netlist. 
.SH Parameters    "\fB<blackBoxCellName>\fR" Specifies the name of the blackbox or blackblob cell.  "\fB-port <portName>\fR" Specifies the name of the clock port.
