# -Power-Efficient-8-bit-ALU-Design-using-Clock-Gating-in-Verilog
This project implements an 8-bit Arithmetic Logic Unit (ALU) in Verilog using Xilinx Vivado. The design demonstrates power reduction techniques by comparing a normal ALU with a clock-gated ALU.
