# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000256 1024 4 910 70784 2.92646 3.52682 86.0867 104.775 197.393 197.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000256 1024 4 910 70848 2.92042 3.54304 95.4345 104.99 206.967 207.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000256 1024 4 910 70720 2.91226 3.52944 100.295 104.845 211.66 211.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000256 1024 4 910 70656 2.9095 3.52758 94.7562 104.894 206.171 206.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000256 1024 4 910 70800 2.92701 3.5415 95.0304 104.987 206.567 206.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 0.000256 1024 4 910 70784 2.91392 3.52957 96.7894 104.835 208.147 208.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000256 1024 4 910 70800 2.92659 3.5457 96.8882 104.935 208.376 208.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000256 1024 4 910 70656 2.90851 3.52515 94.4105 104.696 205.622 205.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 0.000256 1024 4 910 70272 2.90202 3.52362 94.2651 104.507 205.274 205.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 0.000256 1024 4 910 70400 2.90979 3.5336 99.2659 104.505 210.294 210.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000256 1024 4 910 70656 2.90672 3.52861 113.754 104.859 225.131 225.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000256 1024 4 915 70848 2.9087 3.53488 83.2904 104.977 194.794 194.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000256 1024 4 915 70800 2.92659 3.54496 84.5822 104.992 196.128 196.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000256 1024 4 915 70752 2.91853 3.53357 84.1192 104.969 195.623 195.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000256 1024 4 915 70784 2.93088 3.54304 85.7084 104.928 197.192 197.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000256 1024 4 915 70656 2.9183 3.52806 89.4821 104.771 200.778 200.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000256 1024 4 915 70704 2.92931 3.54714 98.2774 104.9 209.736 209.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000256 1024 4 915 70560 2.9161 3.53078 96.9333 104.833 208.294 208.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 0.000256 1024 4 915 70656 2.9105 3.52666 101.102 104.832 212.451 212.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 0.000256 1024 4 915 70600 2.9329 3.54154 102.417 104.984 213.959 214.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000256 1024 4 915 70560 2.91402 3.53181 101.554 104.844 212.922 213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 0.000256 1024 4 915 70560 2.92864 3.54509 101.573 104.91 213.038 213.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 0.000256 1024 4 915 70400 2.91021 3.52461 91.818 104.791 203.124 203.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 0.000256 1024 4 915 70272 2.90208 3.52042 106.075 104.408 216.986 217.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 0.000256 1024 4 915 70000 2.91459 3.5328 109.063 104.574 220.167 220.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 0.000256 1024 4 915 70144 2.91034 3.52778 101.354 104.861 212.732 212.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000256 1024 4 920 70784 2.91226 3.53443 80.1678 104.907 191.601 191.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000256 1024 4 920 70800 2.93133 3.54614 89.7657 105 201.326 201.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000256 1024 4 920 70752 2.91386 3.5367 84.3839 104.895 195.807 195.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000256 1024 4 920 70784 2.93069 3.54336 85.79 104.917 197.264 197.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000256 1024 4 920 70656 2.91635 3.5288 85.553 104.754 196.834 196.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000256 1024 4 920 70704 2.92733 3.54602 103.453 104.996 215.006 215.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 0.000256 1024 4 920 70272 2.91053 3.53197 76.6385 104.723 187.894 187.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000256 1024 4 920 70560 2.91046 3.5328 100.699 104.745 211.969 212.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 0.000256 1024 4 920 70400 2.91085 3.53507 76.265 104.632 187.425 187.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 0.000256 1024 4 920 70656 2.90816 3.52666 94.3615 104.832 205.707 205.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 0.000256 1024 4 920 70272 2.90816 3.52621 73.1026 104.432 184.049 184.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 0.000256 1024 4 920 70600 2.93814 3.54099 98.6788 104.909 210.155 210.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 0.000256 1024 4 920 70000 2.92278 3.53162 74.1639 104.587 185.283 185.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 0.000256 1024 4 920 70560 2.91037 3.52774 119.198 104.825 230.542 230.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 0.000256 1024 4 920 69888 2.90326 3.51882 82.8972 104.479 193.876 193.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 0.000256 1024 4 920 70560 2.9247 3.54509 115 104.914 226.464 226.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 0.000256 1024 4 920 70080 2.90992 3.53408 83.3673 104.771 194.661 194.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 0.000256 1024 4 920 70400 2.90611 3.52666 111.975 104.699 223.184 223.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 0.000256 1024 4 920 70144 2.90979 3.52736 82.4503 104.937 193.905 193.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 0.000256 1024 4 920 70272 2.90358 3.52509 100.799 104.501 211.811 211.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 0.000256 1024 4 920 69888 2.90816 3.53066 75.3166 104.676 186.512 186.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 0.000256 1024 4 920 70000 2.91277 3.53219 102.517 104.467 213.509 213.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 0.000256 1024 4 920 69600 2.90688 3.52922 72.9377 104.852 184.305 184.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000256 1024 4 912 70912 2.91651 3.5335 80.9214 104.986 192.438 192.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000256 1024 4 912 70880 2.92557 3.54666 83.0157 104.915 194.48 194.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000256 1024 4 912 70848 2.91712 3.53459 82.3441 104.883 193.762 193.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 0.000256 1024 4 912 70656 3.0823 3.52867 59.361 104.894 170.948 171.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000256 1024 4 912 70896 2.92586 3.53987 91.476 104.92 202.945 203.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000256 1024 4 912 70784 3.09024 3.52624 65.7309 104.935 177.362 177.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000256 1024 4 912 70784 2.91056 3.5287 89.9355 104.776 201.231 201.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 0.000256 1024 4 912 70656 2.98816 3.53037 66.0958 104.776 177.473 177.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000256 1024 4 912 70848 2.92442 3.54509 97.193 105.015 208.758 208.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 0.000256 1024 4 912 70560 2.91222 3.5271 74.7463 104.619 185.886 185.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000256 1024 4 912 70720 2.9184 3.53075 94.9457 104.846 206.329 206.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 0.000256 1024 4 912 70400 2.91168 3.52685 71.6888 104.664 182.87 182.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 0.000256 1024 4 912 70656 2.90611 3.52886 114.421 104.812 225.75 225.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 0.000256 1024 4 912 70272 2.90054 3.52256 79.1757 104.516 190.194 190.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 0.000256 1024 4 912 70800 2.92589 3.54096 112.761 104.975 224.286 224.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 0.000256 1024 4 912 70400 2.90611 3.532 81.9008 104.569 192.987 193.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000256 1024 4 912 70784 2.91062 3.5328 111.303 104.817 222.644 222.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 0.000256 1024 4 912 70336 2.89722 3.51952 79.6571 104.488 190.641 190.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 0.000256 1024 4 912 70800 2.92243 3.53968 106.781 105.015 218.336 218.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 0.000256 1024 4 912 70560 2.91546 3.53222 78.5293 104.752 189.805 189.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 0.000256 1024 4 912 70656 2.90368 3.52755 103.611 104.69 214.816 214.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 0.000256 1024 4 912 70656 2.91386 3.52666 76.9254 104.952 188.397 188.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000256 1024 4 925 70720 2.91779 3.53533 89.8428 104.985 201.364 201.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000256 1024 4 925 70720 2.93782 3.54429 82.1818 104.994 193.74 193.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 0.000256 1024 4 925 70560 3.0913 3.53158 58.4332 104.854 169.996 170.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 0.000256 1024 4 925 70656 2.92045 3.53453 86.3932 104.882 197.813 197.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 0.000256 1024 4 925 70464 3.08237 3.52864 62.1401 104.824 173.656 173.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000256 1024 4 925 70672 2.92733 3.54314 90.7412 104.992 202.286 202.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 0.000256 1024 4 925 70560 3.09408 3.53069 64.1316 104.837 175.677 175.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000256 1024 4 925 70528 2.91552 3.52666 94.1876 104.869 205.582 205.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 0.000256 1024 4 925 70400 2.91366 3.52848 68.522 104.788 179.832 179.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 0.000256 1024 4 925 70560 2.92454 3.54102 100.901 104.886 212.334 212.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 0.000256 1024 4 925 70272 2.91392 3.52851 75.8749 104.706 187.102 187.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 0.000256 1024 4 925 70560 2.91178 3.5328 97.1656 104.822 208.509 208.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 0.000256 1024 4 925 70400 2.90816 3.52659 73.982 104.646 185.142 185.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 0.000256 1024 4 925 70464 2.91021 3.53075 113.987 104.916 225.424 225.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 0.000256 1024 4 925 69888 2.90218 3.52259 80.2745 104.402 191.184 191.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 0.000256 1024 4 925 70600 2.9305 3.54138 113.714 104.987 225.256 225.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 0.000256 1024 4 925 70000 2.91178 3.53459 83.4916 104.483 194.499 194.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 0.000256 1024 4 925 70560 2.91235 3.53075 108.681 104.939 220.142 220.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 0.000256 1024 4 925 69888 2.89997 3.52029 78.1356 104.475 189.111 189.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 0.000256 1024 4 925 70560 2.92461 3.54538 106.427 104.886 217.865 217.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 0.000256 1024 4 925 70080 2.91069 3.5327 77.8185 104.854 189.196 189.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 0.000256 1024 4 925 70400 2.90691 3.52666 105.266 104.775 216.554 216.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 0.000256 1024 4 925 70144 2.91226 3.52893 78.6548 104.949 190.125 190.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 0.000256 1024 4 928 70720 2.91286 3.53469 79.5931 105.003 191.124 191.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 0.000256 1024 4 928 70528 3.09917 3.52922 56.934 104.78 168.428 168.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 0.000256 1024 4 928 70720 2.92848 3.54304 82.2541 104.911 193.715 193.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 0.000256 1024 4 928 70560 3.0863 3.53219 58.9653 104.738 170.408 170.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 0.000256 1024 4 928 70656 2.91725 3.53466 87.6045 104.9 199.032 199.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 0.000256 1024 4 928 70464 3.08634 3.52934 61.6154 104.919 173.231 173.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 0.000256 1024 4 928 70672 2.9272 3.54202 85.1645 104.999 196.714 196.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 0.000256 1024 4 928 70560 3.08838 3.53187 60.172 104.835 171.71 171.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 0.000256 1024 4 928 70560 3.10662 3.54349 51.9683 104.912 163.616 163.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 0.000256 1024 4 928 70528 2.91235 3.5239 87.4321 104.776 198.727 198.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 0.000256 1024 4 928 70400 2.96074 3.53046 64.2351 104.778 175.584 175.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 0.000256 1024 4 928 69888 3.08688 3.52224 56.0549 104.448 167.195 167.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 0.000256 1024 4 928 70704 2.92611 3.54038 115.55 105.014 227.111 227.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 0.000256 1024 4 928 70272 2.90774 3.52976 79.6735 104.628 190.821 190.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 0.000256 1024 4 928 70416 2.92045 3.53485 70.1339 104.823 181.492 181.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 0.000256 1024 4 928 70560 2.91421 3.53165 109.906 104.852 221.284 221.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 0.000256 1024 4 928 70400 2.90406 3.52832 80.4412 104.75 191.704 191.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 0.000256 1024 4 928 70080 3.0761 3.52832 68.3315 104.852 179.871 179.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 0.000256 1024 4 928 70464 2.90106 3.52854 102.81 104.919 214.237 214.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 0.000256 1024 4 928 69888 2.904 3.52451 75.444 104.435 186.388 186.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 0.000256 1024 4 928 70272 2.90646 3.52819 69.378 105.841 181.737 181.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 0.000256 1024 4 928 70600 2.92883 3.54467 105.043 104.966 216.564 216.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 0.000256 1024 4 928 70000 2.91363 3.53248 77.0426 104.571 188.139 188.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 0.000256 1024 4 928 69600 3.05766 3.53382 69.3414 104.354 180.37 180.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 0.000256 1024 4 928 70560 2.90816 3.53322 100.973 104.888 212.382 212.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 0.000256 1024 4 928 69888 2.90134 3.52477 76.4388 104.391 187.336 187.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 0.000256 1024 4 928 69888 3.07155 3.51533 66.7209 104.217 177.609 177.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 0.000256 1024 4 928 70560 2.92192 3.54304 100.543 104.991 212.079 212.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 0.000256 1024 4 928 70080 2.91238 3.53434 77.3989 104.76 188.685 188.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 0.000256 1024 4 928 69840 3.06502 3.54304 67.3397 105.002 179.03 179.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 0.000256 1024 4 928 70400 2.90611 3.52573 100.948 104.688 212.148 212.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 0.000256 1024 4 928 70144 2.91347 3.5352 77.2004 104.858 188.589 188.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 0.000256 1024 4 928 69888 2.91021 3.52822 67.4805 104.789 178.788 178.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000256 1024 4 920 70784 2.90944 3.53549 81.1096 104.98 192.614 192.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000256 1024 4 920 70656 3.09827 3.5287 58.8915 104.865 170.466 170.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000256 1024 4 920 70800 2.9289 3.54509 90.1766 104.914 201.642 201.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000256 1024 4 920 70560 3.09171 3.53418 63.8126 104.751 175.273 175.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 0.000256 1024 4 920 70560 3.10922 3.54099 54.4232 105.053 166.209 166.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000256 1024 4 920 70752 2.91014 3.5344 83.879 104.9 195.303 195.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 0.000256 1024 4 920 70656 3.08157 3.52666 59.822 104.897 171.412 171.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 0.000256 1024 4 920 70272 3.08429 3.52886 50.5343 104.629 161.863 161.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000256 1024 4 920 70784 2.92125 3.54237 110.252 105.001 221.797 221.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 0.000256 1024 4 920 70560 2.9105 3.5312 74.9401 104.93 186.391 186.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 0.000256 1024 4 920 70560 2.94102 3.53779 65.8695 104.91 177.336 177.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000256 1024 4 920 70656 2.90752 3.52528 106.173 104.863 217.549 217.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 0.000256 1024 4 920 70400 2.91235 3.52666 74.4041 104.778 185.703 185.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 0.000256 1024 4 920 70272 3.08634 3.52314 62.4108 104.536 173.639 173.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000256 1024 4 920 70704 2.92454 3.54714 106.586 104.922 218.059 218.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 0.000256 1024 4 920 70272 2.9088 3.53306 77.3603 104.636 188.521 188.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 0.000256 1024 4 920 70416 2.92403 3.53517 70.3702 104.74 181.649 181.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 0.000256 1024 4 920 70272 3.08806 3.52666 64.1153 104.827 175.639 175.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000256 1024 4 920 70560 2.90758 3.5312 102.86 104.854 214.231 214.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 0.000256 1024 4 920 70400 2.91021 3.5328 76.6956 104.665 187.884 187.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 0.000256 1024 4 920 70080 2.91328 3.52835 68.3896 104.773 179.684 179.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 0.000256 1024 4 920 69760 3.09053 3.52118 62.7013 104.511 173.909 173.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 0.000256 1024 4 920 70656 2.90237 3.5305 99.5441 104.906 210.964 211.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 0.000256 1024 4 920 70272 2.90461 3.52227 74.9121 104.417 185.836 185.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 0.000256 1024 4 920 70272 3.08627 3.5287 65.6859 104.919 177.303 177.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 0.000256 1024 4 920 69888 3.09658 3.52461 61.9947 104.694 173.39 173.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 0.000256 1024 4 920 70600 2.92326 3.54016 100.576 104.905 212.024 212.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 0.000256 1024 4 920 70000 2.90861 3.53382 77.5822 104.545 188.653 188.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 0.000256 1024 4 920 69600 2.94682 3.53485 66.9488 104.354 177.87 177.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 0.000256 1024 4 920 69600 3.09024 3.53171 63.8823 104.847 175.435 175.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 0.000256 1024 4 912 70656 2.91725 3.53683 87.4648 105.001 199.001 199.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 0.000256 1024 4 912 70528 3.09453 3.52666 60.6381 104.863 172.206 172.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 0.000256 1024 4 912 70464 3.07907 3.53024 51.0941 104.835 162.622 162.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 0.000256 1024 4 912 70640 2.9225 3.54621 84.1309 104.93 195.609 195.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 0.000256 1024 4 912 70400 2.91059 3.5328 55.2017 104.856 166.582 166.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 0.000256 1024 4 912 70560 3.11658 3.54397 50.8457 104.914 162.506 162.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 0.000256 1024 4 912 70656 2.91427 3.5343 106.915 104.88 218.322 218.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 0.000256 1024 4 912 70464 2.90957 3.52896 74.1455 104.92 185.585 185.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 0.000256 1024 4 912 70272 3.07901 3.5288 64.8976 104.628 176.216 176.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 0.000256 1024 4 912 69888 3.09248 3.52576 55.902 104.406 167.012 167.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 0.000256 1024 4 912 70672 2.92499 3.54752 104.287 105.002 215.842 215.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 0.000256 1024 4 912 70560 2.92054 3.53459 72.2367 104.84 183.61 183.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 0.000256 1024 4 912 70560 3.11334 3.54406 62.1385 105.016 173.895 173.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 0.000256 1024 4 912 69888 3.07238 3.52029 55.9069 104.49 167.074 167.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 0.000256 1024 4 912 70528 2.90643 3.5272 98.4883 104.85 209.856 209.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 0.000256 1024 4 912 70400 2.91126 3.5265 71.6647 104.763 182.95 183.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 0.000256 1024 4 912 69888 3.09248 3.51949 62.8042 104.431 173.93 174.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 0.000256 1024 4 912 70144 3.10682 3.53254 57.7536 104.93 169.405 169.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 0.000256 1024 4 912 70560 2.92822 3.54138 99.1302 104.915 210.594 210.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 0.000256 1024 4 912 70272 2.91242 3.53149 74.8521 104.721 186.098 186.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 0.000256 1024 4 912 69984 3.10589 3.5385 65.5907 104.797 177.117 177.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 0.000256 1024 4 912 70272 3.08515 3.52925 64.1992 104.807 175.705 175.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 0.000256 1024 4 912 70400 2.91437 3.5352 98.9163 104.839 210.286 210.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 0.000256 1024 4 912 70080 2.90442 3.52864 75.4597 104.726 186.702 186.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 0.000256 1024 4 912 70080 3.08429 3.53123 65.949 104.77 177.417 177.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 0.000256 1024 4 912 69760 3.08749 3.52349 62.1384 104.431 173.264 173.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 0.000256 1024 4 950 70336 2.91562 3.53504 90.9711 104.978 202.48 202.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 0.000256 1024 4 950 70144 3.09891 3.53021 65.3247 104.864 176.899 176.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 0.000256 1024 4 950 70080 3.08976 3.53226 55.9696 104.898 167.574 167.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 0.000256 1024 4 950 70320 2.92749 3.54333 85.3635 105.015 196.931 197.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 0.000256 1024 4 950 70080 3.08214 3.5368 62.1433 104.853 173.7 173.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 0.000256 1024 4 950 70080 3.1153 3.54115 52.9402 105.014 164.692 164.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 0.000256 1024 4 950 69760 3.07987 3.52768 46.313 104.733 157.736 157.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 0.000256 1024 4 950 70272 2.91539 3.53658 109.845 104.882 221.254 221.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 0.000256 1024 4 950 70080 2.91021 3.5303 75.124 104.904 186.552 186.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 0.000256 1024 4 950 69984 3.08515 3.5281 64.601 104.726 176.022 176.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 0.000256 1024 4 950 69504 3.08381 3.52083 57.3198 104.511 168.52 168.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 0.000256 1024 4 950 70336 2.92842 3.54067 104.441 104.995 215.984 216.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 0.000256 1024 4 950 70112 2.91597 3.53158 71.7894 104.843 183.165 183.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 0.000256 1024 4 950 70224 3.1232 3.54285 62.5852 104.912 174.244 174.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 0.000256 1024 4 950 69440 3.07814 3.5167 55.9372 104.489 167.107 167.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 0.000256 1024 4 950 70144 2.91424 3.52883 102.164 104.775 213.466 213.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 0.000256 1024 4 950 69888 2.90662 3.52877 73.2046 104.789 184.512 184.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 0.000256 1024 4 950 69504 3.08621 3.52195 65.2979 104.52 176.51 176.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 0.000256 1024 4 950 69632 3.09965 3.53078 59.0118 104.94 170.665 170.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 0.000256 1024 4 950 70272 2.92496 3.5447 105.788 104.934 217.272 217.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 0.000256 1024 4 950 69984 2.91056 3.5321 80.0248 104.623 191.171 191.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 0.000256 1024 4 950 69984 2.92454 3.53414 69.9023 104.721 181.162 181.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 0.000256 1024 4 950 69696 3.08477 3.53075 65.8093 104.835 177.342 177.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 0.000256 1024 4 950 69840 3.11027 3.54509 63.7529 105.017 175.503 175.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 0.000256 1024 4 950 70080 2.91226 3.53293 102.901 104.837 214.264 214.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 0.000256 1024 4 950 69760 2.90422 3.5287 78.7565 104.632 189.904 189.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 0.000256 1024 4 950 69600 2.9143 3.52954 68.4088 104.853 179.789 179.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 0.000256 1024 4 950 69120 3.09248 3.52362 64.3354 104.448 175.485 175.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 0.000256 1024 4 950 69600 3.08899 3.53075 64.5371 104.855 176.094 176.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 0.000256 1024 4 960 70208 2.9167 3.54426 87.0945 104.922 198.56 198.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 0.000256 1024 4 960 70016 3.09453 3.53293 61.6949 104.75 173.158 173.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 0.000256 1024 4 960 70080 3.08634 3.52646 52.7461 104.907 164.35 164.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 0.000256 1024 4 960 69888 3.09453 3.52694 46.3402 104.695 157.739 157.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 0.000256 1024 4 960 70240 2.92618 3.54662 112.609 104.889 224.049 224.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 0.000256 1024 4 960 70080 2.90979 3.5297 74.8676 104.756 186.146 186.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 0.000256 1024 4 960 70080 3.11296 3.54099 65.6364 105.015 177.392 177.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 0.000256 1024 4 960 69760 3.08582 3.52528 57.1663 104.796 168.656 168.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 0.000256 1024 4 960 70176 2.91622 3.53152 105.893 104.898 217.32 217.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 0.000256 1024 4 960 70080 2.91021 3.5272 73.1007 104.832 184.454 184.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 0.000256 1024 4 960 69696 3.0809 3.52822 62.2235 104.603 173.52 173.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 0.000256 1024 4 960 69504 3.08653 3.51642 56.6459 104.521 167.852 167.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 0.000256 1024 4 960 69600 3.08861 3.53258 50.7962 104.776 162.279 162.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 0.000256 1024 4 960 70224 2.92454 3.54099 101.441 104.888 212.877 212.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 0.000256 1024 4 960 70112 2.91846 3.53162 70.5734 104.86 181.964 182.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 0.000256 1024 4 960 69888 3.11485 3.54118 62.4132 104.913 174.065 174.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 0.000256 1024 4 960 69440 3.07008 3.51674 54.9468 104.387 166.007 166.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 0.000256 1024 4 960 70000 3.11411 3.54874 50.2663 104.92 161.93 162.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 0.000256 1024 4 960 70016 2.91584 3.5295 97.8729 104.774 209.178 209.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 0.000256 1024 4 960 69888 2.90998 3.5287 72.0368 105.697 184.254 184.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 0.000256 1024 4 960 69504 3.09392 3.51917 63.5844 104.528 174.811 174.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 0.000256 1024 4 960 69632 3.09453 3.52707 58.5878 105.871 171.165 171.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 0.000256 1024 4 960 69120 3.08848 3.52051 54.443 104.421 165.557 165.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 0.000256 1024 4 960 70592 2.91379 3.53322 83.3536 105.001 194.885 194.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 0.000256 1024 4 960 70400 3.10093 3.53094 59.924 104.853 171.492 171.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 0.000256 1024 4 960 70464 3.08115 3.52672 51.3004 104.811 162.807 162.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 0.000256 1024 4 960 70144 3.09658 3.52819 45.0941 104.683 156.486 156.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 0.000256 1024 4 960 70560 2.92698 3.54838 107.307 104.916 218.778 218.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 0.000256 1024 4 960 70400 2.91373 3.53002 71.8064 104.751 183.08 183.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 0.000256 1024 4 960 70320 3.1152 3.5425 61.8375 105.006 173.583 173.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 0.000256 1024 4 960 70080 3.08237 3.5287 56.1279 104.736 167.56 167.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 0.000256 1024 4 960 70000 3.09898 3.52963 49.493 104.577 160.779 160.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 0.000256 1024 4 960 70560 2.91498 3.53594 102.412 104.904 213.847 213.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 0.000256 1024 4 960 70464 2.90678 3.52666 70.9331 104.79 182.237 182.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 0.000256 1024 4 960 70272 3.08918 3.52826 59.8523 104.729 171.281 171.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 0.000256 1024 4 960 69888 3.08307 3.52272 54.5917 104.532 165.81 165.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 0.000256 1024 4 960 70080 3.08019 3.52666 47.5329 104.753 158.978 159.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 0.000256 1024 4 960 70560 2.92826 3.54099 97.0944 104.991 208.635 208.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 0.000256 1024 4 960 70336 2.91402 3.53443 67.4988 104.843 178.872 178.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 0.000256 1024 4 960 70224 3.11866 3.54304 59.2229 105.008 170.975 171.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 0.000256 1024 4 960 69888 3.0848 3.52077 52.2809 104.466 163.435 163.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 0.000256 1024 4 960 70000 3.11501 3.54035 47.6058 105.006 159.349 159.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 0.000256 1024 4 960 70400 2.9103 3.52883 96.6531 104.86 208.035 208.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 0.000256 1024 4 960 70144 2.9096 3.53011 71.001 104.79 182.308 182.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 0.000256 1024 4 960 69888 3.08669 3.52256 61.1703 104.508 172.374 172.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 0.000256 1024 4 960 70144 3.09747 3.53459 57.7024 104.881 169.298 169.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 0.000256 1024 4 960 69760 3.08966 3.52099 54.1676 104.511 165.374 165.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 0.000256 1024 4 960 69888 3.09389 3.5264 51.7713 104.685 163.162 163.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1500 0.000256 1024 4 1024 69696 2.92822 3.53664 134.352 104.956 245.852 245.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 0.000256 1024 4 1024 69696 2.91021 3.53485 98.9816 104.986 210.488 210.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 0.000256 1024 4 1024 69504 2.92832 3.53075 70.8404 104.775 182.16 182.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 0.000256 1024 4 1024 69504 3.08224 3.52643 61.1518 104.83 172.673 172.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 0.000256 1024 4 1024 69376 3.09043 3.52768 54.3511 104.774 165.826 165.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 0.000256 1024 4 1024 69120 3.08218 3.52621 49.7565 104.662 161.109 161.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 0.000256 1024 4 1024 69120 3.08899 3.52182 46.7415 104.427 157.866 157.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 0.000256 1024 4 1024 68992 3.076 3.51894 43.8121 104.388 154.879 154.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 0.000256 1024 4 1024 69120 3.09808 3.53053 41.1704 104.849 152.731 152.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1500 0.000256 1024 4 960 69440 2.90477 3.51936 129.362 104.394 240.263 240.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1500 0.000256 1024 4 960 69888 2.90765 3.52218 124.758 104.412 235.679 235.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1500 0.000256 1024 4 950 70000 2.93085 3.54506 133.159 104.912 244.63 244.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1500 0.000256 1024 4 912 70000 2.93405 3.5417 127.448 104.93 238.933 239.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1500 0.000256 1024 4 928 70400 2.91648 3.52851 123.751 104.789 235.068 235.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1500 0.000256 1024 4 928 69120 3.05024 3.49184 59.7958 103.785 170.205 170.286
