{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465388704879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465388704879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 09:25:04 2016 " "Processing started: Wed Jun 08 09:25:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465388704879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465388704879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465388704879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1465388705056 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Delay_audio EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Delay_audio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1465388705160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465388705294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465388705294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1465388705294 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1465388705453 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1465388705453 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2500 0 0 " "Implementing clock multiplication of 1, clock division of 2500, and phase shift of 0 degrees (0 ps) for PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1465388705454 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1465388705454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1465388708202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1465388708222 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1465388709190 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1465388709190 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15646 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465388709198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15648 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465388709198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15650 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465388709198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15652 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465388709198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15654 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1465388709198 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1465388709198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1465388709206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1465388709254 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 408 " "No exact pin location assignment(s) for 2 pins of 408 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO " "Pin GPIO not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { GPIO } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 396 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465388713193 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_WE_N " "Pin OTG_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_WE_N } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 462 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1465388713193 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1465388713193 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "Successfully merged PLL PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "" 0 -1 1465388713373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1465388715135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Delay_audio.sdc " "Synopsys Design Constraints File file not found: 'Delay_audio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1465388715141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1465388715141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1465388715152 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|combout " "Node \"Delay_aud\|LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388715179 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|datac " "Node \"Delay_aud\|LessThan0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388715179 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|datad " "Node \"Delay_aud\|LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388715179 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~4\|combout " "Node \"Delay_aud\|LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388715179 ""} { "Warning" "WSTA_SCC_NODE" "Delay_aud\|LessThan0~5\|datad " "Node \"Delay_aud\|LessThan0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388715179 ""}  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1465388715179 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1465388715236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1465388715238 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1465388715240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465388715440 ""}  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 14 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 15635 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465388715440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465388715440 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465388715440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465388715441 ""}  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1788 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465388715441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:INST_DELAY_RESET\|oRESET  " "Automatically promoted node RESET_DELAY:INST_DELAY_RESET\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|currentState.resetState " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|currentState.resetState" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 78 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|currentState.resetState } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1785 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1 " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 141 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2190 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controla_delay:Delay_aud\|write_fifo " "Destination node Controla_delay:Delay_aud\|write_fifo" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 98 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controla_delay:Delay_aud|write_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1576 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controla_delay:Delay_aud\|read_fifo " "Destination node Controla_delay:Delay_aud\|read_fifo" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 98 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controla_delay:Delay_aud|read_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1568 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2048 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2052 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2056 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2060 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2064 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~head_lut " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~head_lut" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2068 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1465388715441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1465388715441 ""}  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 10 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET_DELAY:INST_DELAY_RESET|oRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1851 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465388715441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits  " "Automatically promoted node audio_codec_controller:AUDIO_CODEC_INST\|currentState.incrementMuxSelectBits " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1465388715442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1 " "Destination node audio_codec_controller:AUDIO_CODEC_INST\|Selector0~1" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 141 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 2190 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1465388715442 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1465388715442 ""}  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 78 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec_controller:AUDIO_CODEC_INST|currentState.incrementMuxSelectBits } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 1762 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1465388715442 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1465388717316 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1465388717325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1465388717325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1465388717336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1465388717348 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1465388717357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1465388717596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1465388717604 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1465388717604 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1465388717863 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1465388717863 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465388717863 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 56 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 63 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 63 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 73 0 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 73 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 34 37 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 72 0 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 72 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 70 1 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 70 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1465388717865 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1465388717865 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1465388717865 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 clk\[1\] AUD_XCK~output " "PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 80 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1465388718203 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 clk\[1\] AUD_BCLK~output " "PLL \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AUD_BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1465388718204 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[0\] " "Ignored I/O standard assignment to node \"GPIO\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[10\] " "Ignored I/O standard assignment to node \"GPIO\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[11\] " "Ignored I/O standard assignment to node \"GPIO\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[12\] " "Ignored I/O standard assignment to node \"GPIO\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[13\] " "Ignored I/O standard assignment to node \"GPIO\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[14\] " "Ignored I/O standard assignment to node \"GPIO\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[15\] " "Ignored I/O standard assignment to node \"GPIO\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[16\] " "Ignored I/O standard assignment to node \"GPIO\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[17\] " "Ignored I/O standard assignment to node \"GPIO\[17\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[18\] " "Ignored I/O standard assignment to node \"GPIO\[18\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[19\] " "Ignored I/O standard assignment to node \"GPIO\[19\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[1\] " "Ignored I/O standard assignment to node \"GPIO\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[20\] " "Ignored I/O standard assignment to node \"GPIO\[20\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[21\] " "Ignored I/O standard assignment to node \"GPIO\[21\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[22\] " "Ignored I/O standard assignment to node \"GPIO\[22\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[23\] " "Ignored I/O standard assignment to node \"GPIO\[23\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[24\] " "Ignored I/O standard assignment to node \"GPIO\[24\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[25\] " "Ignored I/O standard assignment to node \"GPIO\[25\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[26\] " "Ignored I/O standard assignment to node \"GPIO\[26\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[27\] " "Ignored I/O standard assignment to node \"GPIO\[27\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[28\] " "Ignored I/O standard assignment to node \"GPIO\[28\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[29\] " "Ignored I/O standard assignment to node \"GPIO\[29\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[2\] " "Ignored I/O standard assignment to node \"GPIO\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[30\] " "Ignored I/O standard assignment to node \"GPIO\[30\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[31\] " "Ignored I/O standard assignment to node \"GPIO\[31\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[32\] " "Ignored I/O standard assignment to node \"GPIO\[32\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[33\] " "Ignored I/O standard assignment to node \"GPIO\[33\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[34\] " "Ignored I/O standard assignment to node \"GPIO\[34\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[35\] " "Ignored I/O standard assignment to node \"GPIO\[35\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[3\] " "Ignored I/O standard assignment to node \"GPIO\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[4\] " "Ignored I/O standard assignment to node \"GPIO\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[5\] " "Ignored I/O standard assignment to node \"GPIO\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[6\] " "Ignored I/O standard assignment to node \"GPIO\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[7\] " "Ignored I/O standard assignment to node \"GPIO\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[8\] " "Ignored I/O standard assignment to node \"GPIO\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO\[9\] " "Ignored I/O standard assignment to node \"GPIO\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN0 " "Ignored I/O standard assignment to node \"HSMC_CLKIN0\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_P2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT0 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT0\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P1\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_P2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_P2\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[0\] " "Ignored I/O standard assignment to node \"HSMC_D\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[1\] " "Ignored I/O standard assignment to node \"HSMC_D\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[2\] " "Ignored I/O standard assignment to node \"HSMC_D\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_D\[3\] " "Ignored I/O standard assignment to node \"HSMC_D\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_P\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[0\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[10\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[11\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[12\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[13\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[14\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[15\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[16\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[1\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[2\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[3\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[4\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[5\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[6\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[7\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[8\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_P\[9\]\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OTG_WR_N " "Ignored I/O standard assignment to node \"OTG_WR_N\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1465388718370 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1465388718370 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1465388718377 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1465388718377 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465388718382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1465388728383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465388729351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1465388729396 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1465388754719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465388754719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1465388757037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1465388772318 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1465388772318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1465388782638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1465388782644 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1465388782644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465388783097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1465388785256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1465388785368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1465388787505 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1465388794265 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "131 Cyclone IV E " "131 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 15 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 392 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 16 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 393 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 18 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 394 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 51 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 403 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 52 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 404 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 63 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 412 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 93 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 426 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 107 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 438 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 112 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 441 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 128 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 453 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_HS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 130 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 454 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { TD_VS } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 132 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 456 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 265 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DREQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 266 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_INT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 267 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_INT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 268 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 148 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 463 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 177 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 478 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 458 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 459 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 14 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 391 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 75 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 418 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1465388794381 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1465388794381 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "105 " "Following 105 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 406 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 407 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 408 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 409 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 411 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 421 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 95 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 428 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 114 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 443 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 250 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 251 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 252 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 253 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 259 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 260 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 261 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 262 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 263 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 264 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 458 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 459 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 284 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 285 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 286 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 287 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 288 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 289 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 290 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 291 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 292 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 294 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 295 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 296 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 297 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 298 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 299 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 300 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 301 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 302 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 303 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 304 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 305 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 306 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 307 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 308 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 309 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 310 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 311 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 312 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 313 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 314 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 315 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 340 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 341 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 342 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 343 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 344 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 345 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 346 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 347 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 348 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 349 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 350 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 351 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 352 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 353 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 354 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 355 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 379 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 380 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 381 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 382 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 383 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 384 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 385 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 386 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 387 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 390 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 388 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently enabled " "Pin I2C_SDAT has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Henrique/VHDL_Projects/Delay_audio/" { { 0 { 0 ""} 0 423 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1465388794398 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1465388794398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 221 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465388796972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 09:26:36 2016 " "Processing ended: Wed Jun 08 09:26:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465388796972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465388796972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465388796972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465388796972 ""}
