{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1715251976633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715251976639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715251976639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:22:54 2024 " "Processing started: Thu May 09 16:22:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715251976639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715251976639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mpsoc_design -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715251976639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715251976980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc " "Found entity 1: mpsoc" {  } { { "mpsoc/synthesis/mpsoc.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_irq_mapper " "Found entity 1: mpsoc_irq_mapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0 " "Found entity 1: mpsoc_mm_interconnect_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977219 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_mux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: mpsoc_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_mux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: mpsoc_mm_interconnect_0_cmd_xbar_demux" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_009.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_009.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_009_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_009_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977264 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_009 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_009" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_008.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_008.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_008_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_008_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977266 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_008 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_008" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_006_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977269 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_006 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_006" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_004.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_004.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_004_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_004_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977272 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_004 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_004" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_002_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977276 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_002 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_001_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977279 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router_001 " "Found entity 2: mpsoc_mm_interconnect_0_id_router_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_id_router_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_id_router_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977281 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_id_router " "Found entity 2: mpsoc_mm_interconnect_0_id_router" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_003_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977284 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_003 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_003" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_002_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977295 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_002 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_002" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_001_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977305 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router_001 " "Found entity 2: mpsoc_mm_interconnect_0_addr_router_001" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mpsoc_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mpsoc_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at mpsoc_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1715251977308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_mm_interconnect_0_addr_router_default_decode " "Found entity 1: mpsoc_mm_interconnect_0_addr_router_default_decode" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977309 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_mm_interconnect_0_addr_router " "Found entity 2: mpsoc_mm_interconnect_0_addr_router" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1.v 21 21 " "Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_register_bank_a_module " "Found entity 1: mpsoc_cpu1_register_bank_a_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_cpu1_register_bank_b_module " "Found entity 2: mpsoc_cpu1_register_bank_b_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_cpu1_nios2_oci_debug " "Found entity 3: mpsoc_cpu1_nios2_oci_debug" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_cpu1_ociram_sp_ram_module " "Found entity 4: mpsoc_cpu1_ociram_sp_ram_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_cpu1_nios2_ocimem " "Found entity 5: mpsoc_cpu1_nios2_ocimem" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "6 mpsoc_cpu1_nios2_avalon_reg " "Found entity 6: mpsoc_cpu1_nios2_avalon_reg" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "7 mpsoc_cpu1_nios2_oci_break " "Found entity 7: mpsoc_cpu1_nios2_oci_break" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "8 mpsoc_cpu1_nios2_oci_xbrk " "Found entity 8: mpsoc_cpu1_nios2_oci_xbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "9 mpsoc_cpu1_nios2_oci_dbrk " "Found entity 9: mpsoc_cpu1_nios2_oci_dbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "10 mpsoc_cpu1_nios2_oci_itrace " "Found entity 10: mpsoc_cpu1_nios2_oci_itrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "11 mpsoc_cpu1_nios2_oci_td_mode " "Found entity 11: mpsoc_cpu1_nios2_oci_td_mode" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "12 mpsoc_cpu1_nios2_oci_dtrace " "Found entity 12: mpsoc_cpu1_nios2_oci_dtrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "13 mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Found entity 13: mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "14 mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Found entity 14: mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "15 mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Found entity 15: mpsoc_cpu1_nios2_oci_fifo_cnt_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "16 mpsoc_cpu1_nios2_oci_fifo " "Found entity 16: mpsoc_cpu1_nios2_oci_fifo" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "17 mpsoc_cpu1_nios2_oci_pib " "Found entity 17: mpsoc_cpu1_nios2_oci_pib" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "18 mpsoc_cpu1_nios2_oci_im " "Found entity 18: mpsoc_cpu1_nios2_oci_im" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "19 mpsoc_cpu1_nios2_performance_monitors " "Found entity 19: mpsoc_cpu1_nios2_performance_monitors" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "20 mpsoc_cpu1_nios2_oci " "Found entity 20: mpsoc_cpu1_nios2_oci" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""} { "Info" "ISGN_ENTITY_NAME" "21 mpsoc_cpu1 " "Found entity 21: mpsoc_cpu1" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_sysclk " "Found entity 1: mpsoc_cpu1_jtag_debug_module_sysclk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_tck " "Found entity 1: mpsoc_cpu1_jtag_debug_module_tck" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_jtag_debug_module_wrapper " "Found entity 1: mpsoc_cpu1_jtag_debug_module_wrapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_oci_test_bench " "Found entity 1: mpsoc_cpu1_oci_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu1_test_bench " "Found entity 1: mpsoc_cpu1_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_onchip_mem_c1 " "Found entity 1: mpsoc_onchip_mem_c1" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_onchip_mem_share " "Found entity 1: mpsoc_onchip_mem_share" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_sysid " "Found entity 1: mpsoc_sysid" {  } { { "mpsoc/synthesis/submodules/mpsoc_sysid.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_timer_0 " "Found entity 1: mpsoc_timer_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_jtag_uart_0_sim_scfifo_w " "Found entity 1: mpsoc_jtag_uart_0_sim_scfifo_w" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_jtag_uart_0_scfifo_w " "Found entity 2: mpsoc_jtag_uart_0_scfifo_w" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_jtag_uart_0_sim_scfifo_r " "Found entity 3: mpsoc_jtag_uart_0_sim_scfifo_r" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_jtag_uart_0_scfifo_r " "Found entity 4: mpsoc_jtag_uart_0_scfifo_r" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_jtag_uart_0 " "Found entity 5: mpsoc_jtag_uart_0" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0.v 21 21 " "Found 21 design units, including 21 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_register_bank_a_module " "Found entity 1: mpsoc_cpu0_register_bank_a_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "2 mpsoc_cpu0_register_bank_b_module " "Found entity 2: mpsoc_cpu0_register_bank_b_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "3 mpsoc_cpu0_nios2_oci_debug " "Found entity 3: mpsoc_cpu0_nios2_oci_debug" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "4 mpsoc_cpu0_ociram_sp_ram_module " "Found entity 4: mpsoc_cpu0_ociram_sp_ram_module" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "5 mpsoc_cpu0_nios2_ocimem " "Found entity 5: mpsoc_cpu0_nios2_ocimem" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "6 mpsoc_cpu0_nios2_avalon_reg " "Found entity 6: mpsoc_cpu0_nios2_avalon_reg" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "7 mpsoc_cpu0_nios2_oci_break " "Found entity 7: mpsoc_cpu0_nios2_oci_break" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "8 mpsoc_cpu0_nios2_oci_xbrk " "Found entity 8: mpsoc_cpu0_nios2_oci_xbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "9 mpsoc_cpu0_nios2_oci_dbrk " "Found entity 9: mpsoc_cpu0_nios2_oci_dbrk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "10 mpsoc_cpu0_nios2_oci_itrace " "Found entity 10: mpsoc_cpu0_nios2_oci_itrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "11 mpsoc_cpu0_nios2_oci_td_mode " "Found entity 11: mpsoc_cpu0_nios2_oci_td_mode" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "12 mpsoc_cpu0_nios2_oci_dtrace " "Found entity 12: mpsoc_cpu0_nios2_oci_dtrace" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "13 mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Found entity 13: mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "14 mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Found entity 14: mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "15 mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Found entity 15: mpsoc_cpu0_nios2_oci_fifo_cnt_inc" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "16 mpsoc_cpu0_nios2_oci_fifo " "Found entity 16: mpsoc_cpu0_nios2_oci_fifo" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "17 mpsoc_cpu0_nios2_oci_pib " "Found entity 17: mpsoc_cpu0_nios2_oci_pib" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "18 mpsoc_cpu0_nios2_oci_im " "Found entity 18: mpsoc_cpu0_nios2_oci_im" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "19 mpsoc_cpu0_nios2_performance_monitors " "Found entity 19: mpsoc_cpu0_nios2_performance_monitors" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "20 mpsoc_cpu0_nios2_oci " "Found entity 20: mpsoc_cpu0_nios2_oci" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""} { "Info" "ISGN_ENTITY_NAME" "21 mpsoc_cpu0 " "Found entity 21: mpsoc_cpu0" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_sysclk " "Found entity 1: mpsoc_cpu0_jtag_debug_module_sysclk" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_tck " "Found entity 1: mpsoc_cpu0_jtag_debug_module_tck" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_jtag_debug_module_wrapper " "Found entity 1: mpsoc_cpu0_jtag_debug_module_wrapper" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_oci_test_bench " "Found entity 1: mpsoc_cpu0_oci_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_cpu0_test_bench " "Found entity 1: mpsoc_cpu0_test_bench" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mpsoc_onchip_mem_c0 " "Found entity 1: mpsoc_onchip_mem_c0" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977423 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1605) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1605): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977431 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1607) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1607): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(1763) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(1763): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu0.v(2587) " "Verilog HDL or VHDL warning at mpsoc_cpu0.v(2587): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977437 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1605) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1605): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1607) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1607): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977448 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(1763) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(1763): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977449 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mpsoc_cpu1.v(2587) " "Verilog HDL or VHDL warning at mpsoc_cpu1.v(2587): conditional expression evaluates to a constant" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1715251977451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715251977559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc mpsoc:inst1 " "Elaborating entity \"mpsoc\" for hierarchy \"mpsoc:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf" { { 144 656 880 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_onchip_mem_c0 mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0 " "Elaborating entity \"mpsoc_onchip_mem_c0\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "onchip_mem_c0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_onchip_mem_c0.hex " "Parameter \"init_file\" = \"mpsoc_onchip_mem_c0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977762 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251977762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nc1 " "Found entity 1: altsyncram_5nc1" {  } { { "db/altsyncram_5nc1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_5nc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251977828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251977828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nc1 mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated " "Elaborating entity \"altsyncram_5nc1\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251977828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251978829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251978829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_5nc1.tdf" "decode3" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_5nc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251978830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251978881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251978881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_5nc1.tdf" "mux2" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_5nc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251978882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0 mpsoc:inst1\|mpsoc_cpu0:cpu0 " "Elaborating entity \"mpsoc_cpu0\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "cpu0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251978982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_test_bench mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench " "Elaborating entity \"mpsoc_cpu0_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_test_bench:the_mpsoc_cpu0_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251978992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_register_bank_a_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a " "Elaborating entity \"mpsoc_cpu0_register_bank_a_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_register_bank_a" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251978994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_rf_ram_a.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979003 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0g1 " "Found entity 1: altsyncram_j0g1" {  } { { "db/altsyncram_j0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_j0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0g1 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_j0g1:auto_generated " "Elaborating entity \"altsyncram_j0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_a_module:mpsoc_cpu0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_j0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_register_bank_b_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b " "Elaborating entity \"mpsoc_cpu0_register_bank_b_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_register_bank_b" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_rf_ram_b.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979093 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0g1 " "Found entity 1: altsyncram_k0g1" {  } { { "db/altsyncram_k0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_k0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0g1 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k0g1:auto_generated " "Elaborating entity \"altsyncram_k0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_register_bank_b_module:mpsoc_cpu0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci " "Elaborating entity \"mpsoc_cpu0_nios2_oci\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_debug mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug " "Elaborating entity \"mpsoc_cpu0_nios2_oci_debug\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979193 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_ocimem mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem " "Elaborating entity \"mpsoc_cpu0_nios2_ocimem\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_ociram_sp_ram_module mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram " "Elaborating entity \"mpsoc_cpu0_ociram_sp_ram_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu0_ociram_default_contents.mif " "Parameter \"init_file\" = \"mpsoc_cpu0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979206 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6781 " "Found entity 1: altsyncram_6781" {  } { { "db/altsyncram_6781.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_6781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6781 mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6781:auto_generated " "Elaborating entity \"altsyncram_6781\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_ocimem:the_mpsoc_cpu0_nios2_ocimem\|mpsoc_cpu0_ociram_sp_ram_module:mpsoc_cpu0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_avalon_reg mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg " "Elaborating entity \"mpsoc_cpu0_nios2_avalon_reg\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_avalon_reg:the_mpsoc_cpu0_nios2_avalon_reg\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_break mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break " "Elaborating entity \"mpsoc_cpu0_nios2_oci_break\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_break:the_mpsoc_cpu0_nios2_oci_break\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_xbrk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk " "Elaborating entity \"mpsoc_cpu0_nios2_oci_xbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_xbrk:the_mpsoc_cpu0_nios2_oci_xbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_dbrk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk " "Elaborating entity \"mpsoc_cpu0_nios2_oci_dbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dbrk:the_mpsoc_cpu0_nios2_oci_dbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_itrace mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace " "Elaborating entity \"mpsoc_cpu0_nios2_oci_itrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_itrace:the_mpsoc_cpu0_nios2_oci_itrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_dtrace mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace " "Elaborating entity \"mpsoc_cpu0_nios2_oci_dtrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_td_mode mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mpsoc_cpu0_nios2_oci_td_mode\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_dtrace:the_mpsoc_cpu0_nios2_oci_dtrace\|mpsoc_cpu0_nios2_oci_td_mode:mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "mpsoc_cpu0_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_compute_input_tm_cnt mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo_wrptr_inc mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_fifo_cnt_inc mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mpsoc_cpu0_nios2_oci_fifo_cnt_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_oci_test_bench mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_oci_test_bench:the_mpsoc_cpu0_oci_test_bench " "Elaborating entity \"mpsoc_cpu0_oci_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_fifo:the_mpsoc_cpu0_nios2_oci_fifo\|mpsoc_cpu0_oci_test_bench:the_mpsoc_cpu0_oci_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_pib mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib " "Elaborating entity \"mpsoc_cpu0_nios2_oci_pib\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_pib:the_mpsoc_cpu0_nios2_oci_pib\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_nios2_oci_im mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im " "Elaborating entity \"mpsoc_cpu0_nios2_oci_im\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_im:the_mpsoc_cpu0_nios2_oci_im\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_wrapper mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_wrapper\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "the_mpsoc_cpu0_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_tck mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_tck\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_tck:the_mpsoc_cpu0_jtag_debug_module_tck\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_mpsoc_cpu0_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu0_jtag_debug_module_sysclk mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk " "Elaborating entity \"mpsoc_cpu0_jtag_debug_module_sysclk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|mpsoc_cpu0_jtag_debug_module_sysclk:the_mpsoc_cpu0_jtag_debug_module_sysclk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "the_mpsoc_cpu0_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "mpsoc_cpu0_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979342 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_jtag_debug_module_wrapper:the_mpsoc_cpu0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mpsoc_cpu0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"mpsoc_jtag_uart_0\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "jtag_uart_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0_scfifo_w mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w " "Elaborating entity \"mpsoc_jtag_uart_0_scfifo_w\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "the_mpsoc_jtag_uart_0_scfifo_w" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "wfifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979399 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_w:the_mpsoc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_jtag_uart_0_scfifo_r mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r " "Elaborating entity \"mpsoc_jtag_uart_0_scfifo_r\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|mpsoc_jtag_uart_0_scfifo_r:the_mpsoc_jtag_uart_0_scfifo_r\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "the_mpsoc_jtag_uart_0_scfifo_r" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "mpsoc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mpsoc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979767 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_timer_0 mpsoc:inst1\|mpsoc_timer_0:timer_0 " "Elaborating entity \"mpsoc_timer_0\" for hierarchy \"mpsoc:inst1\|mpsoc_timer_0:timer_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "timer_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_sysid mpsoc:inst1\|mpsoc_sysid:sysid " "Elaborating entity \"mpsoc_sysid\" for hierarchy \"mpsoc:inst1\|mpsoc_sysid:sysid\"" {  } { { "mpsoc/synthesis/mpsoc.v" "sysid" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_onchip_mem_share mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share " "Elaborating entity \"mpsoc_onchip_mem_share\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\"" {  } { { "mpsoc/synthesis/mpsoc.v" "onchip_mem_share" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_onchip_mem_share.hex " "Parameter \"init_file\" = \"mpsoc_onchip_mem_share.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979890 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_share.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251979890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43d1 " "Found entity 1: altsyncram_43d1" {  } { { "db/altsyncram_43d1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_43d1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251979954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251979954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43d1 mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram\|altsyncram_43d1:auto_generated " "Elaborating entity \"altsyncram_43d1\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_share:onchip_mem_share\|altsyncram:the_altsyncram\|altsyncram_43d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251979955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_onchip_mem_c1 mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1 " "Elaborating entity \"mpsoc_onchip_mem_c1\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\"" {  } { { "mpsoc/synthesis/mpsoc.v" "onchip_mem_c1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_onchip_mem_c1.hex " "Parameter \"init_file\" = \"mpsoc_onchip_mem_c1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981120 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_onchip_mem_c1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251981120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nc1 " "Found entity 1: altsyncram_6nc1" {  } { { "db/altsyncram_6nc1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_6nc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251981188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251981188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nc1 mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated " "Elaborating entity \"altsyncram_6nc1\" for hierarchy \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251981188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1 mpsoc:inst1\|mpsoc_cpu1:cpu1 " "Elaborating entity \"mpsoc_cpu1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\"" {  } { { "mpsoc/synthesis/mpsoc.v" "cpu1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_test_bench mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench " "Elaborating entity \"mpsoc_cpu1_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_test_bench:the_mpsoc_cpu1_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_register_bank_a_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a " "Elaborating entity \"mpsoc_cpu1_register_bank_a_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_register_bank_a" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251982268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_rf_ram_a.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982269 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251982269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0g1 " "Found entity 1: altsyncram_l0g1" {  } { { "db/altsyncram_l0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_l0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251982322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251982322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0g1 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l0g1:auto_generated " "Elaborating entity \"altsyncram_l0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_a_module:mpsoc_cpu1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_register_bank_b_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b " "Elaborating entity \"mpsoc_cpu1_register_bank_b_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_register_bank_b" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_rf_ram_b.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982365 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251982365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0g1 " "Found entity 1: altsyncram_m0g1" {  } { { "db/altsyncram_m0g1.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_m0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251982421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251982421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0g1 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated " "Elaborating entity \"altsyncram_m0g1\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_register_bank_b_module:mpsoc_cpu1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci " "Elaborating entity \"mpsoc_cpu1_nios2_oci\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_debug mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug " "Elaborating entity \"mpsoc_cpu1_nios2_oci_debug\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_ocimem mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem " "Elaborating entity \"mpsoc_cpu1_nios2_ocimem\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_ocimem" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_ociram_sp_ram_module mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram " "Elaborating entity \"mpsoc_cpu1_ociram_sp_ram_module\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mpsoc_cpu1_ociram_default_contents.mif " "Parameter \"init_file\" = \"mpsoc_cpu1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982470 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715251982470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7781.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7781 " "Found entity 1: altsyncram_7781" {  } { { "db/altsyncram_7781.tdf" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/db/altsyncram_7781.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715251982523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715251982523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7781 mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7781:auto_generated " "Elaborating entity \"altsyncram_7781\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_ocimem:the_mpsoc_cpu1_nios2_ocimem\|mpsoc_cpu1_ociram_sp_ram_module:mpsoc_cpu1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_avalon_reg mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg " "Elaborating entity \"mpsoc_cpu1_nios2_avalon_reg\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_avalon_reg:the_mpsoc_cpu1_nios2_avalon_reg\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_break mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break " "Elaborating entity \"mpsoc_cpu1_nios2_oci_break\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_break:the_mpsoc_cpu1_nios2_oci_break\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_break" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_xbrk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk " "Elaborating entity \"mpsoc_cpu1_nios2_oci_xbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_xbrk:the_mpsoc_cpu1_nios2_oci_xbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_dbrk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk " "Elaborating entity \"mpsoc_cpu1_nios2_oci_dbrk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dbrk:the_mpsoc_cpu1_nios2_oci_dbrk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_itrace mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace " "Elaborating entity \"mpsoc_cpu1_nios2_oci_itrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_itrace:the_mpsoc_cpu1_nios2_oci_itrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_dtrace mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace " "Elaborating entity \"mpsoc_cpu1_nios2_oci_dtrace\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_td_mode mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mpsoc_cpu1_nios2_oci_td_mode\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_dtrace:the_mpsoc_cpu1_nios2_oci_dtrace\|mpsoc_cpu1_nios2_oci_td_mode:mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "mpsoc_cpu1_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_compute_input_tm_cnt mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_compute_input_tm_cnt:the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo_wrptr_inc mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_wrptr_inc:the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_fifo_cnt_inc mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mpsoc_cpu1_nios2_oci_fifo_cnt_inc\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_nios2_oci_fifo_cnt_inc:the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_oci_test_bench mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_oci_test_bench:the_mpsoc_cpu1_oci_test_bench " "Elaborating entity \"mpsoc_cpu1_oci_test_bench\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_fifo:the_mpsoc_cpu1_nios2_oci_fifo\|mpsoc_cpu1_oci_test_bench:the_mpsoc_cpu1_oci_test_bench\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_oci_test_bench" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_pib mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib " "Elaborating entity \"mpsoc_cpu1_nios2_oci_pib\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_pib:the_mpsoc_cpu1_nios2_oci_pib\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_nios2_oci_im mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im " "Elaborating entity \"mpsoc_cpu1_nios2_oci_im\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_im:the_mpsoc_cpu1_nios2_oci_im\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_nios2_oci_im" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_wrapper mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_wrapper\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "the_mpsoc_cpu1_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_tck mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_tck\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_tck:the_mpsoc_cpu1_jtag_debug_module_tck\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_mpsoc_cpu1_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_cpu1_jtag_debug_module_sysclk mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk " "Elaborating entity \"mpsoc_cpu1_jtag_debug_module_sysclk\" for hierarchy \"mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_jtag_debug_module_wrapper:the_mpsoc_cpu1_jtag_debug_module_wrapper\|mpsoc_cpu1_jtag_debug_module_sysclk:the_mpsoc_cpu1_jtag_debug_module_sysclk\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" "the_mpsoc_cpu1_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mpsoc_mm_interconnect_0\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mpsoc/synthesis/mpsoc.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_jtag_debug_module_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251982999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_c0_s1_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "onchip_mem_c0_s1_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router:addr_router\|mpsoc_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_001_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_001:addr_router_001\|mpsoc_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_002_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_002:addr_router_002\|mpsoc_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_003 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_003\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "addr_router_003" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_addr_router_003_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_addr_router_003:addr_router_003\|mpsoc_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router:id_router\|mpsoc_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_001_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_001:id_router_001\|mpsoc_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_001:id_router_001\|mpsoc_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_002 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_002\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_002_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_002:id_router_002\|mpsoc_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_004 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_004:id_router_004 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_004\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_004:id_router_004\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_004" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_004_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_004:id_router_004\|mpsoc_mm_interconnect_0_id_router_004_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_004_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_004:id_router_004\|mpsoc_mm_interconnect_0_id_router_004_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_006 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_006\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_006" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_006_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_006:id_router_006\|mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_006:id_router_006\|mpsoc_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_008 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_008:id_router_008 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_008\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_008:id_router_008\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_008" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_008_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_008:id_router_008\|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_008_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_008:id_router_008\|mpsoc_mm_interconnect_0_id_router_008_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_009 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009 " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_009\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "id_router_009" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_id_router_009_default_decode mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\|mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode " "Elaborating entity \"mpsoc_mm_interconnect_0_id_router_009_default_decode\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_id_router_009:id_router_009\|mpsoc_mm_interconnect_0_id_router_009_default_decode:the_default_decode\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_demux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_demux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_mux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_cmd_xbar_mux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_demux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_mux mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_mm_interconnect_0_rsp_xbar_mux_001 mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"mpsoc_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" 4072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mpsoc:inst1\|mpsoc_mm_interconnect_0:mm_interconnect_0\|mpsoc_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpsoc_irq_mapper mpsoc:inst1\|mpsoc_irq_mapper:irq_mapper " "Elaborating entity \"mpsoc_irq_mapper\" for hierarchy \"mpsoc:inst1\|mpsoc_irq_mapper:irq_mapper\"" {  } { { "mpsoc/synthesis/mpsoc.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mpsoc:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\"" {  } { { "mpsoc/synthesis/mpsoc.v" "rst_controller" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mpsoc:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mpsoc:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "mpsoc/synthesis/mpsoc.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/mpsoc.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715251983284 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715251989418 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3780 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 393 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3205 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" 348 -1 0 } } { "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3205 -1 0 } } { "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 611 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 611 -1 0 } } { "mpsoc/synthesis/submodules/mpsoc_timer_0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_timer_0.v" 166 -1 0 } } { "mpsoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715251989550 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715251989550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251991560 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715251993706 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715251993853 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715251993853 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715251993923 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715251993923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251994012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715251994350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715251995134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715251995134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4562 " "Implemented 4562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715251995730 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715251995730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3948 " "Implemented 3948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715251995730 ""} { "Info" "ICUT_CUT_TM_RAMS" "608 " "Implemented 608 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715251995730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715251995730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715251995797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:23:15 2024 " "Processing ended: Thu May 09 16:23:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715251995797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715251995797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715251995797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715251995797 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1715251998949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715251999132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715251999132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:23:16 2024 " "Processing started: Thu May 09 16:23:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715251999132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715251999132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715251999132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715251999193 ""}
{ "Info" "0" "" "Project  = mpsoc_design" {  } {  } 0 0 "Project  = mpsoc_design" 0 0 "Fitter" 0 0 1715251999193 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1715251999193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1715251999359 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715251999407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715251999440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715251999440 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a75 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a43 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a11 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a107 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a48 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a80 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a16 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a112 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a33 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a65 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a1 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a97 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a64 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a32 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a0 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a96 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a36 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a68 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a4 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a100 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a67 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a35 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a3 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a99 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a37 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a69 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a5 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a101 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a66 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a34 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a2 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a98 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a44 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a76 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a12 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a108 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a46 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a78 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a14 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a110 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a77 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a45 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a13 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a109 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a79 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a47 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a15 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a111 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a75 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a43 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a11 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a107 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a48 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a80 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a16 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a112 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a33 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a65 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a1 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a97 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a64 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a32 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a0 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a96 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a36 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a68 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a4 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a100 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a67 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a35 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a3 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a99 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a37 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a69 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a5 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a101 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a66 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a34 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a2 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a98 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a44 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a76 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a12 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a108 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a46 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a78 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a14 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a110 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a77 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a45 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a13 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a109 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a79 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a47 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a15 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a111 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a38 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a70 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a6 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a102 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a71 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a39 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a7 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a103 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a40 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a72 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a8 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a104 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a38 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a70 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a6 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a102 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a71 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a39 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a7 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a103 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a40 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a72 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a8 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a104 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a53 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a85 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a21 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a117 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a41 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a73 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a9 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a105 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a55 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a87 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a23 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a119 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a86 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a54 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a22 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a118 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a84 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a52 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a20 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a116 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a51 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a83 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a19 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a115 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a82 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a50 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a18 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a114 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a49 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a81 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a17 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a113 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a74 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a42 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a10 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a106 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a88 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a56 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a24 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a120 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a57 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a89 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a25 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a121 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a90 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a58 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a26 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a122 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a85 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a53 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a21 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a117 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a41 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a73 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a9 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a105 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a87 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a55 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a23 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a119 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a54 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a86 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a22 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a118 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a84 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a52 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a20 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a116 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a51 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a83 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a19 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a115 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a82 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a50 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a18 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a114 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a49 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a81 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a17 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a113 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a74 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a42 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a10 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a106 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a56 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a88 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a24 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a120 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a89 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a57 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a25 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a121 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a58 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a90 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a26 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a122 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a91 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a59 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a27 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a123 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a60 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a92 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a28 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a124 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a93 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a61 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a29 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a125 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a62 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a94 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a30 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a126 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a95 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a63 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a31 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a127 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c0:onchip_mem_c0\|altsyncram:the_altsyncram\|altsyncram_5nc1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c0:onchip_mem_c0|altsyncram:the_altsyncram|altsyncram_5nc1:auto_generated|ram_block1a127"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a91 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a59 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a27 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a123 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a60 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a92 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a28 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a124 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a93 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a61 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a29 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a125 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a62 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a94 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a30 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a126 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a95 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a63 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a31 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a127 " "Atom \"mpsoc:inst1\|mpsoc_onchip_mem_c1:onchip_mem_c1\|altsyncram:the_altsyncram\|altsyncram_6nc1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1715251999532 "|TopLevel|mpsoc:inst1|mpsoc_onchip_mem_c1:onchip_mem_c1|altsyncram:the_altsyncram|altsyncram_6nc1:auto_generated|ram_block1a127"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1715251999532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715251999792 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715251999800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715252000205 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715252000205 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19615 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715252000211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19617 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715252000211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19619 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715252000211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19621 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715252000211 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19623 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715252000211 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715252000211 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715252000257 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252001765 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1715252001765 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715252001808 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/mpsoc_cpu1.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/mpsoc_cpu1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715252001817 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/mpsoc_cpu0.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/mpsoc_cpu0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715252001834 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1715252001861 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252001929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252001929 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252001929 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1715252001929 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1715252001929 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1715252001929 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1715252001929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab03/mpsoc_desgin/TopLevel.bdf" { { 208 368 544 224 "INPUT_CLOCK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19607 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19095 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node mpsoc:inst1\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node mpsoc:inst1\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_002|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 6416 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|W_rf_wren " "Destination node mpsoc:inst1\|mpsoc_cpu1:cpu1\|W_rf_wren" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu1:cpu1|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 2246 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 5628 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002227 ""}  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_002|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 4840 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node mpsoc:inst1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node mpsoc:inst1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 6377 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|W_rf_wren " "Destination node mpsoc:inst1\|mpsoc_cpu0:cpu0\|W_rf_wren" {  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu0:cpu0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 4580 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 3722 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002228 ""}  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 388 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19604 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002228 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002228 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 19265 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node mpsoc:inst1\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node mpsoc:inst1\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 7550 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 9078 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|resetrequest  " "Automatically promoted node mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 9078 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu0.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu0.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpsoc:inst1\|mpsoc_cpu0:cpu0\|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci\|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu0:cpu0|mpsoc_cpu0_nios2_oci:the_mpsoc_cpu0_nios2_oci|mpsoc_cpu0_nios2_oci_debug:the_mpsoc_cpu0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 3728 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|resetrequest  " "Automatically promoted node mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node mpsoc:inst1\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "mpsoc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 9078 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715252002229 ""}  } { { "mpsoc/synthesis/submodules/mpsoc_cpu1.v" "" { Text "D:/SEM6/CO503/Lab03/mpsoc_desgin/mpsoc/synthesis/submodules/mpsoc_cpu1.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mpsoc:inst1\|mpsoc_cpu1:cpu1\|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci\|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mpsoc:inst1|mpsoc_cpu1:cpu1|mpsoc_cpu1_nios2_oci:the_mpsoc_cpu1_nios2_oci|mpsoc_cpu1_nios2_oci_debug:the_mpsoc_cpu1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 0 { 0 ""} 0 1394 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715252002229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715252003081 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715252003089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715252003090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715252003099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715252003110 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715252003117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715252003117 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715252003125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715252003212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1715252003221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715252003221 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715252003531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715252008105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715252009742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715252009781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715252012295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715252012295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715252013311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/SEM6/CO503/Lab03/mpsoc_desgin/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715252018121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715252018121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715252018924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715252018926 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1715252018926 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715252018926 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715252019108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715252019163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715252020188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715252020246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715252021192 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715252022329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab03/mpsoc_desgin/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715252023730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5264 " "Peak virtual memory: 5264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715252025890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:23:45 2024 " "Processing ended: Thu May 09 16:23:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715252025890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715252025890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715252025890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715252025890 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1715252029354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715252029361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715252029362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:23:47 2024 " "Processing started: Thu May 09 16:23:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715252029362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715252029362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715252029362 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715252032988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715252033070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715252034143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:23:54 2024 " "Processing ended: Thu May 09 16:23:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715252034143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715252034143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715252034143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715252034143 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715252034828 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1715252037360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715252037625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715252037625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:23:55 2024 " "Processing started: Thu May 09 16:23:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715252037625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715252037625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mpsoc_design -c TopLevel " "Command: quartus_sta mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715252037626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1715252037707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715252038072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715252038109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1715252038110 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1715252038615 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1715252038615 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1715252038652 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/mpsoc_cpu1.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/mpsoc_cpu1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1715252038661 ""}
{ "Info" "ISTA_SDC_FOUND" "mpsoc/synthesis/submodules/mpsoc_cpu0.sdc " "Reading SDC File: 'mpsoc/synthesis/submodules/mpsoc_cpu0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1715252038676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1715252038702 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252039046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252039046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252039046 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1715252039046 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1715252039047 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1715252039106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.500 " "Worst-case setup slack is 46.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.500               0.000 altera_reserved_tck  " "   46.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252039123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252039126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.188 " "Worst-case recovery slack is 44.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.188               0.000 altera_reserved_tck  " "   44.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252039129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.523 " "Worst-case removal slack is 1.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.523               0.000 altera_reserved_tck  " "    1.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252039131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252039134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.720 ns " "Worst Case Available Settling Time: 196.720 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252039233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715252039238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1715252039275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1715252040351 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1715252040614 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040624 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1715252040624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.830 " "Worst-case setup slack is 46.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.830               0.000 altera_reserved_tck  " "   46.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.764 " "Worst-case recovery slack is 44.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.764               0.000 altera_reserved_tck  " "   44.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.391 " "Worst-case removal slack is 1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 altera_reserved_tck  " "    1.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.566 " "Worst-case minimum pulse width slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.046 ns " "Worst Case Available Settling Time: 197.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040704 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1715252040711 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1715252040954 "|TopLevel|INPUT_CLOCK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040962 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1715252040962 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1715252040962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.376 " "Worst-case setup slack is 48.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.376               0.000 altera_reserved_tck  " "   48.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.062 " "Worst-case recovery slack is 47.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.062               0.000 altera_reserved_tck  " "   47.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.725 " "Worst-case removal slack is 0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 altera_reserved_tck  " "    0.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1715252040987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1715252040987 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.432 ns " "Worst Case Available Settling Time: 198.432 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1715252041047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715252041295 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1715252041295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715252041463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:24:01 2024 " "Processing ended: Thu May 09 16:24:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715252041463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715252041463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715252041463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715252041463 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1715252044887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715252044893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715252044893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 16:24:02 2024 " "Processing started: Thu May 09 16:24:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715252044893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715252044893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mpsoc_design -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715252044893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_slow.vho D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_slow.vho in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252046266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_slow.vho D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_slow.vho in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252046792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_fast.vho D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_fast.vho in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252047319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel.vho D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel.vho in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252047852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_vhd_slow.sdo D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252048346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_vhd_slow.sdo D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252048833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_vhd_fast.sdo D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_vhd_fast.sdo in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252049321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_vhd.sdo D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/ simulation " "Generated file TopLevel_vhd.sdo in folder \"D:/SEM6/CO503/Lab03/mpsoc_desgin/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1715252049814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715252050014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 16:24:10 2024 " "Processing ended: Thu May 09 16:24:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715252050014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715252050014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715252050014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715252050014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715252050726 ""}
