

================================================================
== Vitis HLS Report for 'decision_function_2'
================================================================
* Date:           Thu Jan 23 13:48:18 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_486 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_487 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_488 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_489 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1221, i18 6181" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_55 = icmp_slt  i18 %p_read_486, i18 129" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_55' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_56 = icmp_slt  i18 %p_read1221, i18 6711" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_56' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_57 = icmp_slt  i18 %p_read2029, i18 89359" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_57' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_58 = icmp_slt  i18 %p_read_489, i18 1" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_58' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_59 = icmp_slt  i18 %p_read413, i18 7" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_59' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_60 = icmp_slt  i18 %p_read716, i18 553" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_60' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_61 = icmp_slt  i18 %p_read918, i18 48" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_61' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_62 = icmp_slt  i18 %p_read110, i18 256101" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_62' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_63 = icmp_slt  i18 %p_read1120, i18 813" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_63' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_64 = icmp_slt  i18 %p_read110, i18 184989" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_64' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %p_read413, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.94ns)   --->   "%icmp_ln86_1399 = icmp_slt  i15 %tmp, i15 1" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1399' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_66 = icmp_slt  i18 %p_read211, i18 259692" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_66' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_67 = icmp_slt  i18 %p_read_486, i18 155" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_67' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_68 = icmp_slt  i18 %p_read2231, i18 58881" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_68' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_69 = icmp_slt  i18 %p_read918, i18 56" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_69' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_70 = icmp_slt  i18 %p_read110, i18 83912" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_70' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_71 = icmp_slt  i18 %p_read, i18 106634" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_71' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_72 = icmp_slt  i18 %p_read_487, i18 20" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_72' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_73 = icmp_slt  i18 %p_read1322, i18 469" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_73' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_74 = icmp_slt  i18 %p_read_488, i18 2965" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_74' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_75 = icmp_slt  i18 %p_read514, i18 117" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_75' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %p_read615, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 54 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.81ns)   --->   "%icmp_ln86_1400 = icmp_slt  i14 %tmp_25, i14 1" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1400' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_77 = icmp_slt  i18 %p_read2130, i18 80881" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_77' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_78 = icmp_slt  i18 %p_read1221, i18 6664" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_78' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_79 = icmp_slt  i18 %p_read1423, i18 22" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_79' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_80 = icmp_slt  i18 %p_read1019, i18 64374" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_80' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_81 = icmp_slt  i18 %p_read312, i18 33" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_81' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_82 = icmp_slt  i18 %p_read817, i18 233" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_82' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_55, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_27 = xor i1 %icmp_ln86_55, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_27' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_27" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_54 = and i1 %icmp_ln86_57, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_54' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_12)   --->   "%xor_ln104_29 = xor i1 %icmp_ln86_57, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_29' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_12 = and i1 %and_ln102, i1 %xor_ln104_29" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_12' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_57 = and i1 %icmp_ln86_61, i1 %and_ln102_54" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_57' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_33 = xor i1 %icmp_ln86_61, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_33' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_58 = and i1 %icmp_ln86_62, i1 %and_ln104_12" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_58' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_80 = and i1 %icmp_ln86_69, i1 %xor_ln104_33" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_80' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_66 = and i1 %and_ln102_80, i1 %and_ln102_54" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_66' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_57, i1 %and_ln102_66" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_55 = and i1 %icmp_ln86_58, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_55' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_13)   --->   "%xor_ln104_30 = xor i1 %icmp_ln86_58, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_30' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_13 = and i1 %and_ln104, i1 %xor_ln104_30" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_13' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%xor_ln104_34 = xor i1 %icmp_ln86_62, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_34' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_59 = and i1 %icmp_ln86_63, i1 %and_ln102_55" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_59' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%and_ln102_65 = and i1 %icmp_ln86_68, i1 %and_ln102_57" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_65' <Predicate = (and_ln102_57 & and_ln102_54 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%and_ln102_67 = and i1 %icmp_ln86_70, i1 %and_ln102_58" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_67' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%and_ln102_81 = and i1 %icmp_ln86_71, i1 %xor_ln104_34" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_81' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%and_ln102_68 = and i1 %and_ln102_81, i1 %and_ln104_12" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_68' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%xor_ln117 = xor i1 %and_ln102_65, i1 1" [firmware/BDT.h:117]   --->   Operation 83 'xor' 'xor_ln117' <Predicate = (and_ln102_57 & and_ln102_54 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117' <Predicate = (and_ln102_57 & and_ln102_54 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%select_ln117 = select i1 %and_ln102_57, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117' <Predicate = (and_ln102_54 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%select_ln117_54 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_54' <Predicate = (and_ln102_54 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_55)   --->   "%zext_ln117_5 = zext i2 %select_ln117_54" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117_5' <Predicate = (and_ln102_54 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%or_ln117_55 = or i1 %and_ln102_54, i1 %and_ln102_67" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_55' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_55 = select i1 %and_ln102_54, i3 %zext_ln117_5, i3 4" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_55' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_56 = or i1 %and_ln102_54, i1 %and_ln102_58" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_56' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_57)   --->   "%select_ln117_56 = select i1 %or_ln117_55, i3 %select_ln117_55, i3 5" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_56' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%or_ln117_57 = or i1 %or_ln117_56, i1 %and_ln102_68" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_57' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_57 = select i1 %or_ln117_56, i3 %select_ln117_56, i3 6" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_57' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%select_ln117_58 = select i1 %or_ln117_57, i3 %select_ln117_57, i3 7" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_58' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_59)   --->   "%zext_ln117_6 = zext i3 %select_ln117_58" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_6' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_59 = select i1 %and_ln102, i4 %zext_ln117_6, i4 8" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_59' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_59 = or i1 %and_ln102, i1 %and_ln102_59" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_59' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 98 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_53 = and i1 %icmp_ln86_56, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_53' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_11)   --->   "%xor_ln104_28 = xor i1 %icmp_ln86_56, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_11 = and i1 %xor_ln104_28, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 101 'and' 'and_ln104_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_14)   --->   "%xor_ln104_31 = xor i1 %icmp_ln86_59, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_14 = and i1 %and_ln102_53, i1 %xor_ln104_31" [firmware/BDT.h:104]   --->   Operation 103 'and' 'and_ln104_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_63)   --->   "%xor_ln104_35 = xor i1 %icmp_ln86_63, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_35' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln102_60 = and i1 %icmp_ln86_64, i1 %and_ln104_13" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_60' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_61 = and i1 %icmp_ln86_59, i1 %and_ln102_53" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_61' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_61)   --->   "%and_ln102_69 = and i1 %icmp_ln86_72, i1 %and_ln102_59" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_69' <Predicate = (icmp_ln86 & or_ln117_59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_63)   --->   "%and_ln102_82 = and i1 %icmp_ln86_73, i1 %xor_ln104_35" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_82' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_63)   --->   "%and_ln102_70 = and i1 %and_ln102_82, i1 %and_ln102_55" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_70' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_65)   --->   "%and_ln102_71 = and i1 %icmp_ln86_74, i1 %and_ln102_60" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_71' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_61)   --->   "%or_ln117_58 = or i1 %and_ln102, i1 %and_ln102_69" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_58' <Predicate = (icmp_ln86 & or_ln117_59)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_61)   --->   "%select_ln117_60 = select i1 %or_ln117_58, i4 %select_ln117_59, i4 9" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_60' <Predicate = (icmp_ln86 & or_ln117_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_63)   --->   "%or_ln117_60 = or i1 %or_ln117_59, i1 %and_ln102_70" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_60' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_61 = select i1 %or_ln117_59, i4 %select_ln117_60, i4 10" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_61' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_61 = or i1 %and_ln102, i1 %and_ln102_55" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_61' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_63)   --->   "%select_ln117_62 = select i1 %or_ln117_60, i4 %select_ln117_61, i4 11" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_62' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_65)   --->   "%or_ln117_62 = or i1 %or_ln117_61, i1 %and_ln102_71" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_62' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_63 = select i1 %or_ln117_61, i4 %select_ln117_62, i4 12" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_63' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln117_63 = or i1 %or_ln117_61, i1 %and_ln102_60" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_63' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_65)   --->   "%select_ln117_64 = select i1 %or_ln117_62, i4 %select_ln117_63, i4 13" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_64' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_65 = select i1 %or_ln117_63, i4 %select_ln117_64, i4 14" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_65' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_56 = and i1 %icmp_ln86_60, i1 %and_ln104_11" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_15)   --->   "%xor_ln104_32 = xor i1 %icmp_ln86_60, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_15 = and i1 %and_ln104_11, i1 %xor_ln104_32" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%xor_ln104_36 = xor i1 %icmp_ln86_64, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_36' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln102_62 = and i1 %icmp_ln86_1399, i1 %and_ln104_14" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_62' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln102_63 = and i1 %icmp_ln86_66, i1 %and_ln102_56" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%and_ln102_83 = and i1 %icmp_ln86_75, i1 %xor_ln104_36" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_83' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%and_ln102_72 = and i1 %and_ln102_83, i1 %and_ln104_13" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_72' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_69)   --->   "%and_ln102_73 = and i1 %icmp_ln86_1400, i1 %and_ln102_61" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_71)   --->   "%and_ln102_74 = and i1 %icmp_ln86_77, i1 %and_ln102_62" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%or_ln117_64 = or i1 %or_ln117_63, i1 %and_ln102_72" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_64' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%select_ln117_66 = select i1 %or_ln117_64, i4 %select_ln117_65, i4 15" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_66' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_67)   --->   "%zext_ln117_7 = zext i4 %select_ln117_66" [firmware/BDT.h:117]   --->   Operation 134 'zext' 'zext_ln117_7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_69)   --->   "%or_ln117_65 = or i1 %icmp_ln86, i1 %and_ln102_73" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_67 = select i1 %icmp_ln86, i5 %zext_ln117_7, i5 16" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_67' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln117_66 = or i1 %icmp_ln86, i1 %and_ln102_61" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_66' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_69)   --->   "%select_ln117_68 = select i1 %or_ln117_65, i5 %select_ln117_67, i5 17" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_71)   --->   "%or_ln117_67 = or i1 %or_ln117_66, i1 %and_ln102_74" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_69 = select i1 %or_ln117_66, i5 %select_ln117_68, i5 20" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_69' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_68 = or i1 %or_ln117_66, i1 %and_ln102_62" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_68' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_71)   --->   "%select_ln117_70 = select i1 %or_ln117_67, i5 %select_ln117_69, i5 21" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_71 = select i1 %or_ln117_68, i5 %select_ln117_70, i5 22" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_71' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_70 = or i1 %icmp_ln86, i1 %and_ln102_53" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_73)   --->   "%xor_ln104_37 = xor i1 %icmp_ln86_1399, i1 1" [firmware/BDT.h:104]   --->   Operation 145 'xor' 'xor_ln104_37' <Predicate = (or_ln117_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_77)   --->   "%xor_ln104_38 = xor i1 %icmp_ln86_66, i1 1" [firmware/BDT.h:104]   --->   Operation 146 'xor' 'xor_ln104_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_73)   --->   "%and_ln102_84 = and i1 %icmp_ln86_78, i1 %xor_ln104_37" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_84' <Predicate = (or_ln117_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_73)   --->   "%and_ln102_75 = and i1 %and_ln102_84, i1 %and_ln104_14" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_75' <Predicate = (or_ln117_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_75)   --->   "%and_ln102_76 = and i1 %icmp_ln86_79, i1 %and_ln102_63" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_77)   --->   "%and_ln102_85 = and i1 %icmp_ln86_80, i1 %xor_ln104_38" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_77)   --->   "%and_ln102_77 = and i1 %and_ln102_85, i1 %and_ln102_56" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_73)   --->   "%or_ln117_69 = or i1 %or_ln117_68, i1 %and_ln102_75" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_69' <Predicate = (or_ln117_70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_73)   --->   "%select_ln117_72 = select i1 %or_ln117_69, i5 %select_ln117_71, i5 23" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_72' <Predicate = (or_ln117_70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_75)   --->   "%or_ln117_71 = or i1 %or_ln117_70, i1 %and_ln102_76" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_73 = select i1 %or_ln117_70, i5 %select_ln117_72, i5 24" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_73' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln117_72 = or i1 %or_ln117_70, i1 %and_ln102_63" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_72' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_75)   --->   "%select_ln117_74 = select i1 %or_ln117_71, i5 %select_ln117_73, i5 25" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_77)   --->   "%or_ln117_73 = or i1 %or_ln117_72, i1 %and_ln102_77" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_75 = select i1 %or_ln117_72, i5 %select_ln117_74, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_75' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_74 = or i1 %or_ln117_70, i1 %and_ln102_56" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_74' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_77)   --->   "%select_ln117_76 = select i1 %or_ln117_73, i5 %select_ln117_75, i5 27" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_77 = select i1 %or_ln117_74, i5 %select_ln117_76, i5 28" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_77' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%and_ln102_64 = and i1 %icmp_ln86_67, i1 %and_ln104_15" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_64' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_79)   --->   "%and_ln102_78 = and i1 %icmp_ln86_81, i1 %and_ln102_64" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_79)   --->   "%or_ln117_75 = or i1 %or_ln117_74, i1 %and_ln102_78" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_76 = or i1 %or_ln117_74, i1 %and_ln102_64" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_76' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_79)   --->   "%select_ln117_78 = select i1 %or_ln117_75, i5 %select_ln117_77, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_79 = select i1 %or_ln117_76, i5 %select_ln117_78, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_79' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 169 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_39 = xor i1 %icmp_ln86_67, i1 1" [firmware/BDT.h:104]   --->   Operation 170 'xor' 'xor_ln104_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_86 = and i1 %icmp_ln86_82, i1 %xor_ln104_39" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_79 = and i1 %and_ln102_86, i1 %and_ln104_15" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_77 = or i1 %or_ln117_76, i1 %and_ln102_79" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_80 = select i1 %or_ln117_77, i5 %select_ln117_79, i5 31" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 8155, i5 1, i13 8002, i5 2, i13 213, i5 3, i13 8105, i5 4, i13 391, i5 5, i13 2092, i5 6, i13 7821, i5 7, i13 739, i5 8, i13 1763, i5 9, i13 56, i5 10, i13 309, i5 11, i13 957, i5 12, i13 7982, i5 13, i13 1077, i5 14, i13 13, i5 15, i13 8108, i5 16, i13 46, i5 17, i13 326, i5 18, i13 7585, i5 19, i13 8153, i5 20, i13 226, i5 21, i13 637, i5 22, i13 65, i5 23, i13 519, i5 24, i13 7433, i5 25, i13 7986, i5 26, i13 8072, i5 27, i13 343, i5 28, i13 7987, i5 29, i13 56, i5 30, i13 7907, i5 31, i13 8172, i13 0, i5 %select_ln117_80" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_486', firmware/BDT.h:86) on port 'p_read18' (firmware/BDT.h:86) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_55', firmware/BDT.h:86) [47]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [78]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_54', firmware/BDT.h:102) [84]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_57', firmware/BDT.h:102) [95]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [134]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_65', firmware/BDT.h:102) [110]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_54', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_55', firmware/BDT.h:117) [139]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_56', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_57', firmware/BDT.h:117) [143]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_58', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_59', firmware/BDT.h:117) [147]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_69', firmware/BDT.h:102) [116]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_58', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_60', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_61', firmware/BDT.h:117) [151]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_62', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_63', firmware/BDT.h:117) [155]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_64', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_65', firmware/BDT.h:117) [159]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_36', firmware/BDT.h:104) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_83', firmware/BDT.h:102) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_72', firmware/BDT.h:102) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_64', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_66', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_67', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_68', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_69', firmware/BDT.h:117) [167]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_70', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_71', firmware/BDT.h:117) [171]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_37', firmware/BDT.h:104) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_84', firmware/BDT.h:102) [124]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_75', firmware/BDT.h:102) [125]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_69', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_72', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_73', firmware/BDT.h:117) [175]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_74', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_75', firmware/BDT.h:117) [179]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_76', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_77', firmware/BDT.h:117) [183]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_64', firmware/BDT.h:102) [108]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_76', firmware/BDT.h:117) [184]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_79', firmware/BDT.h:117) [187]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_39', firmware/BDT.h:104) [109]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_86', firmware/BDT.h:102) [130]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_79', firmware/BDT.h:102) [131]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_77', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_80', firmware/BDT.h:117) [188]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [189]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
