# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project.srcs/sources_1/new/ALU.sv" \
"../../../../project.srcs/sources_1/new/Imm_gen.sv" \
"../../../../project.srcs/sources_1/new/Instruction_mem.sv" \
"../../../../project.srcs/sources_1/new/clk.sv" \
"../../../../project.srcs/sources_1/new/register.sv" \
"../../../../project.srcs/sim_1/new/root_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
