<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxclock</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>cpu_clock</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>speed</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_speed</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk_lsb</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_clk_lsb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>contend</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_contend</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_cpu</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_cpu</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_CPU.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_14</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_14</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_14.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_7</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_7</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_7.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28_ub</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28_ub</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_28_UB.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_14_ub</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_14_ub</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_14_UB.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_7_ub</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_7_ub</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_7_UB.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_28_N.ASSOCIATED_RESET">reset_n:ext_reset_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_200_b</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_200_b</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28_n_b</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28_n_b</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hardware_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hardware_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.HARDWARE_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_N.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ext_reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ext_reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.EXT_RESET_N.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxclock</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9ad2ff7a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxclock</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9ad2ff7a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_200</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_14</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_cpu</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_speed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_clk_lsb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_contend</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_200_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28_n_b</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28_ub</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_14_ub</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_7_ub</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hardware_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxclock.srcs/sources_1/new/zxclock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9ad2ff7a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxclock.srcs/sources_1/new/zxclock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxclock_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxclock_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxclock_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxclock_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-30T09:29:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9e9c06_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1155598e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65c4077c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6033dc37_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27ed869d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5488a05e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bba731_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f50535_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b5d4af_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1502fcd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a59fa1e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca4cced_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@665dc9bd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bdb2279_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11c7002c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f26c06_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c26c7e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@275761de_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e041e99_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d14432f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@307875c7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@199a6cf7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794b2aa9_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4157a3ca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56becdce_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@486be172_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6de18865_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5909fe07_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46860c57_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@344b372a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a142728_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2129ad98_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21f4bce0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b774c71_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46ffb604_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a6cd0a2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c37a9ef_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@243f60f5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fbeb7b8_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5abd2116_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211882ee_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a1862a_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec7d1de_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53cf2168_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6313cb_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b17e2ba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5332deac_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be6af30_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54dd454_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ebce0f0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e39197_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c41ab9b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794f3210_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d7e003_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d5d8db_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc4a9a3_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e642b15_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585e8d5b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf44f58_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37cde9ec_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afe6777_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea7915_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bdc96fd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f55d5c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5689e978_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f588dd2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ca8958_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165cc843_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7083ccc0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ce9245_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108225e7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eaa8c72_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@661d66dd_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c874e4b_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39d65b51_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@365b1cff_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bbce7be_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c94c70e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6322d5af_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162ee659_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55dad694_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45ce7bca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b1891d1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd97854_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e62f273_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22900802_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cd71fe1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6713dd74_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@554ba7cc_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52239751_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a5bb5f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ecc70bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bf8122_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cd2b1a4_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e89aed2_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40dedf53_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1215f6d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@214b0c8d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1feb8a1d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d471557_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15f8af7c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@682eb87e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@779632fa_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66831664_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@664be5b5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bbb02ca_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c49bba_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad5b2de_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aeeb6d6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@411299d5_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659f062_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e8e121d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43af9746_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2136551e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c877ca1_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66256154_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7caef0ce_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55264ab7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3f9680_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1003b31f_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f15d4c_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48e811ad_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1936b6d6_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d5405bf_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3554688d_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b9f4c7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127ccd05_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b0cde7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e483b0_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ae34e_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@111f4cf7_ARCHIVE_LOCATION">v:/zxnext/zxclock</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="af908dd6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1f9a806c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="462beed2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0724a4d3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
