# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
cd C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\

vlib conc_intfc_lib "./library/conc_intfc_lib.lib"
# Warning: Library conc_intfc_lib already exists
# 
# #IP Cores
vcom -work conc_intfc_lib .\..\..\ipcore\daq_fifo.vhd
# Compile...
# File: ..\..\ipcore\daq_fifo.vhd
# Compile Entity "daq_fifo"
# Compile Architecture "daq_fifo_a" of Entity "daq_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -work conc_intfc_lib .\..\..\ipcore\trig_fifo.vhd
# Compile...
# File: ..\..\ipcore\trig_fifo.vhd
# Compile Entity "trig_fifo"
# Compile Architecture "trig_fifo_a" of Entity "trig_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# 
# #TDC Files
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_pkg.vhd
# Compile...
# File: ..\..\tdc\source\tdc_pkg.vhd
# Compile Package "tdc_pkg"
# Compile Package Body "tdc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_fifo.vhd
# Compile...
# File: ..\..\tdc\source\tdc_fifo.vhd
# Compile Entity "tdc_fifo"
# Compile Architecture "fwft_arch0" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch1" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch2" of Entity "tdc_fifo"
# Compile Architecture "std_arch" of Entity "tdc_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_channel.vhd
# Compile...
# File: ..\..\tdc\source\tdc_channel.vhd
# Compile Entity "tdc_channel"
# Compile Architecture "behave" of Entity "tdc_channel"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc.vhd
# Compile...
# File: ..\..\tdc\source\tdc.vhd
# Compile Entity "tdc"
# Compile Architecture "behave" of Entity "tdc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# 
# #Time Order Files
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order_pkg.vhd
# Compile...
# File: ..\..\time_order\source\time_order_pkg.vhd
# Compile Package "time_order_pkg"
# Compile Package Body "time_order_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_2_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_2_to_1.vhd
# Compile Entity "tom_2_to_1"
# Compile Architecture "behave" of Entity "tom_2_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_3_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_3_to_1.vhd
# Compile Entity "tom_3_to_1"
# Compile Architecture "behave" of Entity "tom_3_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_4_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_4_to_1.vhd
# Compile Entity "tom_4_to_1"
# Compile Architecture "behave" of Entity "tom_4_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_10_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_10_to_1.vhd
# Compile Entity "tom_10_to_1"
# Compile Architecture "behave" of Entity "tom_10_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order.vhd
# Compile...
# File: ..\..\time_order\source\time_order.vhd
# Compile Entity "time_order"
# Compile Architecture "behave" of Entity "time_order"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]

vcom -work conc_intfc_lib .\..\source\conc_intfc_pkg.vhd
# Compile...
# File: ..\source\conc_intfc_pkg.vhd
# Compile Package "conc_intfc_pkg"
# Compile Package Body "conc_intfc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
vcom -work conc_intfc_lib .\..\source\trig_chan_calc.vhd
# Compile...
# File: ..\source\trig_chan_calc.vhd
# Compile Entity "trig_chan_calc"
# Compile Architecture "behave" of Entity "trig_chan_calc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
vcom -work conc_intfc_lib .\..\source\conc_intfc.vhd
# Compile...
# File: ..\source\conc_intfc.vhd
# Compile Entity "conc_intfc"
# Compile Architecture "behave" of Entity "conc_intfc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

vcom -work conc_intfc_lib .\source\b2tt.vhd
# Compile...
# File: source\b2tt.vhd
# Compile Entity "b2tt"
# Compile Architecture "behave" of Entity "b2tt"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\targetx.vhd
# Compile...
# File: source\targetx.vhd
# Compile Entity "targetx"
# Compile Architecture "behave" of Entity "targetx"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\daq_stim.vhd
# Compile...
# File: source\daq_stim.vhd
# Compile Entity "daq_stim"
# Compile Architecture "scint_arch" of Entity "daq_stim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\aurora_model.vhd
# Compile...
# File: source\aurora_model.vhd
# Compile Entity "aurora_model"
# Compile Architecture "behave" of Entity "aurora_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\conc_intfc_tb.vhd
# Compile...
# File: source\conc_intfc_tb.vhd
# Compile Entity "conc_intfc_tb"
# Compile Architecture "behave" of Entity "conc_intfc_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]

vsim conc_intfc_tb -t 1ps -ieee_nowarn
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 12147 kB (elbread=4127 elab2=7782 kernel=237 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\project\conc_intfc_tb\conc_intfc_tb\src\wave.asdb
#  11:06 AM, Wednesday, October 22, 2014
#  Simulation has been initialized
#  Selected Top-Level: conc_intfc_tb (behave)
transcript off
# 
# #-------------------------------------------------------------
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 43 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/conc_intfc/sim/project/conc_intfc_tb/conc_intfc_tb/src/wave.asdb'.
# #-------------------------------------------------------------
# 84 signal(s) traced.

run 50 us;
# EXECUTION:: NOTE   : WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /conc_intfc_tb/UUT/trig_fifo_ins/U0/gconvfifo/inst_conv_fifo,  Process: line__4205.
# KERNEL: stopped at time: 50 us
cd C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\

vlib conc_intfc_lib "./library/conc_intfc_lib.lib"
# Warning: Library conc_intfc_lib already exists
# 
# #IP Cores
vcom -work conc_intfc_lib .\..\..\ipcore\daq_fifo.vhd
# Compile...
# File: ..\..\ipcore\daq_fifo.vhd
# Compile Entity "daq_fifo"
# Compile Architecture "daq_fifo_a" of Entity "daq_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -work conc_intfc_lib .\..\..\ipcore\trig_fifo.vhd
# Compile...
# File: ..\..\ipcore\trig_fifo.vhd
# Compile Entity "trig_fifo"
# Compile Architecture "trig_fifo_a" of Entity "trig_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# 
# #TDC Files
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_pkg.vhd
# Compile...
# File: ..\..\tdc\source\tdc_pkg.vhd
# Compile Package "tdc_pkg"
# Compile Package Body "tdc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_fifo.vhd
# Compile...
# File: ..\..\tdc\source\tdc_fifo.vhd
# Compile Entity "tdc_fifo"
# Compile Architecture "fwft_arch0" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch1" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch2" of Entity "tdc_fifo"
# Compile Architecture "std_arch" of Entity "tdc_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_channel.vhd
# Compile...
# File: ..\..\tdc\source\tdc_channel.vhd
# Compile Entity "tdc_channel"
# Compile Architecture "behave" of Entity "tdc_channel"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc.vhd
# Compile...
# File: ..\..\tdc\source\tdc.vhd
# Compile Entity "tdc"
# Compile Architecture "behave" of Entity "tdc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# 
# #Time Order Files
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order_pkg.vhd
# Compile...
# File: ..\..\time_order\source\time_order_pkg.vhd
# Compile Package "time_order_pkg"
# Compile Package Body "time_order_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_2_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_2_to_1.vhd
# Compile Entity "tom_2_to_1"
# Compile Architecture "behave" of Entity "tom_2_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_3_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_3_to_1.vhd
# Compile Entity "tom_3_to_1"
# Compile Architecture "behave" of Entity "tom_3_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_4_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_4_to_1.vhd
# Compile Entity "tom_4_to_1"
# Compile Architecture "behave" of Entity "tom_4_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_10_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_10_to_1.vhd
# Compile Entity "tom_10_to_1"
# Compile Architecture "behave" of Entity "tom_10_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order.vhd
# Compile...
# File: ..\..\time_order\source\time_order.vhd
# Compile Entity "time_order"
# Compile Architecture "behave" of Entity "time_order"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]

vcom -work conc_intfc_lib .\..\source\conc_intfc_pkg.vhd
# Compile...
# File: ..\source\conc_intfc_pkg.vhd
# Compile Package "conc_intfc_pkg"
# Compile Package Body "conc_intfc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
vcom -work conc_intfc_lib .\..\source\trig_chan_calc.vhd
# Compile...
# File: ..\source\trig_chan_calc.vhd
# Compile Entity "trig_chan_calc"
# Compile Architecture "behave" of Entity "trig_chan_calc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -work conc_intfc_lib .\..\source\conc_intfc.vhd
# Compile...
# File: ..\source\conc_intfc.vhd
# Compile Entity "conc_intfc"
# Compile Architecture "behave" of Entity "conc_intfc"
# Error: COMP96_0367: conc_intfc.vhd : (413, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (416, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (419, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (422, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (425, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (428, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (431, 18): Improper array length (3). Expected length is 2.
# Error: COMP96_0367: conc_intfc.vhd : (434, 18): Improper array length (3). Expected length is 2.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.1 [s]
# Error: DO_001 in file C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\script\conc_intfc_tb.do line 25
# Error: Cannot run C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\script\conc_intfc_tb.do
cd C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\

vlib conc_intfc_lib "./library/conc_intfc_lib.lib"
# Warning: Library conc_intfc_lib already exists
# 
# #IP Cores
vcom -work conc_intfc_lib .\..\..\ipcore\daq_fifo.vhd
# Compile...
# File: ..\..\ipcore\daq_fifo.vhd
# Compile Entity "daq_fifo"
# Compile Architecture "daq_fifo_a" of Entity "daq_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -work conc_intfc_lib .\..\..\ipcore\trig_fifo.vhd
# Compile...
# File: ..\..\ipcore\trig_fifo.vhd
# Compile Entity "trig_fifo"
# Compile Architecture "trig_fifo_a" of Entity "trig_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# 
# #TDC Files
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_pkg.vhd
# Compile...
# File: ..\..\tdc\source\tdc_pkg.vhd
# Compile Package "tdc_pkg"
# Compile Package Body "tdc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_fifo.vhd
# Compile...
# File: ..\..\tdc\source\tdc_fifo.vhd
# Compile Entity "tdc_fifo"
# Compile Architecture "fwft_arch0" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch1" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch2" of Entity "tdc_fifo"
# Compile Architecture "std_arch" of Entity "tdc_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_channel.vhd
# Compile...
# File: ..\..\tdc\source\tdc_channel.vhd
# Compile Entity "tdc_channel"
# Compile Architecture "behave" of Entity "tdc_channel"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc.vhd
# Compile...
# File: ..\..\tdc\source\tdc.vhd
# Compile Entity "tdc"
# Compile Architecture "behave" of Entity "tdc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# 
# #Time Order Files
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order_pkg.vhd
# Compile...
# File: ..\..\time_order\source\time_order_pkg.vhd
# Compile Package "time_order_pkg"
# Compile Package Body "time_order_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_2_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_2_to_1.vhd
# Compile Entity "tom_2_to_1"
# Compile Architecture "behave" of Entity "tom_2_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_3_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_3_to_1.vhd
# Compile Entity "tom_3_to_1"
# Compile Architecture "behave" of Entity "tom_3_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_4_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_4_to_1.vhd
# Compile Entity "tom_4_to_1"
# Compile Architecture "behave" of Entity "tom_4_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_10_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_10_to_1.vhd
# Compile Entity "tom_10_to_1"
# Compile Architecture "behave" of Entity "tom_10_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order.vhd
# Compile...
# File: ..\..\time_order\source\time_order.vhd
# Compile Entity "time_order"
# Compile Architecture "behave" of Entity "time_order"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]

vcom -work conc_intfc_lib .\..\source\conc_intfc_pkg.vhd
# Compile...
# File: ..\source\conc_intfc_pkg.vhd
# Compile Package "conc_intfc_pkg"
# Compile Package Body "conc_intfc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
vcom -work conc_intfc_lib .\..\source\trig_chan_calc.vhd
# Compile...
# File: ..\source\trig_chan_calc.vhd
# Compile Entity "trig_chan_calc"
# Compile Architecture "behave" of Entity "trig_chan_calc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
vcom -work conc_intfc_lib .\..\source\conc_intfc.vhd
# Compile...
# File: ..\source\conc_intfc.vhd
# Compile Entity "conc_intfc"
# Compile Architecture "behave" of Entity "conc_intfc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

vcom -work conc_intfc_lib .\source\b2tt.vhd
# Compile...
# File: source\b2tt.vhd
# Compile Entity "b2tt"
# Compile Architecture "behave" of Entity "b2tt"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\source\targetx.vhd
# Compile...
# File: source\targetx.vhd
# Compile Entity "targetx"
# Compile Architecture "behave" of Entity "targetx"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\source\daq_stim.vhd
# Compile...
# File: source\daq_stim.vhd
# Compile Entity "daq_stim"
# Compile Architecture "scint_arch" of Entity "daq_stim"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\source\aurora_model.vhd
# Compile...
# File: source\aurora_model.vhd
# Compile Entity "aurora_model"
# Compile Architecture "behave" of Entity "aurora_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\source\conc_intfc_tb.vhd
# Compile...
# File: source\conc_intfc_tb.vhd
# Compile Entity "conc_intfc_tb"
# Compile Architecture "behave" of Entity "conc_intfc_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]

vsim conc_intfc_tb -t 1ps -ieee_nowarn
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 12149 kB (elbread=4127 elab2=7784 kernel=237 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\project\conc_intfc_tb\conc_intfc_tb\src\wave.asdb
#  11:24 AM, Wednesday, October 22, 2014
#  Simulation has been initialized
#  Selected Top-Level: conc_intfc_tb (behave)
transcript off
# 
# #-------------------------------------------------------------
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 43 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/conc_intfc/sim/project/conc_intfc_tb/conc_intfc_tb/src/wave.asdb'.
# #-------------------------------------------------------------
# No signals matching
# No signals matching
# 82 signal(s) traced.

run 50 us;
# EXECUTION:: NOTE   : WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /conc_intfc_tb/UUT/trig_fifo_ins/U0/gconvfifo/inst_conv_fifo,  Process: line__4205.
# KERNEL: stopped at time: 50 us
cd C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\

vlib conc_intfc_lib "./library/conc_intfc_lib.lib"
# Warning: Library conc_intfc_lib already exists
# 
# #IP Cores
vcom -work conc_intfc_lib .\..\..\ipcore\daq_fifo.vhd
# Compile...
# File: ..\..\ipcore\daq_fifo.vhd
# Compile Entity "daq_fifo"
# Compile Architecture "daq_fifo_a" of Entity "daq_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
vcom -work conc_intfc_lib .\..\..\ipcore\trig_fifo.vhd
# Compile...
# File: ..\..\ipcore\trig_fifo.vhd
# Compile Entity "trig_fifo"
# Compile Architecture "trig_fifo_a" of Entity "trig_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# 
# #TDC Files
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_pkg.vhd
# Compile...
# File: ..\..\tdc\source\tdc_pkg.vhd
# Compile Package "tdc_pkg"
# Compile Package Body "tdc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_fifo.vhd
# Compile...
# File: ..\..\tdc\source\tdc_fifo.vhd
# Compile Entity "tdc_fifo"
# Compile Architecture "fwft_arch0" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch1" of Entity "tdc_fifo"
# Compile Architecture "fwft_arch2" of Entity "tdc_fifo"
# Compile Architecture "std_arch" of Entity "tdc_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc_channel.vhd
# Compile...
# File: ..\..\tdc\source\tdc_channel.vhd
# Compile Entity "tdc_channel"
# Compile Architecture "behave" of Entity "tdc_channel"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\..\tdc\source\tdc.vhd
# Compile...
# File: ..\..\tdc\source\tdc.vhd
# Compile Entity "tdc"
# Compile Architecture "behave" of Entity "tdc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# 
# #Time Order Files
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order_pkg.vhd
# Compile...
# File: ..\..\time_order\source\time_order_pkg.vhd
# Compile Package "time_order_pkg"
# Compile Package Body "time_order_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_2_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_2_to_1.vhd
# Compile Entity "tom_2_to_1"
# Compile Architecture "behave" of Entity "tom_2_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_3_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_3_to_1.vhd
# Compile Entity "tom_3_to_1"
# Compile Architecture "behave" of Entity "tom_3_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_4_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_4_to_1.vhd
# Compile Entity "tom_4_to_1"
# Compile Architecture "behave" of Entity "tom_4_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\tom_10_to_1.vhd
# Compile...
# File: ..\..\time_order\source\tom_10_to_1.vhd
# Compile Entity "tom_10_to_1"
# Compile Architecture "behave" of Entity "tom_10_to_1"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -work conc_intfc_lib .\..\..\time_order\source\time_order.vhd
# Compile...
# File: ..\..\time_order\source\time_order.vhd
# Compile Entity "time_order"
# Compile Architecture "behave" of Entity "time_order"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]

vcom -work conc_intfc_lib .\..\source\conc_intfc_pkg.vhd
# Compile...
# File: ..\source\conc_intfc_pkg.vhd
# Compile Package "conc_intfc_pkg"
# Compile Package Body "conc_intfc_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
vcom -work conc_intfc_lib .\..\source\trig_chan_calc.vhd
# Compile...
# File: ..\source\trig_chan_calc.vhd
# Compile Entity "trig_chan_calc"
# Compile Architecture "behave" of Entity "trig_chan_calc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -work conc_intfc_lib .\..\source\conc_intfc.vhd
# Compile...
# File: ..\source\conc_intfc.vhd
# Compile Entity "conc_intfc"
# Compile Architecture "behave" of Entity "conc_intfc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

vcom -work conc_intfc_lib .\source\b2tt.vhd
# Compile...
# File: source\b2tt.vhd
# Compile Entity "b2tt"
# Compile Architecture "behave" of Entity "b2tt"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\targetx.vhd
# Compile...
# File: source\targetx.vhd
# Compile Entity "targetx"
# Compile Architecture "behave" of Entity "targetx"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\source\daq_stim.vhd
# Compile...
# File: source\daq_stim.vhd
# Compile Entity "daq_stim"
# Compile Architecture "scint_arch" of Entity "daq_stim"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
vcom -work conc_intfc_lib .\source\aurora_model.vhd
# Compile...
# File: source\aurora_model.vhd
# Compile Entity "aurora_model"
# Compile Architecture "behave" of Entity "aurora_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -work conc_intfc_lib .\source\conc_intfc_tb.vhd
# Compile...
# File: source\conc_intfc_tb.vhd
# Compile Entity "conc_intfc_tb"
# Compile Architecture "behave" of Entity "conc_intfc_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]

vsim conc_intfc_tb -t 1ps -ieee_nowarn
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.3 [s].
# vsim: Stack memory: 256MB
# vsim: Retval memory: 512MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 12149 kB (elbread=4127 elab2=7784 kernel=237 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\bkunkler\Documents\CEEM\repos\Belle-II\firmware\KLM_SCROD\conc_intfc\sim\project\conc_intfc_tb\conc_intfc_tb\src\wave.asdb
#  11:30 AM, Wednesday, October 22, 2014
#  Simulation has been initialized
#  Selected Top-Level: conc_intfc_tb (behave)
transcript off
# 
# #-------------------------------------------------------------
# #-------------------------------------------------------------
# 
# #-------------------------------------------------------------
# 43 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/conc_intfc/sim/project/conc_intfc_tb/conc_intfc_tb/src/wave.asdb'.
# #-------------------------------------------------------------
# No signals matching
# No signals matching
# 82 signal(s) traced.

run 50 us;
# EXECUTION:: NOTE   : WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /conc_intfc_tb/UUT/trig_fifo_ins/U0/gconvfifo/inst_conv_fifo,  Process: line__4205.
# KERNEL: stopped at time: 50 us
#  Simulation has been stopped
