============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:29 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential            26 0.000    0.0   3176.238    71.8 
inverter               2 0.000    0.0     17.514     0.4 
logic                128 0.000    0.0   1227.819    27.8 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                156 0.000    0.0   4421.571   100.0 

