LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY ForwardingUnit IS
    PORT(
        i_ExMemRegWrite, i_MemWbRegWrite:IN STD_LOGIC;
        i_ExMemRegisterRd,i_MemWbRegisterRd,i_IdExRegisterRs,i_IdExRegisterRt:IN STD_LOGIC_VECTOR(4 downto 0);
        o_FowardA,o_FowardB:OUT STD_LOGIC_VECTOR(1 downto 0));
END ENTITY;

ARCHITECTURE rtl OF ForwardingUnit IS
    SIGNAL int_caseA,int_caseB,int_caseC,int_caseD: STD_LOGIC;
BEGIN 

    int_caseA <= i_ExMemRegWrite and (i_ExMemRegisterRd(4) or i_ExMemRegisterRd(3) or i_ExMemRegisterRd(2) or i_ExMemRegisterRd(1) or i_ExMemRegisterRd(0)) and (i_ExMemRegisterRd xnor i_IdExRegisterRs);
    --ForwardA= 10

    int_caseB <= i_ExMemRegWrite and (i_ExMemRegisterRd(4) or i_ExMemRegisterRd(3) or i_ExMemRegisterRd(2) or i_ExMemRegisterRd(1) or i_ExMemRegisterRd(0)) and (i_ExMemRegisterRd xnor i_IdExRegisterRt);
    --ForwardB= 10

    int_caseC <= i_MemWbRegWrite and (i_MemWbRegisterRd(4) or i_MemWbRegisterRd(3) or i_MemWbRegisterRd(2) or i_MemWbRegisterRd(1) or i_MemWbRegisterRd(0)) and (i_MemWbRegisterRd xnor i_IdExRegisterRs);
    --ForwardA= 01

    int_caseD <= i_MemWbRegWrite and (i_MemWbRegisterRd(4) or i_MemWbRegisterRd(3) or i_MemWbRegisterRd(2) or i_MemWbRegisterRd(1) or i_MemWbRegisterRd(0)) and (i_MemWbRegisterRd xnor i_IdExRegisterRt);
    --ForwardB= 01

    o_FowardA(1) <= int_caseA not int_caseC;
    o_FowardB(1) <= int_caseB not int_caseD;
    o_FowardA(0) <= int_caseC not int_caseA;
    o_FowardB(0) <= int_caseD not int_caseB;
    -- i'm not sure if this could prevent something bad from happening
    -- but i wrote it anyway

END ARCHITECTURE;