// Seed: 3415611776
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    output wor id_6,
    output uwire id_7,
    output uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wire id_13,
    input tri1 id_14,
    input supply0 id_15,
    output wire id_16,
    input wor id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20,
    output wor id_21,
    input wire id_22,
    output tri0 id_23,
    output wand id_24,
    output wand id_25,
    output tri id_26,
    input wand id_27,
    input wand id_28,
    output wire id_29,
    input wor id_30,
    input supply1 id_31,
    output tri0 id_32,
    output tri0 id_33,
    input uwire id_34
);
  initial begin : id_36
    disable id_37;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    inout uwire id_4,
    output wor id_5,
    input wand id_6,
    input tri1 id_7,
    input tri id_8,
    input wire id_9,
    input supply1 id_10,
    input supply0 id_11
);
  wire id_13;
  assign id_13 = id_13;
  module_0(
      id_11,
      id_5,
      id_8,
      id_3,
      id_11,
      id_9,
      id_4,
      id_1,
      id_4,
      id_8,
      id_2,
      id_0,
      id_4,
      id_8,
      id_8,
      id_7,
      id_1,
      id_8,
      id_7,
      id_2,
      id_6,
      id_1,
      id_0,
      id_1,
      id_4,
      id_1,
      id_1,
      id_11,
      id_0,
      id_4,
      id_4,
      id_8,
      id_5,
      id_1,
      id_10
  );
  assign id_1   = id_2;
  assign {1, 1} = id_4;
endmodule
