// Declare an 8-bit register with asynchronous reset, enable input, and an edge-sensitive clock
reg [7:0] register; // declare as 8-bit register with name "register"
always @ (posedge clk) begin // specify edge-sensitive clock signal
  if (enable) begin // check if enable input is high
    register <= data; // if so, assign input data to register
  end else if (reset) begin // if enable input is low, check if reset input is high
    register <= 8'b0; // if so, reset register to all zeros
  end
end