Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Dec 29 02:51:19 2025
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.594        0.000                      0                85299        0.070        0.000                      0                85299        3.000        0.000                       0                 10215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk        2.594        0.000                      0                85291        0.070        0.000                      0                85291        8.750        0.000                       0                 10210  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         17.261        0.000                      0                    8        0.745        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.185ns (16.417%)  route 6.033ns (83.583%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 18.012 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.419     9.112 r  Core_cpu/U_IF_ID/ID_inst_reg[22]/Q
                         net (fo=134, routed)         5.053    14.166    Core_cpu/RF_0/Q[7]
    SLICE_X36Y24         MUXF7 (Prop_muxf7_S_O)       0.468    14.634 r  Core_cpu/RF_0/rD2_reg[25]_i_2/O
                         net (fo=1, routed)           0.980    15.613    Core_cpu/RF_0/rD2_reg[25]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.298    15.911 r  Core_cpu/RF_0/rD2[25]_i_1/O
                         net (fo=1, routed)           0.000    15.911    Core_cpu/RF_0/rD2[25]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.666    18.012    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.573    
                         clock uncertainty           -0.103    18.471    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.035    18.506    Core_cpu/RF_0/rD2_reg[25]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 1.096ns (15.280%)  route 6.077ns (84.720%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 18.012 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.205    14.355    Core_cpu/RF_0/Q[0]
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.479 r  Core_cpu/RF_0/rD1[16]_i_11/O
                         net (fo=1, routed)           0.000    14.479    Core_cpu/RF_0/rD1[16]_i_11_n_0
    SLICE_X39Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    14.696 r  Core_cpu/RF_0/rD1_reg[16]_i_4/O
                         net (fo=1, routed)           0.872    15.567    Core_cpu/RF_0/rD1_reg[16]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.299    15.866 r  Core_cpu/RF_0/rD1[16]_i_1/O
                         net (fo=1, routed)           0.000    15.866    Core_cpu/RF_0/rf[16]
    SLICE_X43Y19         FDRE                                         r  Core_cpu/RF_0/rD1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.666    18.012    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X43Y19         FDRE                                         r  Core_cpu/RF_0/rD1_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.573    
                         clock uncertainty           -0.103    18.471    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.032    18.503    Core_cpu/RF_0/rD1_reg[16]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -15.866    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 1.166ns (16.347%)  route 5.967ns (83.653%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 18.014 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.419     9.112 r  Core_cpu/U_IF_ID/ID_inst_reg[22]/Q
                         net (fo=134, routed)         4.671    13.783    Core_cpu/RF_0/Q[7]
    SLICE_X43Y21         MUXF7 (Prop_muxf7_S_O)       0.448    14.231 r  Core_cpu/RF_0/rD2_reg[26]_i_3/O
                         net (fo=1, routed)           1.296    15.527    Core_cpu/RF_0/rD2_reg[26]_i_3_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.299    15.826 r  Core_cpu/RF_0/rD2[26]_i_1/O
                         net (fo=1, routed)           0.000    15.826    Core_cpu/RF_0/rD2[26]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.668    18.014    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.575    
                         clock uncertainty           -0.103    18.473    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.034    18.507    Core_cpu/RF_0/rD2_reg[26]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -15.826    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.096ns (15.603%)  route 5.928ns (84.397%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 18.012 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.487    14.636    Core_cpu/RF_0/Q[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    14.760 r  Core_cpu/RF_0/rD1[30]_i_13/O
                         net (fo=1, routed)           0.000    14.760    Core_cpu/RF_0/rD1[30]_i_13_n_0
    SLICE_X37Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    14.977 r  Core_cpu/RF_0/rD1_reg[30]_i_5/O
                         net (fo=1, routed)           0.442    15.419    Core_cpu/RF_0/rD1_reg[30]_i_5_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.299    15.718 r  Core_cpu/RF_0/rD1[30]_i_1/O
                         net (fo=1, routed)           0.000    15.718    Core_cpu/RF_0/rf[30]
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.666    18.012    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.573    
                         clock uncertainty           -0.103    18.471    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.034    18.505    Core_cpu/RF_0/rD1_reg[30]
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 1.091ns (15.645%)  route 5.883ns (84.355%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 18.012 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.074    14.223    Core_cpu/RF_0/Q[0]
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.347 r  Core_cpu/RF_0/rD1[25]_i_10/O
                         net (fo=1, routed)           0.000    14.347    Core_cpu/RF_0/rD1[25]_i_10_n_0
    SLICE_X40Y21         MUXF7 (Prop_muxf7_I0_O)      0.212    14.559 r  Core_cpu/RF_0/rD1_reg[25]_i_4/O
                         net (fo=1, routed)           0.809    15.368    Core_cpu/RF_0/rD1_reg[25]_i_4_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I3_O)        0.299    15.667 r  Core_cpu/RF_0/rD1[25]_i_1/O
                         net (fo=1, routed)           0.000    15.667    Core_cpu/RF_0/rf[25]
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.666    18.012    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.573    
                         clock uncertainty           -0.103    18.471    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.034    18.505    Core_cpu/RF_0/rD1_reg[25]
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.096ns (15.835%)  route 5.825ns (84.165%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 18.012 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         4.892    14.041    Core_cpu/RF_0/Q[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I4_O)        0.124    14.165 r  Core_cpu/RF_0/rD1[18]_i_11/O
                         net (fo=1, routed)           0.000    14.165    Core_cpu/RF_0/rD1[18]_i_11_n_0
    SLICE_X41Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    14.382 r  Core_cpu/RF_0/rD1_reg[18]_i_4/O
                         net (fo=1, routed)           0.934    15.316    Core_cpu/RF_0/rD1_reg[18]_i_4_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I3_O)        0.299    15.615 r  Core_cpu/RF_0/rD1[18]_i_1/O
                         net (fo=1, routed)           0.000    15.615    Core_cpu/RF_0/rf[18]
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.666    18.012    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X39Y22         FDRE                                         r  Core_cpu/RF_0/rD1_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.573    
                         clock uncertainty           -0.103    18.471    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.032    18.503    Core_cpu/RF_0/rD1_reg[18]
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.166ns (16.902%)  route 5.733ns (83.098%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 18.014 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.419     9.112 r  Core_cpu/U_IF_ID/ID_inst_reg[22]/Q
                         net (fo=134, routed)         4.923    14.035    Core_cpu/RF_0/Q[7]
    SLICE_X37Y24         MUXF7 (Prop_muxf7_S_O)       0.448    14.483 r  Core_cpu/RF_0/rD2_reg[18]_i_2/O
                         net (fo=1, routed)           0.810    15.293    Core_cpu/RF_0/rD2_reg[18]_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.299    15.592 r  Core_cpu/RF_0/rD2[18]_i_1/O
                         net (fo=1, routed)           0.000    15.592    Core_cpu/RF_0/rD2[18]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.668    18.014    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.575    
                         clock uncertainty           -0.103    18.473    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032    18.505    Core_cpu/RF_0/rD2_reg[18]
  -------------------------------------------------------------------
                         required time                         18.505    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.234ns (18.027%)  route 5.611ns (81.973%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 18.009 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.419     9.112 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         4.804    13.916    Core_cpu/RF_0/Q[1]
    SLICE_X49Y18         LUT6 (Prop_lut6_I2_O)        0.299    14.215 r  Core_cpu/RF_0/rD1[21]_i_9/O
                         net (fo=1, routed)           0.000    14.215    Core_cpu/RF_0/rD1[21]_i_9_n_0
    SLICE_X49Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.432 r  Core_cpu/RF_0/rD1_reg[21]_i_3/O
                         net (fo=1, routed)           0.808    15.240    Core_cpu/RF_0/rD1_reg[21]_i_3_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I1_O)        0.299    15.539 r  Core_cpu/RF_0/rD1[21]_i_1/O
                         net (fo=1, routed)           0.000    15.539    Core_cpu/RF_0/rf[21]
    SLICE_X51Y18         FDRE                                         r  Core_cpu/RF_0/rD1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.663    18.009    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X51Y18         FDRE                                         r  Core_cpu/RF_0/rD1_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.570    
                         clock uncertainty           -0.103    18.468    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.032    18.500    Core_cpu/RF_0/rD1_reg[21]
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.096ns (16.109%)  route 5.708ns (83.891%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.009ns = ( 18.009 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.456     9.149 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=262, routed)         4.924    14.073    Core_cpu/RF_0/Q[6]
    SLICE_X47Y18         LUT6 (Prop_lut6_I2_O)        0.124    14.197 r  Core_cpu/RF_0/rD2[16]_i_7/O
                         net (fo=1, routed)           0.000    14.197    Core_cpu/RF_0/rD2[16]_i_7_n_0
    SLICE_X47Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    14.414 r  Core_cpu/RF_0/rD2_reg[16]_i_2/O
                         net (fo=1, routed)           0.784    15.198    Core_cpu/RF_0/rD2_reg[16]_i_2_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.299    15.497 r  Core_cpu/RF_0/rD2[16]_i_1/O
                         net (fo=1, routed)           0.000    15.497    Core_cpu/RF_0/rD2[16]_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.663    18.009    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X51Y18         FDRE                                         r  Core_cpu/RF_0/rD2_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.570    
                         clock uncertainty           -0.103    18.468    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.034    18.502    Core_cpu/RF_0/rD2_reg[16]
  -------------------------------------------------------------------
                         required time                         18.502    
                         arrival time                         -15.497    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.185ns (17.427%)  route 5.615ns (82.573%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 18.014 - 10.000 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.802     8.693    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X71Y9          FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDCE (Prop_fdce_C_Q)         0.419     9.112 r  Core_cpu/U_IF_ID/ID_inst_reg[22]/Q
                         net (fo=134, routed)         4.923    14.035    Core_cpu/RF_0/Q[7]
    SLICE_X37Y23         MUXF7 (Prop_muxf7_S_O)       0.468    14.503 r  Core_cpu/RF_0/rD2_reg[30]_i_5/O
                         net (fo=1, routed)           0.692    15.195    Core_cpu/RF_0/rD2_reg[30]_i_5_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.298    15.493 r  Core_cpu/RF_0/rD2[30]_i_1/O
                         net (fo=1, routed)           0.000    15.493    Core_cpu/RF_0/rD2[30]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.668    18.014    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X37Y22         FDRE                                         r  Core_cpu/RF_0/rD2_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.575    
                         clock uncertainty           -0.103    18.473    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.034    18.507    Core_cpu/RF_0/rD2_reg[30]
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -15.493    
  -------------------------------------------------------------------
                         slack                                  3.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/FRE_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.120%)  route 0.272ns (65.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.618     2.728    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141     2.869 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/Q
                         net (fo=259, routed)         0.272     3.141    Timer_0/D[26]
    SLICE_X44Y31         FDCE                                         r  Timer_0/FRE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.898     3.622    Timer_0/cpu_clk_BUFG
    SLICE_X44Y31         FDCE                                         r  Timer_0/FRE_reg[26]/C
                         clock pessimism             -0.623     2.999    
    SLICE_X44Y31         FDCE (Hold_fdce_C_D)         0.072     3.071    Timer_0/FRE_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/FRE_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.338%)  route 0.309ns (68.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.616     2.726    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.141     2.867 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[13]/Q
                         net (fo=260, routed)         0.309     3.176    Timer_0/D[13]
    SLICE_X43Y30         FDCE                                         r  Timer_0/FRE_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.897     3.621    Timer_0/cpu_clk_BUFG
    SLICE_X43Y30         FDCE                                         r  Timer_0/FRE_reg[13]/C
                         clock pessimism             -0.623     2.998    
    SLICE_X43Y30         FDCE (Hold_fdce_C_D)         0.072     3.070    Timer_0/FRE_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.024%)  route 0.125ns (46.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.618     2.728    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y23         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDCE (Prop_fdce_C_Q)         0.141     2.869 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/Q
                         net (fo=260, routed)         0.125     2.994    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/D
    SLICE_X46Y23         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.890     3.614    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/WCLK
    SLICE_X46Y23         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.873     2.741    
    SLICE_X46Y23         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.885    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_pc4_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_pc4_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.262%)  route 0.269ns (67.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.616     2.726    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X52Y23         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_pc4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.128     2.854 r  Core_cpu/U_EX_MEM/MEM_pc4_reg[29]/Q
                         net (fo=3, routed)           0.269     3.123    Core_cpu/U_MEM_WB/MEM_pc4_reg[31][29]
    SLICE_X47Y22         FDCE                                         r  Core_cpu/U_MEM_WB/WB_pc4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.892     3.616    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X47Y22         FDCE                                         r  Core_cpu/U_MEM_WB/WB_pc4_reg[29]/C
                         clock pessimism             -0.623     2.993    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.017     3.010    Core_cpu/U_MEM_WB/WB_pc4_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.845%)  route 0.302ns (68.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.622     2.732    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y17         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     2.873 r  Core_cpu/U_ID_EX/EX_rD2_reg[3]/Q
                         net (fo=8, routed)           0.302     3.175    Core_cpu/U_EX_MEM/EX_rD2[3]
    SLICE_X49Y23         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.890     3.614    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y23         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[3]/C
                         clock pessimism             -0.623     2.991    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.070     3.061    Core_cpu/U_EX_MEM/MEM_rD2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_alu_c_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.222%)  route 0.311ns (68.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.618     2.728    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141     2.869 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[30]/Q
                         net (fo=15, routed)          0.311     3.180    Core_cpu/U_MEM_WB/MEM_alu_c_reg[31][30]
    SLICE_X45Y24         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.891     3.615    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X45Y24         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[30]/C
                         clock pessimism             -0.623     2.992    
    SLICE_X45Y24         FDCE (Hold_fdce_C_D)         0.070     3.062    Core_cpu/U_MEM_WB/WB_alu_c_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.964%)  route 0.140ns (46.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.618     2.728    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X54Y21         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     2.892 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/Q
                         net (fo=260, routed)         0.140     3.032    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/D
    SLICE_X56Y21         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.891     3.615    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/WCLK
    SLICE_X56Y21         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.852     2.763    
    SLICE_X56Y21         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.907    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/FRE_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.073%)  route 0.328ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.619     2.729    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X52Y29         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.141     2.870 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/Q
                         net (fo=259, routed)         0.328     3.198    Timer_0/D[29]
    SLICE_X44Y32         FDCE                                         r  Timer_0/FRE_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.899     3.623    Timer_0/cpu_clk_BUFG
    SLICE_X44Y32         FDCE                                         r  Timer_0/FRE_reg[29]/C
                         clock pessimism             -0.623     3.000    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.070     3.070    Timer_0/FRE_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_pc4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_pc4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.818%)  route 0.274ns (68.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.624     2.734    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X57Y16         FDCE                                         r  Core_cpu/U_ID_EX/EX_pc4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.128     2.862 r  Core_cpu/U_ID_EX/EX_pc4_reg[5]/Q
                         net (fo=2, routed)           0.274     3.136    Core_cpu/U_EX_MEM/EX_pc4[5]
    SLICE_X51Y17         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_pc4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.895     3.619    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X51Y17         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_pc4_reg[5]/C
                         clock pessimism             -0.623     2.996    
    SLICE_X51Y17         FDCE (Hold_fdce_C_D)         0.012     3.008    Core_cpu/U_EX_MEM/MEM_pc4_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.618     2.728    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X54Y21         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     2.892 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[9]/Q
                         net (fo=260, routed)         0.125     3.017    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/D
    SLICE_X54Y20         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.891     3.615    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/WCLK
    SLICE_X54Y20         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.872     2.743    
    SLICE_X54Y20         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X68Y16    Core_cpu/U_ID_EX/EX_alu_op_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y13    Core_cpu/U_ID_EX/EX_alu_op_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X65Y12    Core_cpu/U_ID_EX/EX_alu_op_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y16    Core_cpu/U_ID_EX/EX_alub_sel_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y16    Core_cpu/U_ID_EX/EX_ext_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y18    Core_cpu/U_ID_EX/EX_ext_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X67Y16    Core_cpu/U_ID_EX/EX_ext_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y94    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y94    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y118   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y118   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y118   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y118   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y114   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y114   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y101   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y101   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y94    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_28_28/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y94    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_28_28/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y73    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y73    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y73    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X66Y73    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y80    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y80    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y22    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y22    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_18_18/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       17.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.261ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.580ns (26.472%)  route 1.611ns (73.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.854ns = ( 27.854 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y102        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           1.017     9.990    Digital_LED_0/data[2]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.124    10.114 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.594    10.708    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X32Y102        FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.508    27.854    Digital_LED_0/cpu_clk_BUFG
    SLICE_X32Y102        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism              0.623    28.477    
                         clock uncertainty           -0.103    28.374    
    SLICE_X32Y102        FDCE (Recov_fdce_C_CLR)     -0.405    27.969    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         27.969    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                 17.261    

Slack (MET) :             17.320ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.580ns (26.594%)  route 1.601ns (73.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.857ns = ( 27.857 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y102        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.901     9.874    Digital_LED_0/data[0]
    SLICE_X15Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.998 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.700    10.698    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X13Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.511    27.857    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism              0.623    28.480    
                         clock uncertainty           -0.103    28.377    
    SLICE_X13Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    28.018    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         28.018    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 17.320    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.226%)  route 1.475ns (71.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 27.853 - 20.000 ) 
    Source Clock Delay      (SCD):    8.516ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.625     8.516    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y106        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456     8.972 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           1.144    10.116    Digital_LED_0/data[1]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.124    10.240 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.330    10.571    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X33Y103        FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.507    27.853    Digital_LED_0/cpu_clk_BUFG
    SLICE_X33Y103        FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism              0.623    28.476    
                         clock uncertainty           -0.103    28.373    
    SLICE_X33Y103        FDPE (Recov_fdpe_C_PRE)     -0.359    28.014    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.580ns (28.844%)  route 1.431ns (71.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.857ns = ( 27.857 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y102        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.898     9.871    Digital_LED_0/data[0]
    SLICE_X15Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.995 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.533    10.528    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X15Y106        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.511    27.857    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism              0.623    28.480    
                         clock uncertainty           -0.103    28.377    
    SLICE_X15Y106        FDCE (Recov_fdce_C_CLR)     -0.405    27.972    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         27.972    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 17.444    

Slack (MET) :             17.457ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.580ns (28.415%)  route 1.461ns (71.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.854ns = ( 27.854 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y102        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.824     9.797    Digital_LED_0/data[2]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.124     9.921 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.637    10.558    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X33Y102        FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.508    27.854    Digital_LED_0/cpu_clk_BUFG
    SLICE_X33Y102        FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism              0.623    28.477    
                         clock uncertainty           -0.103    28.374    
    SLICE_X33Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    28.015    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         28.015    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                 17.457    

Slack (MET) :             17.459ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.580ns (29.132%)  route 1.411ns (70.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.852ns = ( 27.852 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y102        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.659     9.632    Digital_LED_0/data[3]
    SLICE_X31Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.756 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.752    10.508    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X31Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.506    27.852    Digital_LED_0/cpu_clk_BUFG
    SLICE_X31Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism              0.623    28.475    
                         clock uncertainty           -0.103    28.372    
    SLICE_X31Y107        FDCE (Recov_fdce_C_CLR)     -0.405    27.967    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         27.967    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                 17.459    

Slack (MET) :             17.463ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.580ns (29.152%)  route 1.410ns (70.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 27.853 - 20.000 ) 
    Source Clock Delay      (SCD):    8.516ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.625     8.516    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y106        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.456     8.972 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.907     9.879    Digital_LED_0/data[1]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.124    10.003 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.502    10.506    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X32Y103        FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.507    27.853    Digital_LED_0/cpu_clk_BUFG
    SLICE_X32Y103        FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism              0.623    28.476    
                         clock uncertainty           -0.103    28.373    
    SLICE_X32Y103        FDCE (Recov_fdce_C_CLR)     -0.405    27.968    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         27.968    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                 17.463    

Slack (MET) :             17.514ns  (required time - arrival time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.580ns (29.251%)  route 1.403ns (70.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.853ns = ( 27.853 - 20.000 ) 
    Source Clock Delay      (SCD):    8.517ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.626     8.517    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y102        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.456     8.973 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.654     9.627    Digital_LED_0/data[3]
    SLICE_X31Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.751 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.749    10.500    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X31Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       1.507    27.853    Digital_LED_0/cpu_clk_BUFG
    SLICE_X31Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism              0.623    28.476    
                         clock uncertainty           -0.103    28.373    
    SLICE_X31Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    28.014    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                 17.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.856%)  route 0.507ns (73.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.564     2.674    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y106        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141     2.815 r  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.332     3.147    Digital_LED_0/data[1]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.045     3.192 f  Digital_LED_0/DN_data_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.174     3.366    Digital_LED_0/DN_data_reg[1]_LDC_i_2_n_0
    SLICE_X32Y103        FDCE                                         f  Digital_LED_0/DN_data_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.837     3.562    Digital_LED_0/cpu_clk_BUFG
    SLICE_X32Y103        FDCE                                         r  Digital_LED_0/DN_data_reg[1]_C/C
                         clock pessimism             -0.848     2.714    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.092     2.622    Digital_LED_0/DN_data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.390%)  route 0.519ns (73.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y102        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.261     3.076    Digital_LED_0/data[3]
    SLICE_X31Y106        LUT2 (Prop_lut2_I1_O)        0.045     3.121 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.258     3.379    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X31Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.837     3.562    Digital_LED_0/cpu_clk_BUFG
    SLICE_X31Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.848     2.714    
    SLICE_X31Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     2.619    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.278%)  route 0.522ns (73.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.564     2.674    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y106        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDCE (Prop_fdce_C_Q)         0.141     2.815 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.416     3.231    Digital_LED_0/data[1]
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.045     3.276 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.105     3.381    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X33Y103        FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.837     3.562    Digital_LED_0/cpu_clk_BUFG
    SLICE_X33Y103        FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.848     2.714    
    SLICE_X33Y103        FDPE (Remov_fdpe_C_PRE)     -0.095     2.619    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.117%)  route 0.526ns (73.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y102        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.304     3.120    Digital_LED_0/data[2]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.045     3.165 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.222     3.387    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X33Y102        FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.838     3.563    Digital_LED_0/cpu_clk_BUFG
    SLICE_X33Y102        FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.848     2.715    
    SLICE_X33Y102        FDPE (Remov_fdpe_C_PRE)     -0.095     2.620    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.481%)  route 0.544ns (74.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y102        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.264     3.079    Digital_LED_0/data[3]
    SLICE_X31Y106        LUT2 (Prop_lut2_I1_O)        0.045     3.124 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.280     3.405    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X31Y107        FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.836     3.561    Digital_LED_0/cpu_clk_BUFG
    SLICE_X31Y107        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.848     2.713    
    SLICE_X31Y107        FDCE (Remov_fdce_C_CLR)     -0.092     2.621    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.176%)  route 0.553ns (74.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y102        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.356     3.172    Digital_LED_0/data[0]
    SLICE_X15Y105        LUT2 (Prop_lut2_I1_O)        0.045     3.217 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.197     3.413    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X15Y106        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.841     3.566    Digital_LED_0/cpu_clk_BUFG
    SLICE_X15Y106        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.848     2.718    
    SLICE_X15Y106        FDCE (Remov_fdce_C_CLR)     -0.092     2.626    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.800%)  route 0.564ns (75.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y102        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.367     3.183    Digital_LED_0/data[2]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.045     3.228 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.197     3.425    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X32Y102        FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.838     3.563    Digital_LED_0/cpu_clk_BUFG
    SLICE_X32Y102        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.848     2.715    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.623    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.488%)  route 0.606ns (76.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.565     2.675    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y102        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.141     2.816 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.357     3.173    Digital_LED_0/data[0]
    SLICE_X15Y105        LUT2 (Prop_lut2_I1_O)        0.045     3.218 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.249     3.467    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X13Y106        FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10207, routed)       0.841     3.566    Digital_LED_0/cpu_clk_BUFG
    SLICE_X13Y106        FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.848     2.718    
    SLICE_X13Y106        FDPE (Remov_fdpe_C_PRE)     -0.095     2.623    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.844    





