turbo-cyril
===========

Verilog modules that I've developed.
