//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z24SMem_writeBW_test_kernelPjS_Pf
// _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr has been demoted

.visible .entry _Z24SMem_writeBW_test_kernelPjS_Pf(
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_0,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_1,
	.param .u64 _Z24SMem_writeBW_test_kernelPjS_Pf_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr[36864];

	ld.param.u64 	%rd2, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_0];
	ld.param.u64 	%rd4, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_1];
	ld.param.u64 	%rd3, [_Z24SMem_writeBW_test_kernelPjS_Pf_param_2];
	cvta.to.global.u64 	%rd1, %rd4;
	// begin inline asm
	mov.u32 %r8, %clock;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r10, %r2, 2;
	mov.u32 	%r11, _ZZ24SMem_writeBW_test_kernelPjS_PfE3Arr;
	add.s32 	%r12, %r11, %r10;
	add.s32 	%r18, %r12, 2048;
	mov.u32 	%r19, 0;

$L__BB0_1:
	mov.u32 	%r13, 1065353216;
	st.shared.u32 	[%r18+-2048], %r13;
	st.shared.u32 	[%r18+-1920], %r13;
	st.shared.u32 	[%r18+-1792], %r13;
	st.shared.u32 	[%r18+-1664], %r13;
	st.shared.u32 	[%r18+-1536], %r13;
	st.shared.u32 	[%r18+-1408], %r13;
	st.shared.u32 	[%r18+-1280], %r13;
	st.shared.u32 	[%r18+-1152], %r13;
	st.shared.u32 	[%r18+-1024], %r13;
	st.shared.u32 	[%r18+-896], %r13;
	st.shared.u32 	[%r18+-768], %r13;
	st.shared.u32 	[%r18+-640], %r13;
	st.shared.u32 	[%r18+-512], %r13;
	st.shared.u32 	[%r18+-384], %r13;
	st.shared.u32 	[%r18+-256], %r13;
	st.shared.u32 	[%r18+-128], %r13;
	st.shared.u32 	[%r18], %r13;
	st.shared.u32 	[%r18+128], %r13;
	st.shared.u32 	[%r18+256], %r13;
	st.shared.u32 	[%r18+384], %r13;
	st.shared.u32 	[%r18+512], %r13;
	st.shared.u32 	[%r18+640], %r13;
	st.shared.u32 	[%r18+768], %r13;
	st.shared.u32 	[%r18+896], %r13;
	st.shared.u32 	[%r18+1024], %r13;
	st.shared.u32 	[%r18+1152], %r13;
	st.shared.u32 	[%r18+1280], %r13;
	st.shared.u32 	[%r18+1408], %r13;
	st.shared.u32 	[%r18+1536], %r13;
	st.shared.u32 	[%r18+1664], %r13;
	st.shared.u32 	[%r18+1792], %r13;
	st.shared.u32 	[%r18+1920], %r13;
	add.s32 	%r18, %r18, 4096;
	add.s32 	%r19, %r19, 1024;
	setp.lt.u32 	%p1, %r19, 8192;
	@%p1 bra 	$L__BB0_1;

	cvta.to.global.u64 	%rd5, %rd2;
	// begin inline asm
	mov.u32 %r14, %clock;
	// end inline asm
	// begin inline asm
	bar.sync 0;
	// end inline asm
	mul.wide.s32 	%rd6, %r2, 4;
	add.s64 	%rd7, %rd5, %rd6;
	st.global.u32 	[%rd7], %r8;
	add.s64 	%rd8, %rd1, %rd6;
	st.global.u32 	[%rd8], %r14;
	ld.shared.f32 	%f1, [%r12];
	setp.neu.f32 	%p2, %f1, 0f00000000;
	@%p2 bra 	$L__BB0_4;

	cvta.to.global.u64 	%rd9, %rd3;
	st.global.f32 	[%rd9], %f1;

$L__BB0_4:
	ret;

}

