{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 02:52:23 2017 " "Info: Processing started: Sun Apr 30 02:52:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course-project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course-project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 7786 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "Critical Warning: No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[11\] " "Info: Pin ABUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[11] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[10\] " "Info: Pin ABUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[10] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[9\] " "Info: Pin ABUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[9] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[8\] " "Info: Pin ABUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[8] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[7\] " "Info: Pin ABUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[7] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[6\] " "Info: Pin ABUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[6] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[5\] " "Info: Pin ABUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[5] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[4\] " "Info: Pin ABUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[4] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[3\] " "Info: Pin ABUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[3] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[2\] " "Info: Pin ABUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[1\] " "Info: Pin ABUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[0\] " "Info: Pin ABUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 464 512 688 480 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[18\] " "Info: Pin DBUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[18] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[17\] " "Info: Pin DBUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[17] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[16\] " "Info: Pin DBUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[16] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[15\] " "Info: Pin DBUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[15] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[14\] " "Info: Pin DBUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[14] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[13\] " "Info: Pin DBUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[13] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[12\] " "Info: Pin DBUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[12] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[11\] " "Info: Pin DBUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[11] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[10\] " "Info: Pin DBUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[10] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[9\] " "Info: Pin DBUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[9] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[8\] " "Info: Pin DBUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[8] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[7\] " "Info: Pin DBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[7] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[6\] " "Info: Pin DBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[6] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[5\] " "Info: Pin DBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[5] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[4\] " "Info: Pin DBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[4] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[3\] " "Info: Pin DBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[3] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[2\] " "Info: Pin DBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[1\] " "Info: Pin DBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[0\] " "Info: Pin DBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { -8 1192 1368 8 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV_REG_MEM " "Info: Pin MOV_REG_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MOV_REG_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 392 520 697 408 "MOV_REG_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV_REG_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV_MEM_REG " "Info: Pin MOV_MEM_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MOV_MEM_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 368 536 713 384 "MOV_MEM_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV_MEM_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Info: Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HIT } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 224 1104 1280 240 "HIT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MISS " "Info: Pin MISS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MISS } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 248 1104 1280 264 "MISS" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLC " "Info: Pin CLC not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLC (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLC (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1588 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1590 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1592 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1573 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1574 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1575 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1576 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1577 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1578 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1579 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { { 216 -80 88 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 1679 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 0 35 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 0 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.894 ns register register " "Info: Estimated most critical path is register to register delay of 8.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst3\|CASH:inst\|SET:inst11\|TAG_MEM:inst\|inst47 1 REG LAB_X18_Y15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y15; Fanout = 9; REG Node = 'MEMORY:inst3\|CASH:inst\|SET:inst11\|TAG_MEM:inst\|inst47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|inst47 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { { 1144 1272 1336 1224 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst14\|inst21~0 2 COMB LAB_X18_Y14 3 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = LAB_X18_Y14; Fanout = 3; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst14\|inst21~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|inst47 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21~0 } "NODE_NAME" } } { "ROW.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/ROW.bdf" { { 272 752 816 320 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.053 ns) 1.679 ns MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst14\|inst21 3 COMB LAB_X18_Y12 5 " "Info: 3: + IC(0.849 ns) + CELL(0.053 ns) = 1.679 ns; Loc. = LAB_X18_Y12; Fanout = 5; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst14\|inst21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21~0 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21 } "NODE_NAME" } } { "ROW.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/ROW.bdf" { { 272 752 816 320 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.053 ns) 2.299 ns MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1 4 COMB LAB_X18_Y12 42 " "Info: 4: + IC(0.567 ns) + CELL(0.053 ns) = 2.299 ns; Loc. = LAB_X18_Y12; Fanout = 42; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.272 ns) 3.717 ns MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~17 5 COMB LAB_X29_Y11 1 " "Info: 5: + IC(1.146 ns) + CELL(0.272 ns) = 3.717 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.154 ns) 4.701 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~283 6 COMB LAB_X21_Y11 1 " "Info: 6: + IC(0.830 ns) + CELL(0.154 ns) = 4.701 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~283'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~17 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~283 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.053 ns) 5.730 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~284 7 COMB LAB_X25_Y9 3 " "Info: 7: + IC(0.976 ns) + CELL(0.053 ns) = 5.730 ns; Loc. = LAB_X25_Y9; Fanout = 3; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~284'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~283 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~284 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.026 ns) 7.756 ns Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~90 8 COMB LOOP LAB_X22_Y18 9 " "Info: 8: + IC(0.000 ns) + CELL(2.026 ns) = 7.756 ns; Loc. = LAB_X22_Y18; Fanout = 9; COMB LOOP Node = 'Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~90'" { { "Info" "ITDB_PART_OF_SCC" "MEMORY:inst3\|MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]~17 LAB_X22_Y11 " "Info: Loc. = LAB_X22_Y11; Node \"MEMORY:inst3\|MEM:inst4\|lpm_bustri5:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]~17\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst3|MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~90 LAB_X22_Y18 " "Info: Loc. = LAB_X22_Y18; Node \"Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[1\]~90\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]~90 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~293 LAB_X22_Y11 " "Info: Loc. = LAB_X22_Y11; Node \"Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~293\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~293 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~292 LAB_X22_Y11 " "Info: Loc. = LAB_X22_Y11; Node \"Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[1\]~292\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~292 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst3|MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component|dout[1]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]~90 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~293 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~292 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~284 Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.155 ns) 8.894 ns Registers:inst6\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[1\] 9 REG LAB_X26_Y16 1 " "Info: 9: + IC(0.983 ns) + CELL(0.155 ns) = 8.894 ns; Loc. = LAB_X26_Y16; Fanout = 1; REG Node = 'Registers:inst6\|lpm_dff0:inst26\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]~90 Registers:inst6|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 34.16 % ) " "Info: Total cell delay = 3.038 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 65.84 % ) " "Info: Total interconnect delay = 5.856 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.894 ns" { MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|inst47 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21~0 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|inst21 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[1]~17 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~283 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]~284 Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[1]~90 Registers:inst6|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Info: Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[11\] 0 " "Info: Pin \"ABUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[10\] 0 " "Info: Pin \"ABUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[9\] 0 " "Info: Pin \"ABUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[8\] 0 " "Info: Pin \"ABUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[7\] 0 " "Info: Pin \"ABUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[6\] 0 " "Info: Pin \"ABUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[5\] 0 " "Info: Pin \"ABUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[4\] 0 " "Info: Pin \"ABUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[3\] 0 " "Info: Pin \"ABUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[2\] 0 " "Info: Pin \"ABUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[1\] 0 " "Info: Pin \"ABUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[0\] 0 " "Info: Pin \"ABUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[18\] 0 " "Info: Pin \"DBUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[17\] 0 " "Info: Pin \"DBUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[16\] 0 " "Info: Pin \"DBUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[15\] 0 " "Info: Pin \"DBUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[14\] 0 " "Info: Pin \"DBUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[13\] 0 " "Info: Pin \"DBUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[12\] 0 " "Info: Pin \"DBUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[11\] 0 " "Info: Pin \"DBUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[10\] 0 " "Info: Pin \"DBUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[9\] 0 " "Info: Pin \"DBUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[8\] 0 " "Info: Pin \"DBUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[7\] 0 " "Info: Pin \"DBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[6\] 0 " "Info: Pin \"DBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[5\] 0 " "Info: Pin \"DBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[4\] 0 " "Info: Pin \"DBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[3\] 0 " "Info: Pin \"DBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[2\] 0 " "Info: Pin \"DBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[1\] 0 " "Info: Pin \"DBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[0\] 0 " "Info: Pin \"DBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOV_REG_MEM 0 " "Info: Pin \"MOV_REG_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOV_MEM_REG 0 " "Info: Pin \"MOV_MEM_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HIT 0 " "Info: Pin \"HIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MISS 0 " "Info: Pin \"MISS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 02:52:41 2017 " "Info: Processing ended: Sun Apr 30 02:52:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
