#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 12 17:25:23 2018
# Process ID: 5260
# Current directory: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7252 C:\Users\Netsoc\Documents\sul-vhdl\VHDL_assignment\VHDL_assignment.xpr
# Log file: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/vivado.log
# Journal file: C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.xpr
set_property top shifter_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source shifter_unit_tb.tcl
close_sim
launch_simulation
source shifter_unit_tb.tcl
close_sim
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
export_ip_user_files -of_objects  [get_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
file delete -force C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
close [ open C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd w ]
add_files C:/Users/Netsoc/Documents/sul-vhdl/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd
