{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588878896394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588878896399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 14:14:56 2020 " "Processing started: Thu May 07 14:14:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588878896399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878896399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878896399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588878898674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588878898675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.v 1 1 " "Found 1 design units, including 1 entities, in source file cand.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluop aluOp DATAPATH.v(3) " "Verilog HDL Declaration information at DATAPATH.v(3): object \"aluop\" differs only in case from object \"aluOp\" in the same scope" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588878924161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924171 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(19) " "Verilog HDL warning at ALU.v(19): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588878924183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_tb " "Found entity 1: UC_tb" {  } { { "UC_tb.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588878924210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zf DATAPATH.v(33) " "Verilog HDL Implicit Net warning at DATAPATH.v(33): created implicit net for \"zf\"" {  } { { "DATAPATH.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588878924210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UC " "Elaborating entity \"UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588878924380 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(15) " "Verilog HDL Always Construct warning at UC.v(15): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(28) " "Inferred latch for \"aluOp\[0\]\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(28) " "Inferred latch for \"aluOp\[1\]\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924483 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(28) " "Inferred latch for \"branch\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(28) " "Inferred latch for \"memWrite\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(28) " "Inferred latch for \"memRead\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(28) " "Inferred latch for \"regWrite\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(28) " "Inferred latch for \"memtoReg\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(28) " "Inferred latch for \"aluSrc\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(28) " "Inferred latch for \"regDst\" at UC.v(28)" {  } { { "UC.v" "" { Text "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878924484 "|UC"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588878925897 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588878925897 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588878925897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588878925897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878926744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588878926965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 14:15:26 2020 " "Processing ended: Thu May 07 14:15:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588878926965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588878926965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588878926965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588878926965 ""}
