.TH "tlm::tlm_bw_transport_if< TYPES >" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
tlm::tlm_bw_transport_if< TYPES >
.SH SYNOPSIS
.br
.PP
.PP
\fR#include <tlm_fw_bw_ifs\&.h>\fP
.PP
Inherits \fBtlm::tlm_bw_nonblocking_transport_if< TYPES::tlm_payload_type, TYPES::tlm_phase_type >\fP, and \fBtlm::tlm_bw_direct_mem_if\fP\&.
.PP
Inherited by \fBtlm_utils::callback_binder_bw< tlm::tlm_base_protocol_types >\fP\&.
.SS "Additional Inherited Members"


Public Member Functions inherited from \fBtlm::tlm_bw_nonblocking_transport_if< TYPES::tlm_payload_type, TYPES::tlm_phase_type >\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBtlm_sync_enum\fP \fBnb_transport_bw\fP (TYPES::tlm_payload_type &\fBtrans\fP, TYPES::tlm_phase_type &\fBphase\fP, \fBsc_core::sc_time\fP &t)=0"
.br
.in -1c

Public Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBregister_port\fP (\fBsc_port_base\fP &\fBport_\fP, \fBconst\fP \fBchar\fP *\fBif_typename_\fP)"
.br
.ti -1c
.RI "\fBvirtual\fP \fBconst\fP \fBsc_event\fP & \fBdefault_event\fP () \fBconst\fP"
.br
.ti -1c
.RI "\fBvirtual\fP \fB~sc_interface\fP ()"
.br
.in -1c

Public Member Functions inherited from \fBtlm::tlm_bw_direct_mem_if\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBinvalidate_direct_mem_ptr\fP (\fBsc_dt::uint64\fP \fBstart_range\fP, \fBsc_dt::uint64\fP \fBend_range\fP)=0"
.br
.in -1c

Protected Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBsc_interface\fP ()"
.br
.in -1c

.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
