{"vcs1":{"timestamp_begin":1739355203.406468253, "rt":0.26, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739355203.743248735, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739355204.061765477, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355203.177186124}
{"VCS_COMP_START_TIME": 1739355203.177186124}
{"VCS_COMP_END_TIME": 1739355204.281404446}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265556}}
{"vcselab": {"peak_mem": 150352}}
