#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("head_ctx_ref_address0", 3, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("head_ctx_ref_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("head_ctx_ref_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("head_ctx_ref_d0", 46, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("head_ctx_ref_q0", 46, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("head_ctx_ref_address1", 3, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("head_ctx_ref_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("head_ctx_ref_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("head_ctx_ref_d1", 46, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("head_ctx_ref_q1", 46, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("res_i", 140, hls_in, 1, "ap_ovld", "in_data", 1),
	Port_Property("res_o", 140, hls_out, 1, "ap_ovld", "out_data", 1),
	Port_Property("res_o_ap_vld", 1, hls_out, 1, "ap_ovld", "out_vld", 1),
	Port_Property("layer_idx", 32, hls_in, 2, "ap_none", "in_data", 1),
	Port_Property("group_idx", 32, hls_in, 3, "ap_none", "in_data", 1),
	Port_Property("reset_resources", 1, hls_in, 4, "ap_none", "in_data", 1),
	Port_Property("wl_ready", 1, hls_in, 5, "ap_none", "in_data", 1),
	Port_Property("dma_done", 1, hls_in, 6, "ap_none", "in_data", 1),
	Port_Property("compute_ready", 1, hls_in, 7, "ap_none", "in_data", 1),
	Port_Property("compute_done", 1, hls_in, 8, "ap_none", "in_data", 1),
	Port_Property("requant_ready", 1, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("requant_done", 1, hls_in, 10, "ap_none", "in_data", 1),
	Port_Property("wl_start", 1, hls_out, 11, "ap_vld", "out_data", 1),
	Port_Property("wl_start_ap_vld", 1, hls_out, 11, "ap_vld", "out_vld", 1),
	Port_Property("wl_addr_sel", 32, hls_out, 12, "ap_vld", "out_data", 1),
	Port_Property("wl_addr_sel_ap_vld", 1, hls_out, 12, "ap_vld", "out_vld", 1),
	Port_Property("wl_layer", 32, hls_out, 13, "ap_vld", "out_data", 1),
	Port_Property("wl_layer_ap_vld", 1, hls_out, 13, "ap_vld", "out_vld", 1),
	Port_Property("wl_head", 32, hls_out, 14, "ap_vld", "out_data", 1),
	Port_Property("wl_head_ap_vld", 1, hls_out, 14, "ap_vld", "out_vld", 1),
	Port_Property("wl_tile", 32, hls_out, 15, "ap_vld", "out_data", 1),
	Port_Property("wl_tile_ap_vld", 1, hls_out, 15, "ap_vld", "out_vld", 1),
	Port_Property("compute_start", 1, hls_out, 16, "ap_vld", "out_data", 1),
	Port_Property("compute_start_ap_vld", 1, hls_out, 16, "ap_vld", "out_vld", 1),
	Port_Property("compute_op", 32, hls_out, 17, "ap_vld", "out_data", 1),
	Port_Property("compute_op_ap_vld", 1, hls_out, 17, "ap_vld", "out_vld", 1),
	Port_Property("requant_start", 1, hls_out, 18, "ap_vld", "out_data", 1),
	Port_Property("requant_start_ap_vld", 1, hls_out, 18, "ap_vld", "out_vld", 1),
	Port_Property("requant_op", 32, hls_out, 19, "ap_vld", "out_data", 1),
	Port_Property("requant_op_ap_vld", 1, hls_out, 19, "ap_vld", "out_vld", 1),
	Port_Property("ap_return", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "run_head_group";
