

Implementation tool: Xilinx Vivado v.2018.2
Project:             HW2_2_HLS
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Thu Jun 03 15:01:19 +0900 2021

#=== Post-Implementation Resource usage ===
SLICE:          277
LUT:            437
FF:            1055
DSP:              1
BRAM:            16
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.076
CP achieved post-implementation:    6.008
Timing met
