#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT2_PC0
#define Rx_1__0__PORT 2u
#define Rx_1__0__SHIFT 0
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 2u
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 0
#define Rx_1__SLW CYREG_PRT2_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT2_PC1
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT2_SLW

/* I2C_SCL */
#define I2C_SCL__0__INTTYPE CYREG_PICU6_INTTYPE0
#define I2C_SCL__0__MASK 0x01u
#define I2C_SCL__0__PC CYREG_PRT6_PC0
#define I2C_SCL__0__PORT 6u
#define I2C_SCL__0__SHIFT 0
#define I2C_SCL__AG CYREG_PRT6_AG
#define I2C_SCL__AMUX CYREG_PRT6_AMUX
#define I2C_SCL__BIE CYREG_PRT6_BIE
#define I2C_SCL__BIT_MASK CYREG_PRT6_BIT_MASK
#define I2C_SCL__BYP CYREG_PRT6_BYP
#define I2C_SCL__CTL CYREG_PRT6_CTL
#define I2C_SCL__DM0 CYREG_PRT6_DM0
#define I2C_SCL__DM1 CYREG_PRT6_DM1
#define I2C_SCL__DM2 CYREG_PRT6_DM2
#define I2C_SCL__DR CYREG_PRT6_DR
#define I2C_SCL__INP_DIS CYREG_PRT6_INP_DIS
#define I2C_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define I2C_SCL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define I2C_SCL__LCD_EN CYREG_PRT6_LCD_EN
#define I2C_SCL__MASK 0x01u
#define I2C_SCL__PORT 6u
#define I2C_SCL__PRT CYREG_PRT6_PRT
#define I2C_SCL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define I2C_SCL__PS CYREG_PRT6_PS
#define I2C_SCL__SHIFT 0
#define I2C_SCL__SLW CYREG_PRT6_SLW

/* I2C_SDA */
#define I2C_SDA__0__INTTYPE CYREG_PICU6_INTTYPE1
#define I2C_SDA__0__MASK 0x02u
#define I2C_SDA__0__PC CYREG_PRT6_PC1
#define I2C_SDA__0__PORT 6u
#define I2C_SDA__0__SHIFT 1
#define I2C_SDA__AG CYREG_PRT6_AG
#define I2C_SDA__AMUX CYREG_PRT6_AMUX
#define I2C_SDA__BIE CYREG_PRT6_BIE
#define I2C_SDA__BIT_MASK CYREG_PRT6_BIT_MASK
#define I2C_SDA__BYP CYREG_PRT6_BYP
#define I2C_SDA__CTL CYREG_PRT6_CTL
#define I2C_SDA__DM0 CYREG_PRT6_DM0
#define I2C_SDA__DM1 CYREG_PRT6_DM1
#define I2C_SDA__DM2 CYREG_PRT6_DM2
#define I2C_SDA__DR CYREG_PRT6_DR
#define I2C_SDA__INP_DIS CYREG_PRT6_INP_DIS
#define I2C_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define I2C_SDA__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define I2C_SDA__LCD_EN CYREG_PRT6_LCD_EN
#define I2C_SDA__MASK 0x02u
#define I2C_SDA__PORT 6u
#define I2C_SDA__PRT CYREG_PRT6_PRT
#define I2C_SDA__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define I2C_SDA__PS CYREG_PRT6_PS
#define I2C_SDA__SHIFT 1
#define I2C_SDA__SLW CYREG_PRT6_SLW

/* Echo_Clock */
#define Echo_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Echo_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Echo_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Echo_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Echo_Clock__INDEX 0x04u
#define Echo_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Echo_Clock__PM_ACT_MSK 0x10u
#define Echo_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Echo_Clock__PM_STBY_MSK 0x10u

/* UART_Debug_BUART */
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_Debug_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Debug_BUART_sRX_RxSts__3__POS 3
#define UART_Debug_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Debug_BUART_sRX_RxSts__4__POS 4
#define UART_Debug_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Debug_BUART_sRX_RxSts__5__POS 5
#define UART_Debug_BUART_sRX_RxSts__MASK 0x38u
#define UART_Debug_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_Debug_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Debug_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Debug_BUART_sTX_TxSts__0__POS 0
#define UART_Debug_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Debug_BUART_sTX_TxSts__1__POS 1
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_Debug_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Debug_BUART_sTX_TxSts__2__POS 2
#define UART_Debug_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Debug_BUART_sTX_TxSts__3__POS 3
#define UART_Debug_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Debug_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_Debug_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Debug_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_Debug_IntClock */
#define UART_Debug_IntClock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define UART_Debug_IntClock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define UART_Debug_IntClock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define UART_Debug_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Debug_IntClock__INDEX 0x07u
#define UART_Debug_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Debug_IntClock__PM_ACT_MSK 0x80u
#define UART_Debug_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Debug_IntClock__PM_STBY_MSK 0x80u

/* EZI2C_Slave_I2C_Prim */
#define EZI2C_Slave_I2C_Prim__ADR CYREG_I2C_ADR
#define EZI2C_Slave_I2C_Prim__CFG CYREG_I2C_CFG
#define EZI2C_Slave_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define EZI2C_Slave_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define EZI2C_Slave_I2C_Prim__CSR CYREG_I2C_CSR
#define EZI2C_Slave_I2C_Prim__D CYREG_I2C_D
#define EZI2C_Slave_I2C_Prim__MCSR CYREG_I2C_MCSR
#define EZI2C_Slave_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define EZI2C_Slave_I2C_Prim__PM_ACT_MSK 0x04u
#define EZI2C_Slave_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define EZI2C_Slave_I2C_Prim__PM_STBY_MSK 0x04u
#define EZI2C_Slave_I2C_Prim__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define EZI2C_Slave_I2C_Prim__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define EZI2C_Slave_I2C_Prim__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define EZI2C_Slave_I2C_Prim__TMOUT_SR CYREG_I2C_TMOUT_SR
#define EZI2C_Slave_I2C_Prim__XCFG CYREG_I2C_XCFG

/* EZI2C_Slave_isr */
#define EZI2C_Slave_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EZI2C_Slave_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EZI2C_Slave_isr__INTC_MASK 0x8000u
#define EZI2C_Slave_isr__INTC_NUMBER 15u
#define EZI2C_Slave_isr__INTC_PRIOR_NUM 7u
#define EZI2C_Slave_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define EZI2C_Slave_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EZI2C_Slave_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Left_QuadDec_bQuadDec */
#define Left_QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define Left_QuadDec_bQuadDec_Stsreg__0__POS 0
#define Left_QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define Left_QuadDec_bQuadDec_Stsreg__1__POS 1
#define Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Left_QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define Left_QuadDec_bQuadDec_Stsreg__2__POS 2
#define Left_QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define Left_QuadDec_bQuadDec_Stsreg__3__POS 3
#define Left_QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define Left_QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Left_QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* Left_QuadDec_Cnt16_CounterUDB */
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* Left_QuadDec_isr */
#define Left_QuadDec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Left_QuadDec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Left_QuadDec_isr__INTC_MASK 0x20u
#define Left_QuadDec_isr__INTC_NUMBER 5u
#define Left_QuadDec_isr__INTC_PRIOR_NUM 7u
#define Left_QuadDec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define Left_QuadDec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Left_QuadDec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Mainloop_Pin */
#define Mainloop_Pin__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Mainloop_Pin__0__MASK 0x04u
#define Mainloop_Pin__0__PC CYREG_PRT12_PC2
#define Mainloop_Pin__0__PORT 12u
#define Mainloop_Pin__0__SHIFT 2
#define Mainloop_Pin__AG CYREG_PRT12_AG
#define Mainloop_Pin__BIE CYREG_PRT12_BIE
#define Mainloop_Pin__BIT_MASK CYREG_PRT12_BIT_MASK
#define Mainloop_Pin__BYP CYREG_PRT12_BYP
#define Mainloop_Pin__DM0 CYREG_PRT12_DM0
#define Mainloop_Pin__DM1 CYREG_PRT12_DM1
#define Mainloop_Pin__DM2 CYREG_PRT12_DM2
#define Mainloop_Pin__DR CYREG_PRT12_DR
#define Mainloop_Pin__INP_DIS CYREG_PRT12_INP_DIS
#define Mainloop_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Mainloop_Pin__MASK 0x04u
#define Mainloop_Pin__PORT 12u
#define Mainloop_Pin__PRT CYREG_PRT12_PRT
#define Mainloop_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Mainloop_Pin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Mainloop_Pin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Mainloop_Pin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Mainloop_Pin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Mainloop_Pin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Mainloop_Pin__PS CYREG_PRT12_PS
#define Mainloop_Pin__SHIFT 2
#define Mainloop_Pin__SIO_CFG CYREG_PRT12_SIO_CFG
#define Mainloop_Pin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Mainloop_Pin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Mainloop_Pin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Mainloop_Pin__SLW CYREG_PRT12_SLW

/* Rear_ADC_SAR_ADC_SAR */
#define Rear_ADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define Rear_ADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define Rear_ADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define Rear_ADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define Rear_ADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define Rear_ADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define Rear_ADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define Rear_ADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define Rear_ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Rear_ADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define Rear_ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Rear_ADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define Rear_ADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define Rear_ADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define Rear_ADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define Rear_ADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define Rear_ADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define Rear_ADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define Rear_ADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define Rear_ADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* Rear_ADC_SAR_IRQ */
#define Rear_ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rear_ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rear_ADC_SAR_IRQ__INTC_MASK 0x40u
#define Rear_ADC_SAR_IRQ__INTC_NUMBER 6u
#define Rear_ADC_SAR_IRQ__INTC_PRIOR_NUM 7u
#define Rear_ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define Rear_ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rear_ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rear_ADC_SAR_theACLK */
#define Rear_ADC_SAR_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Rear_ADC_SAR_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Rear_ADC_SAR_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Rear_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Rear_ADC_SAR_theACLK__INDEX 0x03u
#define Rear_ADC_SAR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Rear_ADC_SAR_theACLK__PM_ACT_MSK 0x08u
#define Rear_ADC_SAR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Rear_ADC_SAR_theACLK__PM_STBY_MSK 0x08u

/* Front_ADC_SAR_ADC_SAR */
#define Front_ADC_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define Front_ADC_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define Front_ADC_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define Front_ADC_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define Front_ADC_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define Front_ADC_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define Front_ADC_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define Front_ADC_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define Front_ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define Front_ADC_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define Front_ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define Front_ADC_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define Front_ADC_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define Front_ADC_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define Front_ADC_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define Front_ADC_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define Front_ADC_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define Front_ADC_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define Front_ADC_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define Front_ADC_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* Front_ADC_SAR_IRQ */
#define Front_ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Front_ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Front_ADC_SAR_IRQ__INTC_MASK 0x10u
#define Front_ADC_SAR_IRQ__INTC_NUMBER 4u
#define Front_ADC_SAR_IRQ__INTC_PRIOR_NUM 7u
#define Front_ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Front_ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Front_ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Front_ADC_SAR_theACLK */
#define Front_ADC_SAR_theACLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Front_ADC_SAR_theACLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Front_ADC_SAR_theACLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Front_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define Front_ADC_SAR_theACLK__INDEX 0x02u
#define Front_ADC_SAR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Front_ADC_SAR_theACLK__PM_ACT_MSK 0x04u
#define Front_ADC_SAR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Front_ADC_SAR_theACLK__PM_STBY_MSK 0x04u

/* Left_HB25_PWM_Pin */
#define Left_HB25_PWM_Pin__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Left_HB25_PWM_Pin__0__MASK 0x08u
#define Left_HB25_PWM_Pin__0__PC CYREG_PRT2_PC3
#define Left_HB25_PWM_Pin__0__PORT 2u
#define Left_HB25_PWM_Pin__0__SHIFT 3
#define Left_HB25_PWM_Pin__AG CYREG_PRT2_AG
#define Left_HB25_PWM_Pin__AMUX CYREG_PRT2_AMUX
#define Left_HB25_PWM_Pin__BIE CYREG_PRT2_BIE
#define Left_HB25_PWM_Pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_HB25_PWM_Pin__BYP CYREG_PRT2_BYP
#define Left_HB25_PWM_Pin__CTL CYREG_PRT2_CTL
#define Left_HB25_PWM_Pin__DM0 CYREG_PRT2_DM0
#define Left_HB25_PWM_Pin__DM1 CYREG_PRT2_DM1
#define Left_HB25_PWM_Pin__DM2 CYREG_PRT2_DM2
#define Left_HB25_PWM_Pin__DR CYREG_PRT2_DR
#define Left_HB25_PWM_Pin__INP_DIS CYREG_PRT2_INP_DIS
#define Left_HB25_PWM_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_HB25_PWM_Pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_HB25_PWM_Pin__LCD_EN CYREG_PRT2_LCD_EN
#define Left_HB25_PWM_Pin__MASK 0x08u
#define Left_HB25_PWM_Pin__PORT 2u
#define Left_HB25_PWM_Pin__PRT CYREG_PRT2_PRT
#define Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_HB25_PWM_Pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_HB25_PWM_Pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_HB25_PWM_Pin__PS CYREG_PRT2_PS
#define Left_HB25_PWM_Pin__SHIFT 3
#define Left_HB25_PWM_Pin__SLW CYREG_PRT2_SLW

/* Left_HB25_PWM_PWMUDB */
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB14_A0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB14_A1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB14_D0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB14_D1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB14_F0
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB14_F1
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Left_PWM_1MHz */
#define Left_PWM_1MHz__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Left_PWM_1MHz__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Left_PWM_1MHz__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Left_PWM_1MHz__CFG2_SRC_SEL_MASK 0x07u
#define Left_PWM_1MHz__INDEX 0x05u
#define Left_PWM_1MHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Left_PWM_1MHz__PM_ACT_MSK 0x20u
#define Left_PWM_1MHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Left_PWM_1MHz__PM_STBY_MSK 0x20u

/* Rear_EOS_Intr */
#define Rear_EOS_Intr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rear_EOS_Intr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rear_EOS_Intr__INTC_MASK 0x04u
#define Rear_EOS_Intr__INTC_NUMBER 2u
#define Rear_EOS_Intr__INTC_PRIOR_NUM 7u
#define Rear_EOS_Intr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Rear_EOS_Intr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rear_EOS_Intr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Right_QuadDec_bQuadDec */
#define Right_QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define Right_QuadDec_bQuadDec_Stsreg__0__POS 0
#define Right_QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define Right_QuadDec_bQuadDec_Stsreg__1__POS 1
#define Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define Right_QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define Right_QuadDec_bQuadDec_Stsreg__2__POS 2
#define Right_QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define Right_QuadDec_bQuadDec_Stsreg__3__POS 3
#define Right_QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define Right_QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define Right_QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Right_QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define Right_QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define Right_QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB00_ST

/* Right_QuadDec_Cnt16_CounterUDB */
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* Right_QuadDec_isr */
#define Right_QuadDec_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Right_QuadDec_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Right_QuadDec_isr__INTC_MASK 0x80u
#define Right_QuadDec_isr__INTC_NUMBER 7u
#define Right_QuadDec_isr__INTC_PRIOR_NUM 7u
#define Right_QuadDec_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define Right_QuadDec_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Right_QuadDec_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Front_EOS_Intr */
#define Front_EOS_Intr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Front_EOS_Intr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Front_EOS_Intr__INTC_MASK 0x01u
#define Front_EOS_Intr__INTC_NUMBER 0u
#define Front_EOS_Intr__INTC_PRIOR_NUM 7u
#define Front_EOS_Intr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Front_EOS_Intr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Front_EOS_Intr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Infrared_Pin_0 */
#define Infrared_Pin_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Infrared_Pin_0__0__MASK 0x01u
#define Infrared_Pin_0__0__PC CYREG_PRT3_PC0
#define Infrared_Pin_0__0__PORT 3u
#define Infrared_Pin_0__0__SHIFT 0
#define Infrared_Pin_0__AG CYREG_PRT3_AG
#define Infrared_Pin_0__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_0__BIE CYREG_PRT3_BIE
#define Infrared_Pin_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_0__BYP CYREG_PRT3_BYP
#define Infrared_Pin_0__CTL CYREG_PRT3_CTL
#define Infrared_Pin_0__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_0__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_0__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_0__DR CYREG_PRT3_DR
#define Infrared_Pin_0__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_0__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_0__MASK 0x01u
#define Infrared_Pin_0__PORT 3u
#define Infrared_Pin_0__PRT CYREG_PRT3_PRT
#define Infrared_Pin_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_0__PS CYREG_PRT3_PS
#define Infrared_Pin_0__SHIFT 0
#define Infrared_Pin_0__SLW CYREG_PRT3_SLW

/* Infrared_Pin_1 */
#define Infrared_Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Infrared_Pin_1__0__MASK 0x02u
#define Infrared_Pin_1__0__PC CYREG_PRT3_PC1
#define Infrared_Pin_1__0__PORT 3u
#define Infrared_Pin_1__0__SHIFT 1
#define Infrared_Pin_1__AG CYREG_PRT3_AG
#define Infrared_Pin_1__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_1__BIE CYREG_PRT3_BIE
#define Infrared_Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_1__BYP CYREG_PRT3_BYP
#define Infrared_Pin_1__CTL CYREG_PRT3_CTL
#define Infrared_Pin_1__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_1__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_1__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_1__DR CYREG_PRT3_DR
#define Infrared_Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_1__MASK 0x02u
#define Infrared_Pin_1__PORT 3u
#define Infrared_Pin_1__PRT CYREG_PRT3_PRT
#define Infrared_Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_1__PS CYREG_PRT3_PS
#define Infrared_Pin_1__SHIFT 1
#define Infrared_Pin_1__SLW CYREG_PRT3_SLW

/* Infrared_Pin_2 */
#define Infrared_Pin_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Infrared_Pin_2__0__MASK 0x04u
#define Infrared_Pin_2__0__PC CYREG_PRT3_PC2
#define Infrared_Pin_2__0__PORT 3u
#define Infrared_Pin_2__0__SHIFT 2
#define Infrared_Pin_2__AG CYREG_PRT3_AG
#define Infrared_Pin_2__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_2__BIE CYREG_PRT3_BIE
#define Infrared_Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_2__BYP CYREG_PRT3_BYP
#define Infrared_Pin_2__CTL CYREG_PRT3_CTL
#define Infrared_Pin_2__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_2__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_2__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_2__DR CYREG_PRT3_DR
#define Infrared_Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_2__MASK 0x04u
#define Infrared_Pin_2__PORT 3u
#define Infrared_Pin_2__PRT CYREG_PRT3_PRT
#define Infrared_Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_2__PS CYREG_PRT3_PS
#define Infrared_Pin_2__SHIFT 2
#define Infrared_Pin_2__SLW CYREG_PRT3_SLW

/* Infrared_Pin_3 */
#define Infrared_Pin_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Infrared_Pin_3__0__MASK 0x08u
#define Infrared_Pin_3__0__PC CYREG_PRT3_PC3
#define Infrared_Pin_3__0__PORT 3u
#define Infrared_Pin_3__0__SHIFT 3
#define Infrared_Pin_3__AG CYREG_PRT3_AG
#define Infrared_Pin_3__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_3__BIE CYREG_PRT3_BIE
#define Infrared_Pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_3__BYP CYREG_PRT3_BYP
#define Infrared_Pin_3__CTL CYREG_PRT3_CTL
#define Infrared_Pin_3__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_3__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_3__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_3__DR CYREG_PRT3_DR
#define Infrared_Pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_3__MASK 0x08u
#define Infrared_Pin_3__PORT 3u
#define Infrared_Pin_3__PRT CYREG_PRT3_PRT
#define Infrared_Pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_3__PS CYREG_PRT3_PS
#define Infrared_Pin_3__SHIFT 3
#define Infrared_Pin_3__SLW CYREG_PRT3_SLW

/* Infrared_Pin_4 */
#define Infrared_Pin_4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Infrared_Pin_4__0__MASK 0x10u
#define Infrared_Pin_4__0__PC CYREG_PRT3_PC4
#define Infrared_Pin_4__0__PORT 3u
#define Infrared_Pin_4__0__SHIFT 4
#define Infrared_Pin_4__AG CYREG_PRT3_AG
#define Infrared_Pin_4__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_4__BIE CYREG_PRT3_BIE
#define Infrared_Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_4__BYP CYREG_PRT3_BYP
#define Infrared_Pin_4__CTL CYREG_PRT3_CTL
#define Infrared_Pin_4__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_4__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_4__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_4__DR CYREG_PRT3_DR
#define Infrared_Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_4__MASK 0x10u
#define Infrared_Pin_4__PORT 3u
#define Infrared_Pin_4__PRT CYREG_PRT3_PRT
#define Infrared_Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_4__PS CYREG_PRT3_PS
#define Infrared_Pin_4__SHIFT 4
#define Infrared_Pin_4__SLW CYREG_PRT3_SLW

/* Infrared_Pin_5 */
#define Infrared_Pin_5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Infrared_Pin_5__0__MASK 0x20u
#define Infrared_Pin_5__0__PC CYREG_PRT3_PC5
#define Infrared_Pin_5__0__PORT 3u
#define Infrared_Pin_5__0__SHIFT 5
#define Infrared_Pin_5__AG CYREG_PRT3_AG
#define Infrared_Pin_5__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_5__BIE CYREG_PRT3_BIE
#define Infrared_Pin_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_5__BYP CYREG_PRT3_BYP
#define Infrared_Pin_5__CTL CYREG_PRT3_CTL
#define Infrared_Pin_5__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_5__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_5__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_5__DR CYREG_PRT3_DR
#define Infrared_Pin_5__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_5__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_5__MASK 0x20u
#define Infrared_Pin_5__PORT 3u
#define Infrared_Pin_5__PRT CYREG_PRT3_PRT
#define Infrared_Pin_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_5__PS CYREG_PRT3_PS
#define Infrared_Pin_5__SHIFT 5
#define Infrared_Pin_5__SLW CYREG_PRT3_SLW

/* Infrared_Pin_6 */
#define Infrared_Pin_6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Infrared_Pin_6__0__MASK 0x40u
#define Infrared_Pin_6__0__PC CYREG_PRT3_PC6
#define Infrared_Pin_6__0__PORT 3u
#define Infrared_Pin_6__0__SHIFT 6
#define Infrared_Pin_6__AG CYREG_PRT3_AG
#define Infrared_Pin_6__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_6__BIE CYREG_PRT3_BIE
#define Infrared_Pin_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_6__BYP CYREG_PRT3_BYP
#define Infrared_Pin_6__CTL CYREG_PRT3_CTL
#define Infrared_Pin_6__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_6__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_6__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_6__DR CYREG_PRT3_DR
#define Infrared_Pin_6__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_6__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_6__MASK 0x40u
#define Infrared_Pin_6__PORT 3u
#define Infrared_Pin_6__PRT CYREG_PRT3_PRT
#define Infrared_Pin_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_6__PS CYREG_PRT3_PS
#define Infrared_Pin_6__SHIFT 6
#define Infrared_Pin_6__SLW CYREG_PRT3_SLW

/* Infrared_Pin_7 */
#define Infrared_Pin_7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Infrared_Pin_7__0__MASK 0x80u
#define Infrared_Pin_7__0__PC CYREG_PRT3_PC7
#define Infrared_Pin_7__0__PORT 3u
#define Infrared_Pin_7__0__SHIFT 7
#define Infrared_Pin_7__AG CYREG_PRT3_AG
#define Infrared_Pin_7__AMUX CYREG_PRT3_AMUX
#define Infrared_Pin_7__BIE CYREG_PRT3_BIE
#define Infrared_Pin_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Infrared_Pin_7__BYP CYREG_PRT3_BYP
#define Infrared_Pin_7__CTL CYREG_PRT3_CTL
#define Infrared_Pin_7__DM0 CYREG_PRT3_DM0
#define Infrared_Pin_7__DM1 CYREG_PRT3_DM1
#define Infrared_Pin_7__DM2 CYREG_PRT3_DM2
#define Infrared_Pin_7__DR CYREG_PRT3_DR
#define Infrared_Pin_7__INP_DIS CYREG_PRT3_INP_DIS
#define Infrared_Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Infrared_Pin_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Infrared_Pin_7__LCD_EN CYREG_PRT3_LCD_EN
#define Infrared_Pin_7__MASK 0x80u
#define Infrared_Pin_7__PORT 3u
#define Infrared_Pin_7__PRT CYREG_PRT3_PRT
#define Infrared_Pin_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Infrared_Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Infrared_Pin_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Infrared_Pin_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Infrared_Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Infrared_Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Infrared_Pin_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Infrared_Pin_7__PS CYREG_PRT3_PS
#define Infrared_Pin_7__SHIFT 7
#define Infrared_Pin_7__SLW CYREG_PRT3_SLW

/* Infrared_Pin_8 */
#define Infrared_Pin_8__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Infrared_Pin_8__0__MASK 0x01u
#define Infrared_Pin_8__0__PC CYREG_PRT0_PC0
#define Infrared_Pin_8__0__PORT 0u
#define Infrared_Pin_8__0__SHIFT 0
#define Infrared_Pin_8__AG CYREG_PRT0_AG
#define Infrared_Pin_8__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_8__BIE CYREG_PRT0_BIE
#define Infrared_Pin_8__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_8__BYP CYREG_PRT0_BYP
#define Infrared_Pin_8__CTL CYREG_PRT0_CTL
#define Infrared_Pin_8__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_8__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_8__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_8__DR CYREG_PRT0_DR
#define Infrared_Pin_8__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_8__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_8__MASK 0x01u
#define Infrared_Pin_8__PORT 0u
#define Infrared_Pin_8__PRT CYREG_PRT0_PRT
#define Infrared_Pin_8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_8__PS CYREG_PRT0_PS
#define Infrared_Pin_8__SHIFT 0
#define Infrared_Pin_8__SLW CYREG_PRT0_SLW

/* Infrared_Pin_9 */
#define Infrared_Pin_9__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Infrared_Pin_9__0__MASK 0x02u
#define Infrared_Pin_9__0__PC CYREG_PRT0_PC1
#define Infrared_Pin_9__0__PORT 0u
#define Infrared_Pin_9__0__SHIFT 1
#define Infrared_Pin_9__AG CYREG_PRT0_AG
#define Infrared_Pin_9__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_9__BIE CYREG_PRT0_BIE
#define Infrared_Pin_9__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_9__BYP CYREG_PRT0_BYP
#define Infrared_Pin_9__CTL CYREG_PRT0_CTL
#define Infrared_Pin_9__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_9__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_9__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_9__DR CYREG_PRT0_DR
#define Infrared_Pin_9__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_9__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_9__MASK 0x02u
#define Infrared_Pin_9__PORT 0u
#define Infrared_Pin_9__PRT CYREG_PRT0_PRT
#define Infrared_Pin_9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_9__PS CYREG_PRT0_PS
#define Infrared_Pin_9__SHIFT 1
#define Infrared_Pin_9__SLW CYREG_PRT0_SLW

/* Left_Encoder_A */
#define Left_Encoder_A__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Left_Encoder_A__0__MASK 0x10u
#define Left_Encoder_A__0__PC CYREG_PRT2_PC4
#define Left_Encoder_A__0__PORT 2u
#define Left_Encoder_A__0__SHIFT 4
#define Left_Encoder_A__AG CYREG_PRT2_AG
#define Left_Encoder_A__AMUX CYREG_PRT2_AMUX
#define Left_Encoder_A__BIE CYREG_PRT2_BIE
#define Left_Encoder_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_Encoder_A__BYP CYREG_PRT2_BYP
#define Left_Encoder_A__CTL CYREG_PRT2_CTL
#define Left_Encoder_A__DM0 CYREG_PRT2_DM0
#define Left_Encoder_A__DM1 CYREG_PRT2_DM1
#define Left_Encoder_A__DM2 CYREG_PRT2_DM2
#define Left_Encoder_A__DR CYREG_PRT2_DR
#define Left_Encoder_A__INP_DIS CYREG_PRT2_INP_DIS
#define Left_Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_Encoder_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_Encoder_A__LCD_EN CYREG_PRT2_LCD_EN
#define Left_Encoder_A__MASK 0x10u
#define Left_Encoder_A__PORT 2u
#define Left_Encoder_A__PRT CYREG_PRT2_PRT
#define Left_Encoder_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_Encoder_A__PS CYREG_PRT2_PS
#define Left_Encoder_A__SHIFT 4
#define Left_Encoder_A__SLW CYREG_PRT2_SLW

/* Left_Encoder_B */
#define Left_Encoder_B__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Left_Encoder_B__0__MASK 0x20u
#define Left_Encoder_B__0__PC CYREG_PRT2_PC5
#define Left_Encoder_B__0__PORT 2u
#define Left_Encoder_B__0__SHIFT 5
#define Left_Encoder_B__AG CYREG_PRT2_AG
#define Left_Encoder_B__AMUX CYREG_PRT2_AMUX
#define Left_Encoder_B__BIE CYREG_PRT2_BIE
#define Left_Encoder_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_Encoder_B__BYP CYREG_PRT2_BYP
#define Left_Encoder_B__CTL CYREG_PRT2_CTL
#define Left_Encoder_B__DM0 CYREG_PRT2_DM0
#define Left_Encoder_B__DM1 CYREG_PRT2_DM1
#define Left_Encoder_B__DM2 CYREG_PRT2_DM2
#define Left_Encoder_B__DR CYREG_PRT2_DR
#define Left_Encoder_B__INP_DIS CYREG_PRT2_INP_DIS
#define Left_Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_Encoder_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_Encoder_B__LCD_EN CYREG_PRT2_LCD_EN
#define Left_Encoder_B__MASK 0x20u
#define Left_Encoder_B__PORT 2u
#define Left_Encoder_B__PRT CYREG_PRT2_PRT
#define Left_Encoder_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_Encoder_B__PS CYREG_PRT2_PS
#define Left_Encoder_B__SHIFT 5
#define Left_Encoder_B__SLW CYREG_PRT2_SLW

/* Rear_Echo_Intr */
#define Rear_Echo_Intr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Rear_Echo_Intr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Rear_Echo_Intr__INTC_MASK 0x08u
#define Rear_Echo_Intr__INTC_NUMBER 3u
#define Rear_Echo_Intr__INTC_PRIOR_NUM 7u
#define Rear_Echo_Intr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Rear_Echo_Intr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Rear_Echo_Intr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rear_Trigger_0 */
#define Rear_Trigger_0__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Rear_Trigger_0__0__MASK 0x01u
#define Rear_Trigger_0__0__PC CYREG_PRT4_PC0
#define Rear_Trigger_0__0__PORT 4u
#define Rear_Trigger_0__0__SHIFT 0
#define Rear_Trigger_0__AG CYREG_PRT4_AG
#define Rear_Trigger_0__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_0__BIE CYREG_PRT4_BIE
#define Rear_Trigger_0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_0__BYP CYREG_PRT4_BYP
#define Rear_Trigger_0__CTL CYREG_PRT4_CTL
#define Rear_Trigger_0__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_0__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_0__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_0__DR CYREG_PRT4_DR
#define Rear_Trigger_0__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_0__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_0__MASK 0x01u
#define Rear_Trigger_0__PORT 4u
#define Rear_Trigger_0__PRT CYREG_PRT4_PRT
#define Rear_Trigger_0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_0__PS CYREG_PRT4_PS
#define Rear_Trigger_0__SHIFT 0
#define Rear_Trigger_0__SLW CYREG_PRT4_SLW

/* Rear_Trigger_1 */
#define Rear_Trigger_1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Rear_Trigger_1__0__MASK 0x02u
#define Rear_Trigger_1__0__PC CYREG_PRT4_PC1
#define Rear_Trigger_1__0__PORT 4u
#define Rear_Trigger_1__0__SHIFT 1
#define Rear_Trigger_1__AG CYREG_PRT4_AG
#define Rear_Trigger_1__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_1__BIE CYREG_PRT4_BIE
#define Rear_Trigger_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_1__BYP CYREG_PRT4_BYP
#define Rear_Trigger_1__CTL CYREG_PRT4_CTL
#define Rear_Trigger_1__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_1__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_1__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_1__DR CYREG_PRT4_DR
#define Rear_Trigger_1__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_1__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_1__MASK 0x02u
#define Rear_Trigger_1__PORT 4u
#define Rear_Trigger_1__PRT CYREG_PRT4_PRT
#define Rear_Trigger_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_1__PS CYREG_PRT4_PS
#define Rear_Trigger_1__SHIFT 1
#define Rear_Trigger_1__SLW CYREG_PRT4_SLW

/* Rear_Trigger_2 */
#define Rear_Trigger_2__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Rear_Trigger_2__0__MASK 0x04u
#define Rear_Trigger_2__0__PC CYREG_PRT4_PC2
#define Rear_Trigger_2__0__PORT 4u
#define Rear_Trigger_2__0__SHIFT 2
#define Rear_Trigger_2__AG CYREG_PRT4_AG
#define Rear_Trigger_2__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_2__BIE CYREG_PRT4_BIE
#define Rear_Trigger_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_2__BYP CYREG_PRT4_BYP
#define Rear_Trigger_2__CTL CYREG_PRT4_CTL
#define Rear_Trigger_2__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_2__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_2__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_2__DR CYREG_PRT4_DR
#define Rear_Trigger_2__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_2__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_2__MASK 0x04u
#define Rear_Trigger_2__PORT 4u
#define Rear_Trigger_2__PRT CYREG_PRT4_PRT
#define Rear_Trigger_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_2__PS CYREG_PRT4_PS
#define Rear_Trigger_2__SHIFT 2
#define Rear_Trigger_2__SLW CYREG_PRT4_SLW

/* Rear_Trigger_3 */
#define Rear_Trigger_3__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Rear_Trigger_3__0__MASK 0x08u
#define Rear_Trigger_3__0__PC CYREG_PRT4_PC3
#define Rear_Trigger_3__0__PORT 4u
#define Rear_Trigger_3__0__SHIFT 3
#define Rear_Trigger_3__AG CYREG_PRT4_AG
#define Rear_Trigger_3__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_3__BIE CYREG_PRT4_BIE
#define Rear_Trigger_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_3__BYP CYREG_PRT4_BYP
#define Rear_Trigger_3__CTL CYREG_PRT4_CTL
#define Rear_Trigger_3__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_3__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_3__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_3__DR CYREG_PRT4_DR
#define Rear_Trigger_3__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_3__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_3__MASK 0x08u
#define Rear_Trigger_3__PORT 4u
#define Rear_Trigger_3__PRT CYREG_PRT4_PRT
#define Rear_Trigger_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_3__PS CYREG_PRT4_PS
#define Rear_Trigger_3__SHIFT 3
#define Rear_Trigger_3__SLW CYREG_PRT4_SLW

/* Rear_Trigger_4 */
#define Rear_Trigger_4__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Rear_Trigger_4__0__MASK 0x10u
#define Rear_Trigger_4__0__PC CYREG_PRT4_PC4
#define Rear_Trigger_4__0__PORT 4u
#define Rear_Trigger_4__0__SHIFT 4
#define Rear_Trigger_4__AG CYREG_PRT4_AG
#define Rear_Trigger_4__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_4__BIE CYREG_PRT4_BIE
#define Rear_Trigger_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_4__BYP CYREG_PRT4_BYP
#define Rear_Trigger_4__CTL CYREG_PRT4_CTL
#define Rear_Trigger_4__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_4__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_4__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_4__DR CYREG_PRT4_DR
#define Rear_Trigger_4__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_4__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_4__MASK 0x10u
#define Rear_Trigger_4__PORT 4u
#define Rear_Trigger_4__PRT CYREG_PRT4_PRT
#define Rear_Trigger_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_4__PS CYREG_PRT4_PS
#define Rear_Trigger_4__SHIFT 4
#define Rear_Trigger_4__SLW CYREG_PRT4_SLW

/* Rear_Trigger_5 */
#define Rear_Trigger_5__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Rear_Trigger_5__0__MASK 0x20u
#define Rear_Trigger_5__0__PC CYREG_PRT4_PC5
#define Rear_Trigger_5__0__PORT 4u
#define Rear_Trigger_5__0__SHIFT 5
#define Rear_Trigger_5__AG CYREG_PRT4_AG
#define Rear_Trigger_5__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_5__BIE CYREG_PRT4_BIE
#define Rear_Trigger_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_5__BYP CYREG_PRT4_BYP
#define Rear_Trigger_5__CTL CYREG_PRT4_CTL
#define Rear_Trigger_5__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_5__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_5__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_5__DR CYREG_PRT4_DR
#define Rear_Trigger_5__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_5__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_5__MASK 0x20u
#define Rear_Trigger_5__PORT 4u
#define Rear_Trigger_5__PRT CYREG_PRT4_PRT
#define Rear_Trigger_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_5__PS CYREG_PRT4_PS
#define Rear_Trigger_5__SHIFT 5
#define Rear_Trigger_5__SLW CYREG_PRT4_SLW

/* Rear_Trigger_6 */
#define Rear_Trigger_6__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Rear_Trigger_6__0__MASK 0x40u
#define Rear_Trigger_6__0__PC CYREG_PRT4_PC6
#define Rear_Trigger_6__0__PORT 4u
#define Rear_Trigger_6__0__SHIFT 6
#define Rear_Trigger_6__AG CYREG_PRT4_AG
#define Rear_Trigger_6__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_6__BIE CYREG_PRT4_BIE
#define Rear_Trigger_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_6__BYP CYREG_PRT4_BYP
#define Rear_Trigger_6__CTL CYREG_PRT4_CTL
#define Rear_Trigger_6__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_6__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_6__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_6__DR CYREG_PRT4_DR
#define Rear_Trigger_6__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_6__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_6__MASK 0x40u
#define Rear_Trigger_6__PORT 4u
#define Rear_Trigger_6__PRT CYREG_PRT4_PRT
#define Rear_Trigger_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_6__PS CYREG_PRT4_PS
#define Rear_Trigger_6__SHIFT 6
#define Rear_Trigger_6__SLW CYREG_PRT4_SLW

/* Rear_Trigger_7 */
#define Rear_Trigger_7__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Rear_Trigger_7__0__MASK 0x80u
#define Rear_Trigger_7__0__PC CYREG_PRT4_PC7
#define Rear_Trigger_7__0__PORT 4u
#define Rear_Trigger_7__0__SHIFT 7
#define Rear_Trigger_7__AG CYREG_PRT4_AG
#define Rear_Trigger_7__AMUX CYREG_PRT4_AMUX
#define Rear_Trigger_7__BIE CYREG_PRT4_BIE
#define Rear_Trigger_7__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rear_Trigger_7__BYP CYREG_PRT4_BYP
#define Rear_Trigger_7__CTL CYREG_PRT4_CTL
#define Rear_Trigger_7__DM0 CYREG_PRT4_DM0
#define Rear_Trigger_7__DM1 CYREG_PRT4_DM1
#define Rear_Trigger_7__DM2 CYREG_PRT4_DM2
#define Rear_Trigger_7__DR CYREG_PRT4_DR
#define Rear_Trigger_7__INP_DIS CYREG_PRT4_INP_DIS
#define Rear_Trigger_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Rear_Trigger_7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rear_Trigger_7__LCD_EN CYREG_PRT4_LCD_EN
#define Rear_Trigger_7__MASK 0x80u
#define Rear_Trigger_7__PORT 4u
#define Rear_Trigger_7__PRT CYREG_PRT4_PRT
#define Rear_Trigger_7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rear_Trigger_7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rear_Trigger_7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rear_Trigger_7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rear_Trigger_7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rear_Trigger_7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rear_Trigger_7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rear_Trigger_7__PS CYREG_PRT4_PS
#define Rear_Trigger_7__SHIFT 7
#define Rear_Trigger_7__SLW CYREG_PRT4_SLW

/* Right_HB25_PWM_Pin */
#define Right_HB25_PWM_Pin__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Right_HB25_PWM_Pin__0__MASK 0x80u
#define Right_HB25_PWM_Pin__0__PC CYREG_PRT2_PC7
#define Right_HB25_PWM_Pin__0__PORT 2u
#define Right_HB25_PWM_Pin__0__SHIFT 7
#define Right_HB25_PWM_Pin__AG CYREG_PRT2_AG
#define Right_HB25_PWM_Pin__AMUX CYREG_PRT2_AMUX
#define Right_HB25_PWM_Pin__BIE CYREG_PRT2_BIE
#define Right_HB25_PWM_Pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Right_HB25_PWM_Pin__BYP CYREG_PRT2_BYP
#define Right_HB25_PWM_Pin__CTL CYREG_PRT2_CTL
#define Right_HB25_PWM_Pin__DM0 CYREG_PRT2_DM0
#define Right_HB25_PWM_Pin__DM1 CYREG_PRT2_DM1
#define Right_HB25_PWM_Pin__DM2 CYREG_PRT2_DM2
#define Right_HB25_PWM_Pin__DR CYREG_PRT2_DR
#define Right_HB25_PWM_Pin__INP_DIS CYREG_PRT2_INP_DIS
#define Right_HB25_PWM_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Right_HB25_PWM_Pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Right_HB25_PWM_Pin__LCD_EN CYREG_PRT2_LCD_EN
#define Right_HB25_PWM_Pin__MASK 0x80u
#define Right_HB25_PWM_Pin__PORT 2u
#define Right_HB25_PWM_Pin__PRT CYREG_PRT2_PRT
#define Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Right_HB25_PWM_Pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Right_HB25_PWM_Pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Right_HB25_PWM_Pin__PS CYREG_PRT2_PS
#define Right_HB25_PWM_Pin__SHIFT 7
#define Right_HB25_PWM_Pin__SLW CYREG_PRT2_SLW

/* Right_HB25_PWM_PWMUDB */
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1

/* Right_PWM_1MHz */
#define Right_PWM_1MHz__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Right_PWM_1MHz__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Right_PWM_1MHz__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Right_PWM_1MHz__CFG2_SRC_SEL_MASK 0x07u
#define Right_PWM_1MHz__INDEX 0x06u
#define Right_PWM_1MHz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Right_PWM_1MHz__PM_ACT_MSK 0x40u
#define Right_PWM_1MHz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Right_PWM_1MHz__PM_STBY_MSK 0x40u

/* Front_Echo_Intr */
#define Front_Echo_Intr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Front_Echo_Intr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Front_Echo_Intr__INTC_MASK 0x02u
#define Front_Echo_Intr__INTC_NUMBER 1u
#define Front_Echo_Intr__INTC_PRIOR_NUM 7u
#define Front_Echo_Intr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Front_Echo_Intr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Front_Echo_Intr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Front_Trigger_0 */
#define Front_Trigger_0__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Front_Trigger_0__0__MASK 0x01u
#define Front_Trigger_0__0__PC CYREG_IO_PC_PRT15_PC0
#define Front_Trigger_0__0__PORT 15u
#define Front_Trigger_0__0__SHIFT 0
#define Front_Trigger_0__AG CYREG_PRT15_AG
#define Front_Trigger_0__AMUX CYREG_PRT15_AMUX
#define Front_Trigger_0__BIE CYREG_PRT15_BIE
#define Front_Trigger_0__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Trigger_0__BYP CYREG_PRT15_BYP
#define Front_Trigger_0__CTL CYREG_PRT15_CTL
#define Front_Trigger_0__DM0 CYREG_PRT15_DM0
#define Front_Trigger_0__DM1 CYREG_PRT15_DM1
#define Front_Trigger_0__DM2 CYREG_PRT15_DM2
#define Front_Trigger_0__DR CYREG_PRT15_DR
#define Front_Trigger_0__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Trigger_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Trigger_0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Trigger_0__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Trigger_0__MASK 0x01u
#define Front_Trigger_0__PORT 15u
#define Front_Trigger_0__PRT CYREG_PRT15_PRT
#define Front_Trigger_0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Trigger_0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Trigger_0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Trigger_0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Trigger_0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Trigger_0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Trigger_0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Trigger_0__PS CYREG_PRT15_PS
#define Front_Trigger_0__SHIFT 0
#define Front_Trigger_0__SLW CYREG_PRT15_SLW

/* Front_Trigger_1 */
#define Front_Trigger_1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Front_Trigger_1__0__MASK 0x02u
#define Front_Trigger_1__0__PC CYREG_IO_PC_PRT15_PC1
#define Front_Trigger_1__0__PORT 15u
#define Front_Trigger_1__0__SHIFT 1
#define Front_Trigger_1__AG CYREG_PRT15_AG
#define Front_Trigger_1__AMUX CYREG_PRT15_AMUX
#define Front_Trigger_1__BIE CYREG_PRT15_BIE
#define Front_Trigger_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Trigger_1__BYP CYREG_PRT15_BYP
#define Front_Trigger_1__CTL CYREG_PRT15_CTL
#define Front_Trigger_1__DM0 CYREG_PRT15_DM0
#define Front_Trigger_1__DM1 CYREG_PRT15_DM1
#define Front_Trigger_1__DM2 CYREG_PRT15_DM2
#define Front_Trigger_1__DR CYREG_PRT15_DR
#define Front_Trigger_1__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Trigger_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Trigger_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Trigger_1__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Trigger_1__MASK 0x02u
#define Front_Trigger_1__PORT 15u
#define Front_Trigger_1__PRT CYREG_PRT15_PRT
#define Front_Trigger_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Trigger_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Trigger_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Trigger_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Trigger_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Trigger_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Trigger_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Trigger_1__PS CYREG_PRT15_PS
#define Front_Trigger_1__SHIFT 1
#define Front_Trigger_1__SLW CYREG_PRT15_SLW

/* Front_Trigger_2 */
#define Front_Trigger_2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Front_Trigger_2__0__MASK 0x04u
#define Front_Trigger_2__0__PC CYREG_IO_PC_PRT15_PC2
#define Front_Trigger_2__0__PORT 15u
#define Front_Trigger_2__0__SHIFT 2
#define Front_Trigger_2__AG CYREG_PRT15_AG
#define Front_Trigger_2__AMUX CYREG_PRT15_AMUX
#define Front_Trigger_2__BIE CYREG_PRT15_BIE
#define Front_Trigger_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Trigger_2__BYP CYREG_PRT15_BYP
#define Front_Trigger_2__CTL CYREG_PRT15_CTL
#define Front_Trigger_2__DM0 CYREG_PRT15_DM0
#define Front_Trigger_2__DM1 CYREG_PRT15_DM1
#define Front_Trigger_2__DM2 CYREG_PRT15_DM2
#define Front_Trigger_2__DR CYREG_PRT15_DR
#define Front_Trigger_2__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Trigger_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Trigger_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Trigger_2__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Trigger_2__MASK 0x04u
#define Front_Trigger_2__PORT 15u
#define Front_Trigger_2__PRT CYREG_PRT15_PRT
#define Front_Trigger_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Trigger_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Trigger_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Trigger_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Trigger_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Trigger_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Trigger_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Trigger_2__PS CYREG_PRT15_PS
#define Front_Trigger_2__SHIFT 2
#define Front_Trigger_2__SLW CYREG_PRT15_SLW

/* Front_Trigger_3 */
#define Front_Trigger_3__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Front_Trigger_3__0__MASK 0x08u
#define Front_Trigger_3__0__PC CYREG_IO_PC_PRT15_PC3
#define Front_Trigger_3__0__PORT 15u
#define Front_Trigger_3__0__SHIFT 3
#define Front_Trigger_3__AG CYREG_PRT15_AG
#define Front_Trigger_3__AMUX CYREG_PRT15_AMUX
#define Front_Trigger_3__BIE CYREG_PRT15_BIE
#define Front_Trigger_3__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Trigger_3__BYP CYREG_PRT15_BYP
#define Front_Trigger_3__CTL CYREG_PRT15_CTL
#define Front_Trigger_3__DM0 CYREG_PRT15_DM0
#define Front_Trigger_3__DM1 CYREG_PRT15_DM1
#define Front_Trigger_3__DM2 CYREG_PRT15_DM2
#define Front_Trigger_3__DR CYREG_PRT15_DR
#define Front_Trigger_3__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Trigger_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Trigger_3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Trigger_3__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Trigger_3__MASK 0x08u
#define Front_Trigger_3__PORT 15u
#define Front_Trigger_3__PRT CYREG_PRT15_PRT
#define Front_Trigger_3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Trigger_3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Trigger_3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Trigger_3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Trigger_3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Trigger_3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Trigger_3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Trigger_3__PS CYREG_PRT15_PS
#define Front_Trigger_3__SHIFT 3
#define Front_Trigger_3__SLW CYREG_PRT15_SLW

/* Front_Trigger_4 */
#define Front_Trigger_4__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Front_Trigger_4__0__MASK 0x01u
#define Front_Trigger_4__0__PC CYREG_PRT12_PC0
#define Front_Trigger_4__0__PORT 12u
#define Front_Trigger_4__0__SHIFT 0
#define Front_Trigger_4__AG CYREG_PRT12_AG
#define Front_Trigger_4__BIE CYREG_PRT12_BIE
#define Front_Trigger_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Front_Trigger_4__BYP CYREG_PRT12_BYP
#define Front_Trigger_4__DM0 CYREG_PRT12_DM0
#define Front_Trigger_4__DM1 CYREG_PRT12_DM1
#define Front_Trigger_4__DM2 CYREG_PRT12_DM2
#define Front_Trigger_4__DR CYREG_PRT12_DR
#define Front_Trigger_4__INP_DIS CYREG_PRT12_INP_DIS
#define Front_Trigger_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Front_Trigger_4__MASK 0x01u
#define Front_Trigger_4__PORT 12u
#define Front_Trigger_4__PRT CYREG_PRT12_PRT
#define Front_Trigger_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Front_Trigger_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Front_Trigger_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Front_Trigger_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Front_Trigger_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Front_Trigger_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Front_Trigger_4__PS CYREG_PRT12_PS
#define Front_Trigger_4__SHIFT 0
#define Front_Trigger_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Front_Trigger_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Front_Trigger_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Front_Trigger_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Front_Trigger_4__SLW CYREG_PRT12_SLW

/* Front_Trigger_5 */
#define Front_Trigger_5__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Front_Trigger_5__0__MASK 0x02u
#define Front_Trigger_5__0__PC CYREG_PRT12_PC1
#define Front_Trigger_5__0__PORT 12u
#define Front_Trigger_5__0__SHIFT 1
#define Front_Trigger_5__AG CYREG_PRT12_AG
#define Front_Trigger_5__BIE CYREG_PRT12_BIE
#define Front_Trigger_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Front_Trigger_5__BYP CYREG_PRT12_BYP
#define Front_Trigger_5__DM0 CYREG_PRT12_DM0
#define Front_Trigger_5__DM1 CYREG_PRT12_DM1
#define Front_Trigger_5__DM2 CYREG_PRT12_DM2
#define Front_Trigger_5__DR CYREG_PRT12_DR
#define Front_Trigger_5__INP_DIS CYREG_PRT12_INP_DIS
#define Front_Trigger_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Front_Trigger_5__MASK 0x02u
#define Front_Trigger_5__PORT 12u
#define Front_Trigger_5__PRT CYREG_PRT12_PRT
#define Front_Trigger_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Front_Trigger_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Front_Trigger_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Front_Trigger_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Front_Trigger_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Front_Trigger_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Front_Trigger_5__PS CYREG_PRT12_PS
#define Front_Trigger_5__SHIFT 1
#define Front_Trigger_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Front_Trigger_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Front_Trigger_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Front_Trigger_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Front_Trigger_5__SLW CYREG_PRT12_SLW

/* Front_Trigger_6 */
#define Front_Trigger_6__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Front_Trigger_6__0__MASK 0x40u
#define Front_Trigger_6__0__PC CYREG_PRT1_PC6
#define Front_Trigger_6__0__PORT 1u
#define Front_Trigger_6__0__SHIFT 6
#define Front_Trigger_6__AG CYREG_PRT1_AG
#define Front_Trigger_6__AMUX CYREG_PRT1_AMUX
#define Front_Trigger_6__BIE CYREG_PRT1_BIE
#define Front_Trigger_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define Front_Trigger_6__BYP CYREG_PRT1_BYP
#define Front_Trigger_6__CTL CYREG_PRT1_CTL
#define Front_Trigger_6__DM0 CYREG_PRT1_DM0
#define Front_Trigger_6__DM1 CYREG_PRT1_DM1
#define Front_Trigger_6__DM2 CYREG_PRT1_DM2
#define Front_Trigger_6__DR CYREG_PRT1_DR
#define Front_Trigger_6__INP_DIS CYREG_PRT1_INP_DIS
#define Front_Trigger_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Front_Trigger_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Front_Trigger_6__LCD_EN CYREG_PRT1_LCD_EN
#define Front_Trigger_6__MASK 0x40u
#define Front_Trigger_6__PORT 1u
#define Front_Trigger_6__PRT CYREG_PRT1_PRT
#define Front_Trigger_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Front_Trigger_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Front_Trigger_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Front_Trigger_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Front_Trigger_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Front_Trigger_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Front_Trigger_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Front_Trigger_6__PS CYREG_PRT1_PS
#define Front_Trigger_6__SHIFT 6
#define Front_Trigger_6__SLW CYREG_PRT1_SLW

/* Front_Trigger_7 */
#define Front_Trigger_7__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Front_Trigger_7__0__MASK 0x80u
#define Front_Trigger_7__0__PC CYREG_PRT1_PC7
#define Front_Trigger_7__0__PORT 1u
#define Front_Trigger_7__0__SHIFT 7
#define Front_Trigger_7__AG CYREG_PRT1_AG
#define Front_Trigger_7__AMUX CYREG_PRT1_AMUX
#define Front_Trigger_7__BIE CYREG_PRT1_BIE
#define Front_Trigger_7__BIT_MASK CYREG_PRT1_BIT_MASK
#define Front_Trigger_7__BYP CYREG_PRT1_BYP
#define Front_Trigger_7__CTL CYREG_PRT1_CTL
#define Front_Trigger_7__DM0 CYREG_PRT1_DM0
#define Front_Trigger_7__DM1 CYREG_PRT1_DM1
#define Front_Trigger_7__DM2 CYREG_PRT1_DM2
#define Front_Trigger_7__DR CYREG_PRT1_DR
#define Front_Trigger_7__INP_DIS CYREG_PRT1_INP_DIS
#define Front_Trigger_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Front_Trigger_7__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Front_Trigger_7__LCD_EN CYREG_PRT1_LCD_EN
#define Front_Trigger_7__MASK 0x80u
#define Front_Trigger_7__PORT 1u
#define Front_Trigger_7__PRT CYREG_PRT1_PRT
#define Front_Trigger_7__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Front_Trigger_7__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Front_Trigger_7__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Front_Trigger_7__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Front_Trigger_7__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Front_Trigger_7__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Front_Trigger_7__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Front_Trigger_7__PS CYREG_PRT1_PS
#define Front_Trigger_7__SHIFT 7
#define Front_Trigger_7__SLW CYREG_PRT1_SLW

/* Infrared_Pin_10 */
#define Infrared_Pin_10__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Infrared_Pin_10__0__MASK 0x04u
#define Infrared_Pin_10__0__PC CYREG_PRT0_PC2
#define Infrared_Pin_10__0__PORT 0u
#define Infrared_Pin_10__0__SHIFT 2
#define Infrared_Pin_10__AG CYREG_PRT0_AG
#define Infrared_Pin_10__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_10__BIE CYREG_PRT0_BIE
#define Infrared_Pin_10__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_10__BYP CYREG_PRT0_BYP
#define Infrared_Pin_10__CTL CYREG_PRT0_CTL
#define Infrared_Pin_10__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_10__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_10__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_10__DR CYREG_PRT0_DR
#define Infrared_Pin_10__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_10__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_10__MASK 0x04u
#define Infrared_Pin_10__PORT 0u
#define Infrared_Pin_10__PRT CYREG_PRT0_PRT
#define Infrared_Pin_10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_10__PS CYREG_PRT0_PS
#define Infrared_Pin_10__SHIFT 2
#define Infrared_Pin_10__SLW CYREG_PRT0_SLW

/* Infrared_Pin_11 */
#define Infrared_Pin_11__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Infrared_Pin_11__0__MASK 0x08u
#define Infrared_Pin_11__0__PC CYREG_PRT0_PC3
#define Infrared_Pin_11__0__PORT 0u
#define Infrared_Pin_11__0__SHIFT 3
#define Infrared_Pin_11__AG CYREG_PRT0_AG
#define Infrared_Pin_11__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_11__BIE CYREG_PRT0_BIE
#define Infrared_Pin_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_11__BYP CYREG_PRT0_BYP
#define Infrared_Pin_11__CTL CYREG_PRT0_CTL
#define Infrared_Pin_11__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_11__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_11__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_11__DR CYREG_PRT0_DR
#define Infrared_Pin_11__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_11__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_11__MASK 0x08u
#define Infrared_Pin_11__PORT 0u
#define Infrared_Pin_11__PRT CYREG_PRT0_PRT
#define Infrared_Pin_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_11__PS CYREG_PRT0_PS
#define Infrared_Pin_11__SHIFT 3
#define Infrared_Pin_11__SLW CYREG_PRT0_SLW

/* Infrared_Pin_12 */
#define Infrared_Pin_12__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Infrared_Pin_12__0__MASK 0x10u
#define Infrared_Pin_12__0__PC CYREG_PRT0_PC4
#define Infrared_Pin_12__0__PORT 0u
#define Infrared_Pin_12__0__SHIFT 4
#define Infrared_Pin_12__AG CYREG_PRT0_AG
#define Infrared_Pin_12__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_12__BIE CYREG_PRT0_BIE
#define Infrared_Pin_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_12__BYP CYREG_PRT0_BYP
#define Infrared_Pin_12__CTL CYREG_PRT0_CTL
#define Infrared_Pin_12__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_12__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_12__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_12__DR CYREG_PRT0_DR
#define Infrared_Pin_12__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_12__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_12__MASK 0x10u
#define Infrared_Pin_12__PORT 0u
#define Infrared_Pin_12__PRT CYREG_PRT0_PRT
#define Infrared_Pin_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_12__PS CYREG_PRT0_PS
#define Infrared_Pin_12__SHIFT 4
#define Infrared_Pin_12__SLW CYREG_PRT0_SLW

/* Infrared_Pin_13 */
#define Infrared_Pin_13__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Infrared_Pin_13__0__MASK 0x20u
#define Infrared_Pin_13__0__PC CYREG_PRT0_PC5
#define Infrared_Pin_13__0__PORT 0u
#define Infrared_Pin_13__0__SHIFT 5
#define Infrared_Pin_13__AG CYREG_PRT0_AG
#define Infrared_Pin_13__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_13__BIE CYREG_PRT0_BIE
#define Infrared_Pin_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_13__BYP CYREG_PRT0_BYP
#define Infrared_Pin_13__CTL CYREG_PRT0_CTL
#define Infrared_Pin_13__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_13__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_13__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_13__DR CYREG_PRT0_DR
#define Infrared_Pin_13__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_13__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_13__MASK 0x20u
#define Infrared_Pin_13__PORT 0u
#define Infrared_Pin_13__PRT CYREG_PRT0_PRT
#define Infrared_Pin_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_13__PS CYREG_PRT0_PS
#define Infrared_Pin_13__SHIFT 5
#define Infrared_Pin_13__SLW CYREG_PRT0_SLW

/* Infrared_Pin_14 */
#define Infrared_Pin_14__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Infrared_Pin_14__0__MASK 0x40u
#define Infrared_Pin_14__0__PC CYREG_PRT0_PC6
#define Infrared_Pin_14__0__PORT 0u
#define Infrared_Pin_14__0__SHIFT 6
#define Infrared_Pin_14__AG CYREG_PRT0_AG
#define Infrared_Pin_14__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_14__BIE CYREG_PRT0_BIE
#define Infrared_Pin_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_14__BYP CYREG_PRT0_BYP
#define Infrared_Pin_14__CTL CYREG_PRT0_CTL
#define Infrared_Pin_14__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_14__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_14__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_14__DR CYREG_PRT0_DR
#define Infrared_Pin_14__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_14__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_14__MASK 0x40u
#define Infrared_Pin_14__PORT 0u
#define Infrared_Pin_14__PRT CYREG_PRT0_PRT
#define Infrared_Pin_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_14__PS CYREG_PRT0_PS
#define Infrared_Pin_14__SHIFT 6
#define Infrared_Pin_14__SLW CYREG_PRT0_SLW

/* Infrared_Pin_15 */
#define Infrared_Pin_15__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Infrared_Pin_15__0__MASK 0x80u
#define Infrared_Pin_15__0__PC CYREG_PRT0_PC7
#define Infrared_Pin_15__0__PORT 0u
#define Infrared_Pin_15__0__SHIFT 7
#define Infrared_Pin_15__AG CYREG_PRT0_AG
#define Infrared_Pin_15__AMUX CYREG_PRT0_AMUX
#define Infrared_Pin_15__BIE CYREG_PRT0_BIE
#define Infrared_Pin_15__BIT_MASK CYREG_PRT0_BIT_MASK
#define Infrared_Pin_15__BYP CYREG_PRT0_BYP
#define Infrared_Pin_15__CTL CYREG_PRT0_CTL
#define Infrared_Pin_15__DM0 CYREG_PRT0_DM0
#define Infrared_Pin_15__DM1 CYREG_PRT0_DM1
#define Infrared_Pin_15__DM2 CYREG_PRT0_DM2
#define Infrared_Pin_15__DR CYREG_PRT0_DR
#define Infrared_Pin_15__INP_DIS CYREG_PRT0_INP_DIS
#define Infrared_Pin_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Infrared_Pin_15__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Infrared_Pin_15__LCD_EN CYREG_PRT0_LCD_EN
#define Infrared_Pin_15__MASK 0x80u
#define Infrared_Pin_15__PORT 0u
#define Infrared_Pin_15__PRT CYREG_PRT0_PRT
#define Infrared_Pin_15__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Infrared_Pin_15__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Infrared_Pin_15__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Infrared_Pin_15__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Infrared_Pin_15__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Infrared_Pin_15__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Infrared_Pin_15__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Infrared_Pin_15__PS CYREG_PRT0_PS
#define Infrared_Pin_15__SHIFT 7
#define Infrared_Pin_15__SLW CYREG_PRT0_SLW

/* Rear_Echo_Pin_0 */
#define Rear_Echo_Pin_0__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Rear_Echo_Pin_0__0__MASK 0x01u
#define Rear_Echo_Pin_0__0__PC CYREG_PRT5_PC0
#define Rear_Echo_Pin_0__0__PORT 5u
#define Rear_Echo_Pin_0__0__SHIFT 0
#define Rear_Echo_Pin_0__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_0__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_0__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_0__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_0__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_0__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_0__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_0__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_0__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_0__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_0__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_0__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_0__MASK 0x01u
#define Rear_Echo_Pin_0__PORT 5u
#define Rear_Echo_Pin_0__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_0__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_0__SHIFT 0
#define Rear_Echo_Pin_0__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_1 */
#define Rear_Echo_Pin_1__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Rear_Echo_Pin_1__0__MASK 0x02u
#define Rear_Echo_Pin_1__0__PC CYREG_PRT5_PC1
#define Rear_Echo_Pin_1__0__PORT 5u
#define Rear_Echo_Pin_1__0__SHIFT 1
#define Rear_Echo_Pin_1__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_1__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_1__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_1__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_1__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_1__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_1__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_1__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_1__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_1__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_1__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_1__MASK 0x02u
#define Rear_Echo_Pin_1__PORT 5u
#define Rear_Echo_Pin_1__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_1__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_1__SHIFT 1
#define Rear_Echo_Pin_1__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_2 */
#define Rear_Echo_Pin_2__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Rear_Echo_Pin_2__0__MASK 0x04u
#define Rear_Echo_Pin_2__0__PC CYREG_PRT5_PC2
#define Rear_Echo_Pin_2__0__PORT 5u
#define Rear_Echo_Pin_2__0__SHIFT 2
#define Rear_Echo_Pin_2__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_2__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_2__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_2__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_2__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_2__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_2__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_2__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_2__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_2__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_2__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_2__MASK 0x04u
#define Rear_Echo_Pin_2__PORT 5u
#define Rear_Echo_Pin_2__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_2__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_2__SHIFT 2
#define Rear_Echo_Pin_2__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_3 */
#define Rear_Echo_Pin_3__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Rear_Echo_Pin_3__0__MASK 0x08u
#define Rear_Echo_Pin_3__0__PC CYREG_PRT5_PC3
#define Rear_Echo_Pin_3__0__PORT 5u
#define Rear_Echo_Pin_3__0__SHIFT 3
#define Rear_Echo_Pin_3__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_3__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_3__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_3__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_3__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_3__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_3__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_3__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_3__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_3__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_3__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_3__MASK 0x08u
#define Rear_Echo_Pin_3__PORT 5u
#define Rear_Echo_Pin_3__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_3__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_3__SHIFT 3
#define Rear_Echo_Pin_3__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_4 */
#define Rear_Echo_Pin_4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Rear_Echo_Pin_4__0__MASK 0x10u
#define Rear_Echo_Pin_4__0__PC CYREG_PRT5_PC4
#define Rear_Echo_Pin_4__0__PORT 5u
#define Rear_Echo_Pin_4__0__SHIFT 4
#define Rear_Echo_Pin_4__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_4__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_4__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_4__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_4__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_4__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_4__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_4__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_4__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_4__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_4__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_4__MASK 0x10u
#define Rear_Echo_Pin_4__PORT 5u
#define Rear_Echo_Pin_4__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_4__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_4__SHIFT 4
#define Rear_Echo_Pin_4__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_5 */
#define Rear_Echo_Pin_5__0__INTTYPE CYREG_PICU5_INTTYPE5
#define Rear_Echo_Pin_5__0__MASK 0x20u
#define Rear_Echo_Pin_5__0__PC CYREG_PRT5_PC5
#define Rear_Echo_Pin_5__0__PORT 5u
#define Rear_Echo_Pin_5__0__SHIFT 5
#define Rear_Echo_Pin_5__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_5__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_5__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_5__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_5__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_5__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_5__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_5__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_5__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_5__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_5__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_5__MASK 0x20u
#define Rear_Echo_Pin_5__PORT 5u
#define Rear_Echo_Pin_5__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_5__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_5__SHIFT 5
#define Rear_Echo_Pin_5__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_6 */
#define Rear_Echo_Pin_6__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Rear_Echo_Pin_6__0__MASK 0x40u
#define Rear_Echo_Pin_6__0__PC CYREG_PRT5_PC6
#define Rear_Echo_Pin_6__0__PORT 5u
#define Rear_Echo_Pin_6__0__SHIFT 6
#define Rear_Echo_Pin_6__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_6__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_6__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_6__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_6__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_6__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_6__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_6__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_6__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_6__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_6__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_6__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_6__MASK 0x40u
#define Rear_Echo_Pin_6__PORT 5u
#define Rear_Echo_Pin_6__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_6__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_6__SHIFT 6
#define Rear_Echo_Pin_6__SLW CYREG_PRT5_SLW

/* Rear_Echo_Pin_7 */
#define Rear_Echo_Pin_7__0__INTTYPE CYREG_PICU5_INTTYPE7
#define Rear_Echo_Pin_7__0__MASK 0x80u
#define Rear_Echo_Pin_7__0__PC CYREG_PRT5_PC7
#define Rear_Echo_Pin_7__0__PORT 5u
#define Rear_Echo_Pin_7__0__SHIFT 7
#define Rear_Echo_Pin_7__AG CYREG_PRT5_AG
#define Rear_Echo_Pin_7__AMUX CYREG_PRT5_AMUX
#define Rear_Echo_Pin_7__BIE CYREG_PRT5_BIE
#define Rear_Echo_Pin_7__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rear_Echo_Pin_7__BYP CYREG_PRT5_BYP
#define Rear_Echo_Pin_7__CTL CYREG_PRT5_CTL
#define Rear_Echo_Pin_7__DM0 CYREG_PRT5_DM0
#define Rear_Echo_Pin_7__DM1 CYREG_PRT5_DM1
#define Rear_Echo_Pin_7__DM2 CYREG_PRT5_DM2
#define Rear_Echo_Pin_7__DR CYREG_PRT5_DR
#define Rear_Echo_Pin_7__INP_DIS CYREG_PRT5_INP_DIS
#define Rear_Echo_Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rear_Echo_Pin_7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rear_Echo_Pin_7__LCD_EN CYREG_PRT5_LCD_EN
#define Rear_Echo_Pin_7__MASK 0x80u
#define Rear_Echo_Pin_7__PORT 5u
#define Rear_Echo_Pin_7__PRT CYREG_PRT5_PRT
#define Rear_Echo_Pin_7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rear_Echo_Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rear_Echo_Pin_7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rear_Echo_Pin_7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rear_Echo_Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rear_Echo_Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rear_Echo_Pin_7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rear_Echo_Pin_7__PS CYREG_PRT5_PS
#define Rear_Echo_Pin_7__SHIFT 7
#define Rear_Echo_Pin_7__SLW CYREG_PRT5_SLW

/* Rear_Echo_Timer_TimerUDB */
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB11_A0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB11_A1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB11_D0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB11_D1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB11_F0
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB11_F1
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* Right_Encoder_A */
#define Right_Encoder_A__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Right_Encoder_A__0__MASK 0x10u
#define Right_Encoder_A__0__PC CYREG_PRT12_PC4
#define Right_Encoder_A__0__PORT 12u
#define Right_Encoder_A__0__SHIFT 4
#define Right_Encoder_A__AG CYREG_PRT12_AG
#define Right_Encoder_A__BIE CYREG_PRT12_BIE
#define Right_Encoder_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define Right_Encoder_A__BYP CYREG_PRT12_BYP
#define Right_Encoder_A__DM0 CYREG_PRT12_DM0
#define Right_Encoder_A__DM1 CYREG_PRT12_DM1
#define Right_Encoder_A__DM2 CYREG_PRT12_DM2
#define Right_Encoder_A__DR CYREG_PRT12_DR
#define Right_Encoder_A__INP_DIS CYREG_PRT12_INP_DIS
#define Right_Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Right_Encoder_A__MASK 0x10u
#define Right_Encoder_A__PORT 12u
#define Right_Encoder_A__PRT CYREG_PRT12_PRT
#define Right_Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Right_Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Right_Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Right_Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Right_Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Right_Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Right_Encoder_A__PS CYREG_PRT12_PS
#define Right_Encoder_A__SHIFT 4
#define Right_Encoder_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define Right_Encoder_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Right_Encoder_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Right_Encoder_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Right_Encoder_A__SLW CYREG_PRT12_SLW

/* Right_Encoder_B */
#define Right_Encoder_B__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Right_Encoder_B__0__MASK 0x20u
#define Right_Encoder_B__0__PC CYREG_PRT12_PC5
#define Right_Encoder_B__0__PORT 12u
#define Right_Encoder_B__0__SHIFT 5
#define Right_Encoder_B__AG CYREG_PRT12_AG
#define Right_Encoder_B__BIE CYREG_PRT12_BIE
#define Right_Encoder_B__BIT_MASK CYREG_PRT12_BIT_MASK
#define Right_Encoder_B__BYP CYREG_PRT12_BYP
#define Right_Encoder_B__DM0 CYREG_PRT12_DM0
#define Right_Encoder_B__DM1 CYREG_PRT12_DM1
#define Right_Encoder_B__DM2 CYREG_PRT12_DM2
#define Right_Encoder_B__DR CYREG_PRT12_DR
#define Right_Encoder_B__INP_DIS CYREG_PRT12_INP_DIS
#define Right_Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Right_Encoder_B__MASK 0x20u
#define Right_Encoder_B__PORT 12u
#define Right_Encoder_B__PRT CYREG_PRT12_PRT
#define Right_Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Right_Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Right_Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Right_Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Right_Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Right_Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Right_Encoder_B__PS CYREG_PRT12_PS
#define Right_Encoder_B__SHIFT 5
#define Right_Encoder_B__SIO_CFG CYREG_PRT12_SIO_CFG
#define Right_Encoder_B__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Right_Encoder_B__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Right_Encoder_B__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Right_Encoder_B__SLW CYREG_PRT12_SLW

/* Front_Echo_Pin_0 */
#define Front_Echo_Pin_0__0__INTTYPE CYREG_PICU6_INTTYPE2
#define Front_Echo_Pin_0__0__MASK 0x04u
#define Front_Echo_Pin_0__0__PC CYREG_PRT6_PC2
#define Front_Echo_Pin_0__0__PORT 6u
#define Front_Echo_Pin_0__0__SHIFT 2
#define Front_Echo_Pin_0__AG CYREG_PRT6_AG
#define Front_Echo_Pin_0__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_0__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_0__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_0__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_0__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_0__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_0__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_0__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_0__DR CYREG_PRT6_DR
#define Front_Echo_Pin_0__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_0__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_0__MASK 0x04u
#define Front_Echo_Pin_0__PORT 6u
#define Front_Echo_Pin_0__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_0__PS CYREG_PRT6_PS
#define Front_Echo_Pin_0__SHIFT 2
#define Front_Echo_Pin_0__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_1 */
#define Front_Echo_Pin_1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define Front_Echo_Pin_1__0__MASK 0x08u
#define Front_Echo_Pin_1__0__PC CYREG_PRT6_PC3
#define Front_Echo_Pin_1__0__PORT 6u
#define Front_Echo_Pin_1__0__SHIFT 3
#define Front_Echo_Pin_1__AG CYREG_PRT6_AG
#define Front_Echo_Pin_1__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_1__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_1__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_1__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_1__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_1__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_1__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_1__DR CYREG_PRT6_DR
#define Front_Echo_Pin_1__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_1__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_1__MASK 0x08u
#define Front_Echo_Pin_1__PORT 6u
#define Front_Echo_Pin_1__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_1__PS CYREG_PRT6_PS
#define Front_Echo_Pin_1__SHIFT 3
#define Front_Echo_Pin_1__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_2 */
#define Front_Echo_Pin_2__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Front_Echo_Pin_2__0__MASK 0x10u
#define Front_Echo_Pin_2__0__PC CYREG_PRT6_PC4
#define Front_Echo_Pin_2__0__PORT 6u
#define Front_Echo_Pin_2__0__SHIFT 4
#define Front_Echo_Pin_2__AG CYREG_PRT6_AG
#define Front_Echo_Pin_2__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_2__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_2__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_2__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_2__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_2__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_2__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_2__DR CYREG_PRT6_DR
#define Front_Echo_Pin_2__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_2__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_2__MASK 0x10u
#define Front_Echo_Pin_2__PORT 6u
#define Front_Echo_Pin_2__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_2__PS CYREG_PRT6_PS
#define Front_Echo_Pin_2__SHIFT 4
#define Front_Echo_Pin_2__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_3 */
#define Front_Echo_Pin_3__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Front_Echo_Pin_3__0__MASK 0x20u
#define Front_Echo_Pin_3__0__PC CYREG_PRT6_PC5
#define Front_Echo_Pin_3__0__PORT 6u
#define Front_Echo_Pin_3__0__SHIFT 5
#define Front_Echo_Pin_3__AG CYREG_PRT6_AG
#define Front_Echo_Pin_3__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_3__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_3__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_3__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_3__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_3__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_3__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_3__DR CYREG_PRT6_DR
#define Front_Echo_Pin_3__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_3__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_3__MASK 0x20u
#define Front_Echo_Pin_3__PORT 6u
#define Front_Echo_Pin_3__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_3__PS CYREG_PRT6_PS
#define Front_Echo_Pin_3__SHIFT 5
#define Front_Echo_Pin_3__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_4 */
#define Front_Echo_Pin_4__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Front_Echo_Pin_4__0__MASK 0x40u
#define Front_Echo_Pin_4__0__PC CYREG_PRT6_PC6
#define Front_Echo_Pin_4__0__PORT 6u
#define Front_Echo_Pin_4__0__SHIFT 6
#define Front_Echo_Pin_4__AG CYREG_PRT6_AG
#define Front_Echo_Pin_4__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_4__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_4__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_4__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_4__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_4__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_4__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_4__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_4__DR CYREG_PRT6_DR
#define Front_Echo_Pin_4__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_4__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_4__MASK 0x40u
#define Front_Echo_Pin_4__PORT 6u
#define Front_Echo_Pin_4__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_4__PS CYREG_PRT6_PS
#define Front_Echo_Pin_4__SHIFT 6
#define Front_Echo_Pin_4__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_5 */
#define Front_Echo_Pin_5__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Front_Echo_Pin_5__0__MASK 0x80u
#define Front_Echo_Pin_5__0__PC CYREG_PRT6_PC7
#define Front_Echo_Pin_5__0__PORT 6u
#define Front_Echo_Pin_5__0__SHIFT 7
#define Front_Echo_Pin_5__AG CYREG_PRT6_AG
#define Front_Echo_Pin_5__AMUX CYREG_PRT6_AMUX
#define Front_Echo_Pin_5__BIE CYREG_PRT6_BIE
#define Front_Echo_Pin_5__BIT_MASK CYREG_PRT6_BIT_MASK
#define Front_Echo_Pin_5__BYP CYREG_PRT6_BYP
#define Front_Echo_Pin_5__CTL CYREG_PRT6_CTL
#define Front_Echo_Pin_5__DM0 CYREG_PRT6_DM0
#define Front_Echo_Pin_5__DM1 CYREG_PRT6_DM1
#define Front_Echo_Pin_5__DM2 CYREG_PRT6_DM2
#define Front_Echo_Pin_5__DR CYREG_PRT6_DR
#define Front_Echo_Pin_5__INP_DIS CYREG_PRT6_INP_DIS
#define Front_Echo_Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Front_Echo_Pin_5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Front_Echo_Pin_5__LCD_EN CYREG_PRT6_LCD_EN
#define Front_Echo_Pin_5__MASK 0x80u
#define Front_Echo_Pin_5__PORT 6u
#define Front_Echo_Pin_5__PRT CYREG_PRT6_PRT
#define Front_Echo_Pin_5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Front_Echo_Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Front_Echo_Pin_5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Front_Echo_Pin_5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Front_Echo_Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Front_Echo_Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Front_Echo_Pin_5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Front_Echo_Pin_5__PS CYREG_PRT6_PS
#define Front_Echo_Pin_5__SHIFT 7
#define Front_Echo_Pin_5__SLW CYREG_PRT6_SLW

/* Front_Echo_Pin_6 */
#define Front_Echo_Pin_6__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Front_Echo_Pin_6__0__MASK 0x10u
#define Front_Echo_Pin_6__0__PC CYREG_IO_PC_PRT15_PC4
#define Front_Echo_Pin_6__0__PORT 15u
#define Front_Echo_Pin_6__0__SHIFT 4
#define Front_Echo_Pin_6__AG CYREG_PRT15_AG
#define Front_Echo_Pin_6__AMUX CYREG_PRT15_AMUX
#define Front_Echo_Pin_6__BIE CYREG_PRT15_BIE
#define Front_Echo_Pin_6__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Echo_Pin_6__BYP CYREG_PRT15_BYP
#define Front_Echo_Pin_6__CTL CYREG_PRT15_CTL
#define Front_Echo_Pin_6__DM0 CYREG_PRT15_DM0
#define Front_Echo_Pin_6__DM1 CYREG_PRT15_DM1
#define Front_Echo_Pin_6__DM2 CYREG_PRT15_DM2
#define Front_Echo_Pin_6__DR CYREG_PRT15_DR
#define Front_Echo_Pin_6__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Echo_Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Echo_Pin_6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Echo_Pin_6__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Echo_Pin_6__MASK 0x10u
#define Front_Echo_Pin_6__PORT 15u
#define Front_Echo_Pin_6__PRT CYREG_PRT15_PRT
#define Front_Echo_Pin_6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Echo_Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Echo_Pin_6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Echo_Pin_6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Echo_Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Echo_Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Echo_Pin_6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Echo_Pin_6__PS CYREG_PRT15_PS
#define Front_Echo_Pin_6__SHIFT 4
#define Front_Echo_Pin_6__SLW CYREG_PRT15_SLW

/* Front_Echo_Pin_7 */
#define Front_Echo_Pin_7__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Front_Echo_Pin_7__0__MASK 0x20u
#define Front_Echo_Pin_7__0__PC CYREG_IO_PC_PRT15_PC5
#define Front_Echo_Pin_7__0__PORT 15u
#define Front_Echo_Pin_7__0__SHIFT 5
#define Front_Echo_Pin_7__AG CYREG_PRT15_AG
#define Front_Echo_Pin_7__AMUX CYREG_PRT15_AMUX
#define Front_Echo_Pin_7__BIE CYREG_PRT15_BIE
#define Front_Echo_Pin_7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Front_Echo_Pin_7__BYP CYREG_PRT15_BYP
#define Front_Echo_Pin_7__CTL CYREG_PRT15_CTL
#define Front_Echo_Pin_7__DM0 CYREG_PRT15_DM0
#define Front_Echo_Pin_7__DM1 CYREG_PRT15_DM1
#define Front_Echo_Pin_7__DM2 CYREG_PRT15_DM2
#define Front_Echo_Pin_7__DR CYREG_PRT15_DR
#define Front_Echo_Pin_7__INP_DIS CYREG_PRT15_INP_DIS
#define Front_Echo_Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Front_Echo_Pin_7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Front_Echo_Pin_7__LCD_EN CYREG_PRT15_LCD_EN
#define Front_Echo_Pin_7__MASK 0x20u
#define Front_Echo_Pin_7__PORT 15u
#define Front_Echo_Pin_7__PRT CYREG_PRT15_PRT
#define Front_Echo_Pin_7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Front_Echo_Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Front_Echo_Pin_7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Front_Echo_Pin_7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Front_Echo_Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Front_Echo_Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Front_Echo_Pin_7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Front_Echo_Pin_7__PS CYREG_PRT15_PS
#define Front_Echo_Pin_7__SHIFT 5
#define Front_Echo_Pin_7__SLW CYREG_PRT15_SLW

/* Front_Echo_Timer_TimerUDB */
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1

/* Rear_Trigger_Reg */
#define Rear_Trigger_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Rear_Trigger_Reg_Sync_ctrl_reg__0__POS 0
#define Rear_Trigger_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Rear_Trigger_Reg_Sync_ctrl_reg__1__POS 1
#define Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__MASK 0x03u
#define Rear_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Rear_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* Front_Trigger_Reg */
#define Front_Trigger_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Front_Trigger_Reg_Sync_ctrl_reg__0__POS 0
#define Front_Trigger_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Front_Trigger_Reg_Sync_ctrl_reg__1__POS 1
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Front_Trigger_Reg_Sync_ctrl_reg__MASK 0x03u
#define Front_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Front_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Front_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Left_Encoder_Clock */
#define Left_Encoder_Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Left_Encoder_Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Left_Encoder_Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Left_Encoder_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Left_Encoder_Clock__INDEX 0x01u
#define Left_Encoder_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Left_Encoder_Clock__PM_ACT_MSK 0x02u
#define Left_Encoder_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Left_Encoder_Clock__PM_STBY_MSK 0x02u

/* Right_Encoder_Clock */
#define Right_Encoder_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Right_Encoder_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Right_Encoder_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Right_Encoder_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Right_Encoder_Clock__INDEX 0x00u
#define Right_Encoder_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Right_Encoder_Clock__PM_ACT_MSK 0x01u
#define Right_Encoder_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Right_Encoder_Clock__PM_STBY_MSK 0x01u

/* Left_HB25_Enable_Pin */
#define Left_HB25_Enable_Pin__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Left_HB25_Enable_Pin__0__MASK 0x04u
#define Left_HB25_Enable_Pin__0__PC CYREG_PRT2_PC2
#define Left_HB25_Enable_Pin__0__PORT 2u
#define Left_HB25_Enable_Pin__0__SHIFT 2
#define Left_HB25_Enable_Pin__AG CYREG_PRT2_AG
#define Left_HB25_Enable_Pin__AMUX CYREG_PRT2_AMUX
#define Left_HB25_Enable_Pin__BIE CYREG_PRT2_BIE
#define Left_HB25_Enable_Pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Left_HB25_Enable_Pin__BYP CYREG_PRT2_BYP
#define Left_HB25_Enable_Pin__CTL CYREG_PRT2_CTL
#define Left_HB25_Enable_Pin__DM0 CYREG_PRT2_DM0
#define Left_HB25_Enable_Pin__DM1 CYREG_PRT2_DM1
#define Left_HB25_Enable_Pin__DM2 CYREG_PRT2_DM2
#define Left_HB25_Enable_Pin__DR CYREG_PRT2_DR
#define Left_HB25_Enable_Pin__INP_DIS CYREG_PRT2_INP_DIS
#define Left_HB25_Enable_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Left_HB25_Enable_Pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Left_HB25_Enable_Pin__LCD_EN CYREG_PRT2_LCD_EN
#define Left_HB25_Enable_Pin__MASK 0x04u
#define Left_HB25_Enable_Pin__PORT 2u
#define Left_HB25_Enable_Pin__PRT CYREG_PRT2_PRT
#define Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Left_HB25_Enable_Pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Left_HB25_Enable_Pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Left_HB25_Enable_Pin__PS CYREG_PRT2_PS
#define Left_HB25_Enable_Pin__SHIFT 2
#define Left_HB25_Enable_Pin__SLW CYREG_PRT2_SLW

/* Right_HB25_Enable_Pin */
#define Right_HB25_Enable_Pin__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Right_HB25_Enable_Pin__0__MASK 0x40u
#define Right_HB25_Enable_Pin__0__PC CYREG_PRT2_PC6
#define Right_HB25_Enable_Pin__0__PORT 2u
#define Right_HB25_Enable_Pin__0__SHIFT 6
#define Right_HB25_Enable_Pin__AG CYREG_PRT2_AG
#define Right_HB25_Enable_Pin__AMUX CYREG_PRT2_AMUX
#define Right_HB25_Enable_Pin__BIE CYREG_PRT2_BIE
#define Right_HB25_Enable_Pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Right_HB25_Enable_Pin__BYP CYREG_PRT2_BYP
#define Right_HB25_Enable_Pin__CTL CYREG_PRT2_CTL
#define Right_HB25_Enable_Pin__DM0 CYREG_PRT2_DM0
#define Right_HB25_Enable_Pin__DM1 CYREG_PRT2_DM1
#define Right_HB25_Enable_Pin__DM2 CYREG_PRT2_DM2
#define Right_HB25_Enable_Pin__DR CYREG_PRT2_DR
#define Right_HB25_Enable_Pin__INP_DIS CYREG_PRT2_INP_DIS
#define Right_HB25_Enable_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Right_HB25_Enable_Pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Right_HB25_Enable_Pin__LCD_EN CYREG_PRT2_LCD_EN
#define Right_HB25_Enable_Pin__MASK 0x40u
#define Right_HB25_Enable_Pin__PORT 2u
#define Right_HB25_Enable_Pin__PRT CYREG_PRT2_PRT
#define Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Right_HB25_Enable_Pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Right_HB25_Enable_Pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Right_HB25_Enable_Pin__PS CYREG_PRT2_PS
#define Right_HB25_Enable_Pin__SHIFT 6
#define Right_HB25_Enable_Pin__SLW CYREG_PRT2_SLW

/* Rear_Trigger_Select_Reg */
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__POS 0
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__POS 1
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__POS 2
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK 0x07u
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Rear_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Front_Trigger_Select_Reg */
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__0__POS 0
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__1__POS 1
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__2__POS 2
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK 0x07u
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Front_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "freesoc"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000080FAu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
