#include "../../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 1511;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(ALIVE_CMU_ALIVE_QCH, QCH_CON_ALIVE_CMU_ALIVE_QCH_ENABLE, QCH_CON_ALIVE_CMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_ALIVE_CMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_DTA_QCH_APB, QCH_CON_APM_DTA_QCH_APB_ENABLE, QCH_CON_APM_DTA_QCH_APB_CLOCK_REQ, QCH_CON_APM_DTA_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCAHB_MI_APM0_QCH, QCH_CON_ASYNCAHB_MI_APM0_QCH_ENABLE, QCH_CON_ASYNCAHB_MI_APM0_QCH_CLOCK_REQ, QCH_CON_ASYNCAHB_MI_APM0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCAHB_MI_APM1_QCH, QCH_CON_ASYNCAHB_MI_APM1_QCH_ENABLE, QCH_CON_ASYNCAHB_MI_APM1_QCH_CLOCK_REQ, QCH_CON_ASYNCAHB_MI_APM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCAHB_MI_ASM_QCH, QCH_CON_ASYNCAHB_MI_ASM_QCH_ENABLE, QCH_CON_ASYNCAHB_MI_ASM_QCH_CLOCK_REQ, QCH_CON_ASYNCAHB_MI_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM, QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM_ENABLE, QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM_CLOCK_REQ, QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_ASM_QCH, QCH_CON_BAAW_ASM_QCH_ENABLE, QCH_CON_BAAW_ASM_QCH_CLOCK_REQ, QCH_CON_BAAW_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLKMON_QCH, QCH_CON_CLKMON_QCH_ENABLE, QCH_CON_CLKMON_QCH_CLOCK_REQ, QCH_CON_CLKMON_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DBGCORE_UART_QCH, QCH_CON_DBGCORE_UART_QCH_ENABLE, QCH_CON_DBGCORE_UART_QCH_CLOCK_REQ, QCH_CON_DBGCORE_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ALIVE_QCH, QCH_CON_D_TZPC_ALIVE_QCH_ENABLE, QCH_CON_D_TZPC_ALIVE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_ALIVE_QCH, QCH_CON_ECU_ALIVE_QCH_ENABLE, QCH_CON_ECU_ALIVE_QCH_CLOCK_REQ, QCH_CON_ECU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION0_QCH_GREBE, QCH_CON_GREBEINTEGRATION0_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION0_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION0_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION0_QCH_DBG, QCH_CON_GREBEINTEGRATION0_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION0_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION0_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION1_QCH_GREBE, QCH_CON_GREBEINTEGRATION1_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION1_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION1_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION1_QCH_DBG, QCH_CON_GREBEINTEGRATION1_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION1_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION1_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(HW_SCANDUMP_CLKSTOP_CTRL_QCH, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ, QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DBGCORE_INT_QCH, QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DBGCORE_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_APM_QCH, QCH_CON_LH_AXI_SI_D_APM_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_APM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_APM_INT_QCH, QCH_CON_LH_AXI_SI_P_APM_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_APM_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_APM_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM0_APM1_QCH, QCH_CON_MAILBOX_APM0_APM1_QCH_ENABLE, QCH_CON_MAILBOX_APM0_APM1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM0_APM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_ASM_QCH, QCH_CON_MAILBOX_APM_ASM_QCH_ENABLE, QCH_CON_MAILBOX_APM_ASM_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AUD_QCH, QCH_CON_MAILBOX_APM_AUD_QCH_ENABLE, QCH_CON_MAILBOX_APM_AUD_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CHUB_QCH, QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CP_QCH, QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CP_1_QCH, QCH_CON_MAILBOX_APM_CP_1_QCH_ENABLE, QCH_CON_MAILBOX_APM_CP_1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CP_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GNSS_QCH, QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_VTS_QCH, QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_ASM_QCH, QCH_CON_MAILBOX_AP_ASM_QCH_ENABLE, QCH_CON_MAILBOX_AP_ASM_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CHUB_QCH, QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_QCH, QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_S_QCH, QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_DBGCORE_QCH, QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_GNSS_QCH, QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ASM_APM1_QCH, QCH_CON_MAILBOX_ASM_APM1_QCH_ENABLE, QCH_CON_MAILBOX_ASM_APM1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ASM_APM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ASM_CP_QCH, QCH_CON_MAILBOX_ASM_CP_QCH_ENABLE, QCH_CON_MAILBOX_ASM_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ASM_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_CHUB_QCH, QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_GNSS_QCH, QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GNSS_CHUB_QCH, QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_SHARED_SRAM_QCH, QCH_CON_MAILBOX_SHARED_SRAM_QCH_ENABLE, QCH_CON_MAILBOX_SHARED_SRAM_QCH_CLOCK_REQ, QCH_CON_MAILBOX_SHARED_SRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_ALIVE_QCH, QCH_CON_MCT_ALIVE_QCH_ENABLE, QCH_CON_MCT_ALIVE_QCH_CLOCK_REQ, QCH_CON_MCT_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_QCH_PMU, QCH_CON_PMU_QCH_PMU_ENABLE, QCH_CON_PMU_QCH_PMU_CLOCK_REQ, QCH_CON_PMU_QCH_PMU_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_QCH_PMLINK, QCH_CON_PMU_QCH_PMLINK_ENABLE, QCH_CON_PMU_QCH_PMLINK_CLOCK_REQ, QCH_CON_PMU_QCH_PMLINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ALIVE_APM0_QCH, QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ALIVE_APM1_QCH, QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ALIVE_APM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ALIVE_ASM_QCH, QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ALIVE_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTC_0_QCH, QCH_CON_RTC_0_QCH_ENABLE, QCH_CON_RTC_0_QCH_CLOCK_REQ, QCH_CON_RTC_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTC_1_QCH, QCH_CON_RTC_1_QCH_ENABLE, QCH_CON_RTC_1_QCH_CLOCK_REQ, QCH_CON_RTC_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTC_S_QCH, QCH_CON_RTC_S_QCH_ENABLE, QCH_CON_RTC_S_QCH_CLOCK_REQ, QCH_CON_RTC_S_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2PC_ALIVE_QCH, QCH_CON_S2PC_ALIVE_QCH_ENABLE, QCH_CON_S2PC_ALIVE_QCH_CLOCK_REQ, QCH_CON_S2PC_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_CHUBVTSALIVE_QCH, QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_CHUBVTSALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_GNSSALIVE_QCH, QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_GNSSALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_APM_QCH, QCH_CON_SLH_AXI_MI_P_APM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_APM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MODEMALIVE_QCH, QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MODEMALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVECHUBVTS_QCH, QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVECHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVECMGP_QCH, QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVECMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVECPUCL0_PPU_QCH, QCH_CON_SLH_AXI_SI_P_ALIVECPUCL0_PPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVECPUCL0_PPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVECPUCL0_PPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ALIVE_DNC_QCH, QCH_CON_SLH_AXI_SI_P_ALIVE_DNC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ALIVE_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ALIVE_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPC_ALIVE_QCH, QCH_CON_SPC_ALIVE_QCH_ENABLE, QCH_CON_SPC_ALIVE_QCH_CLOCK_REQ, QCH_CON_SPC_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPMI_MASTER_PMIC_QCH_P, QCH_CON_SPMI_MASTER_PMIC_QCH_P_ENABLE, QCH_CON_SPMI_MASTER_PMIC_QCH_P_CLOCK_REQ, QCH_CON_SPMI_MASTER_PMIC_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPMI_MASTER_PMIC_QCH_S, QCH_CON_SPMI_MASTER_PMIC_QCH_S_ENABLE, QCH_CON_SPMI_MASTER_PMIC_QCH_S_CLOCK_REQ, QCH_CON_SPMI_MASTER_PMIC_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_P_ALIVE_QCH, QCH_CON_SWEEPER_P_ALIVE_QCH_ENABLE, QCH_CON_SWEEPER_P_ALIVE_QCH_CLOCK_REQ, QCH_CON_SWEEPER_P_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ALIVE_QCH, QCH_CON_SYSREG_ALIVE_QCH_ENABLE, QCH_CON_SYSREG_ALIVE_QCH_CLOCK_REQ, QCH_CON_SYSREG_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_ASM_QCH, QCH_CON_TIMER_ASM_QCH_ENABLE, QCH_CON_TIMER_ASM_QCH_CLOCK_REQ, QCH_CON_TIMER_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_ALIVE_QCH, QCH_CON_VGEN_LITE_ALIVE_QCH_ENABLE, QCH_CON_VGEN_LITE_ALIVE_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM0_QCH, QCH_CON_WDT_APM0_QCH_ENABLE, QCH_CON_WDT_APM0_QCH_CLOCK_REQ, QCH_CON_WDT_APM0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM1_QCH, QCH_CON_WDT_APM1_QCH_ENABLE, QCH_CON_WDT_APM1_QCH_CLOCK_REQ, QCH_CON_WDT_APM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_ASM_QCH, QCH_CON_WDT_ASM_QCH_ENABLE, QCH_CON_WDT_ASM_QCH_CLOCK_REQ, QCH_CON_WDT_ASM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_ASM_QCH_CLKIN, QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN_ENABLE, QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN_CLOCK_REQ, QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_ASM_QCH_DBGCLK, QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK_ENABLE, QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK_CLOCK_REQ, QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(AOCCSIS_CMU_AOCCSIS_QCH, QCH_CON_AOCCSIS_CMU_AOCCSIS_QCH_ENABLE, QCH_CON_AOCCSIS_CMU_AOCCSIS_QCH_CLOCK_REQ, QCH_CON_AOCCSIS_CMU_AOCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AOCCSIS_QCH, QCH_CON_D_TZPC_AOCCSIS_QCH_ENABLE, QCH_CON_D_TZPC_AOCCSIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AOCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_P0P1_CSIS_INT_QCH, QCH_CON_LH_AXI_MI_P_P0P1_CSIS_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_P0P1_CSIS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_P0P1_CSIS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_UFD, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD_ENABLE, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD_CLOCK_REQ, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_OTF_CSISUFD_QCH, QCH_CON_SLH_AST_SI_OTF_CSISUFD_QCH_ENABLE, QCH_CON_SLH_AST_SI_OTF_CSISUFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_OTF_CSISUFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_UFDCSIS_QCH, QCH_CON_SLH_AXI_MI_P_UFDCSIS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_UFDCSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_UFDCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AOCCSIS_QCH, QCH_CON_SYSREG_AOCCSIS_QCH_ENABLE, QCH_CON_SYSREG_AOCCSIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_AOCCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK, QCH_CON_ABOX_QCH_ACLK_ENABLE, QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK_DSIF, QCH_CON_ABOX_QCH_BCLK_DSIF_ENABLE, QCH_CON_ABOX_QCH_BCLK_DSIF_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK_DSIF_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK0, QCH_CON_ABOX_QCH_BCLK0_ENABLE, QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK1, QCH_CON_ABOX_QCH_BCLK1_ENABLE, QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK2, QCH_CON_ABOX_QCH_BCLK2_ENABLE, QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK3, QCH_CON_ABOX_QCH_BCLK3_ENABLE, QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU, DMYQCH_CON_ABOX_QCH_CPU_ENABLE, DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ, DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK4, QCH_CON_ABOX_QCH_BCLK4_ENABLE, QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CNT, QCH_CON_ABOX_QCH_CNT_ENABLE, QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK5, QCH_CON_ABOX_QCH_BCLK5_ENABLE, QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CCLK_ASB, QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE, QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ, QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK6, QCH_CON_ABOX_QCH_BCLK6_ENABLE, QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_XCLK0, QCH_CON_ABOX_QCH_XCLK0_ENABLE, QCH_CON_ABOX_QCH_XCLK0_CLOCK_REQ, QCH_CON_ABOX_QCH_XCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_PCMC_CLK, QCH_CON_ABOX_QCH_PCMC_CLK_ENABLE, QCH_CON_ABOX_QCH_PCMC_CLK_CLOCK_REQ, QCH_CON_ABOX_QCH_PCMC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_C2A0, QCH_CON_ABOX_QCH_C2A0_ENABLE, QCH_CON_ABOX_QCH_C2A0_CLOCK_REQ, QCH_CON_ABOX_QCH_C2A0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_C2A1, QCH_CON_ABOX_QCH_C2A1_ENABLE, QCH_CON_ABOX_QCH_C2A1_CLOCK_REQ, QCH_CON_ABOX_QCH_C2A1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU0, QCH_CON_ABOX_QCH_CPU0_ENABLE, QCH_CON_ABOX_QCH_CPU0_CLOCK_REQ, QCH_CON_ABOX_QCH_CPU0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU1, QCH_CON_ABOX_QCH_CPU1_ENABLE, QCH_CON_ABOX_QCH_CPU1_CLOCK_REQ, QCH_CON_ABOX_QCH_CPU1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU2, QCH_CON_ABOX_QCH_CPU2_ENABLE, QCH_CON_ABOX_QCH_CPU2_CLOCK_REQ, QCH_CON_ABOX_QCH_CPU2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_NEON0, QCH_CON_ABOX_QCH_NEON0_ENABLE, QCH_CON_ABOX_QCH_NEON0_CLOCK_REQ, QCH_CON_ABOX_QCH_NEON0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_NEON1, QCH_CON_ABOX_QCH_NEON1_ENABLE, QCH_CON_ABOX_QCH_NEON1_CLOCK_REQ, QCH_CON_ABOX_QCH_NEON1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_NEON2, QCH_CON_ABOX_QCH_NEON2_ENABLE, QCH_CON_ABOX_QCH_NEON2_CLOCK_REQ, QCH_CON_ABOX_QCH_NEON2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_L2, QCH_CON_ABOX_QCH_L2_ENABLE, QCH_CON_ABOX_QCH_L2_CLOCK_REQ, QCH_CON_ABOX_QCH_L2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CCLK_ACP, QCH_CON_ABOX_QCH_CCLK_ACP_ENABLE, QCH_CON_ABOX_QCH_CCLK_ACP_CLOCK_REQ, QCH_CON_ABOX_QCH_CCLK_ACP_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK_ACP, QCH_CON_ABOX_QCH_ACLK_ACP_ENABLE, QCH_CON_ABOX_QCH_ACLK_ACP_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_ACP_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK_ASB, QCH_CON_ABOX_QCH_ACLK_ASB_ENABLE, QCH_CON_ABOX_QCH_ACLK_ASB_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_ASB_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_CMU_AUD_QCH, QCH_CON_AUD_CMU_AUD_QCH_ENABLE, QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_AUDCHUBVTS_QCH, QCH_CON_BAAW_D_AUDCHUBVTS_QCH_ENABLE, QCH_CON_BAAW_D_AUDCHUBVTS_QCH_CLOCK_REQ, QCH_CON_BAAW_D_AUDCHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_AUD_QCH, DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE, DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ, DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_AUD_QCH_PCLK, QCH_CON_DMAILBOX_AUD_QCH_PCLK_ENABLE, QCH_CON_DMAILBOX_AUD_QCH_PCLK_CLOCK_REQ, QCH_CON_DMAILBOX_AUD_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_AUD_QCH_ACLK, QCH_CON_DMAILBOX_AUD_QCH_ACLK_ENABLE, QCH_CON_DMAILBOX_AUD_QCH_ACLK_CLOCK_REQ, QCH_CON_DMAILBOX_AUD_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_AUD_QCH_CCLK, QCH_CON_DMAILBOX_AUD_QCH_CCLK_ENABLE, QCH_CON_DMAILBOX_AUD_QCH_CCLK_CLOCK_REQ, QCH_CON_DMAILBOX_AUD_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD0_QCH_PCLK, QCH_CON_DMIC_AUD0_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD0_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD0_QCH_DMIC, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_AUD0_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD1_QCH_PCLK, QCH_CON_DMIC_AUD1_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD1_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD1_QCH_DMIC, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_AUD1_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD2_QCH_PCLK, QCH_CON_DMIC_AUD2_QCH_PCLK_ENABLE, QCH_CON_DMIC_AUD2_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_AUD2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AUD2_QCH_DMIC, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_AUD2_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUD_QCH, QCH_CON_D_TZPC_AUD_QCH_ENABLE, QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_AUD_QCH, QCH_CON_ECU_AUD_QCH_ENABLE, QCH_CON_ECU_AUD_QCH_CLOCK_REQ, QCH_CON_ECU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_AUD_QCH, QCH_CON_LH_ACEL_SI_D_AUD_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_PERI_ASB_INT_QCH, QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PERI_ASB_INT_QCH, QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD0_QCH, QCH_CON_MAILBOX_AUD0_QCH_ENABLE, QCH_CON_MAILBOX_AUD0_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD1_QCH, QCH_CON_MAILBOX_AUD1_QCH_ENABLE, QCH_CON_MAILBOX_AUD1_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD2_QCH, QCH_CON_MAILBOX_AUD2_QCH_ENABLE, QCH_CON_MAILBOX_AUD2_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AUD3_QCH, QCH_CON_MAILBOX_AUD3_QCH_ENABLE, QCH_CON_MAILBOX_AUD3_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AUD3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AUD_QCH, QCH_CON_PPMU_AUD_QCH_ENABLE, QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_PCLK, QCH_CON_SERIAL_LIF_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_BCLK, QCH_CON_SERIAL_LIF_QCH_BCLK_ENABLE, QCH_CON_SERIAL_LIF_QCH_BCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_QCH_BCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_ACLK, QCH_CON_SERIAL_LIF_QCH_ACLK_ENABLE, QCH_CON_SERIAL_LIF_QCH_ACLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_QCH_CCLK, QCH_CON_SERIAL_LIF_QCH_CCLK_ENABLE, QCH_CON_SERIAL_LIF_QCH_CCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_AUD_QCH, QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_HSI0AUD_QCH, QCH_CON_SLH_AXI_MI_D_HSI0AUD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_HSI0AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_HSI0AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AUD_QCH, QCH_CON_SLH_AXI_MI_P_AUD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_AUDHSI0_QCH, QCH_CON_SLH_AXI_SI_D_AUDHSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_AUDHSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_AUDHSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AUDCHUBVTS_QCH, QCH_CON_SLH_AXI_SI_P_AUDCHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AUDCHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AUDCHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMMU_AUD_S0_QCH_S0, QCH_CON_SMMU_AUD_S0_QCH_S0_ENABLE, QCH_CON_SMMU_AUD_S0_QCH_S0_CLOCK_REQ, QCH_CON_SMMU_AUD_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMMU_AUD_S0_PMMU0_QCH_S0, QCH_CON_SMMU_AUD_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SMMU_AUD_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SMMU_AUD_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUD_QCH, QCH_CON_SYSREG_AUD_QCH_ENABLE, QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_AUD_QCH, QCH_CON_TREX_AUD_QCH_ENABLE, QCH_CON_TREX_AUD_QCH_CLOCK_REQ, QCH_CON_TREX_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_AUD_QCH, QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD_QCH, QCH_CON_WDT_AUD_QCH_ENABLE, QCH_CON_WDT_AUD_QCH_CLOCK_REQ, QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BRP_CMU_BRP_QCH, QCH_CON_BRP_CMU_BRP_QCH_ENABLE, QCH_CON_BRP_CMU_BRP_QCH_CLOCK_REQ, QCH_CON_BRP_CMU_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BYRP_QCH, QCH_CON_BYRP_QCH_ENABLE, QCH_CON_BYRP_QCH_CLOCK_REQ, QCH_CON_BYRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BYRP_QCH_VOTF0, QCH_CON_BYRP_QCH_VOTF0_ENABLE, QCH_CON_BYRP_QCH_VOTF0_CLOCK_REQ, QCH_CON_BYRP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(BYRP_QCH_VOTF1, QCH_CON_BYRP_QCH_VOTF1_ENABLE, QCH_CON_BYRP_QCH_VOTF1_CLOCK_REQ, QCH_CON_BYRP_QCH_VOTF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_BRP_QCH, QCH_CON_D_TZPC_BRP_QCH_ENABLE, QCH_CON_D_TZPC_BRP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_CSISBRP_QCH, QCH_CON_LH_AST_MI_OTF_CSISBRP_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_CSISBRP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_CSISBRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_BRPRGBP_QCH, QCH_CON_LH_AST_SI_OTF_BRPRGBP_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_BRPRGBP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_BRPRGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_BRP_QCH, QCH_CON_LH_AXI_SI_D_BRP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_BRP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_BRPRGBP_QCH, QCH_CON_LH_AXI_SI_D_BRPRGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_BRPRGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_BRPRGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_BRP_QCH, QCH_CON_PPMU_D_BRP_QCH_ENABLE, QCH_CON_PPMU_D_BRP_QCH_CLOCK_REQ, QCH_CON_PPMU_D_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_BRP_QCH, QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_BRP_QCH, QCH_CON_SLH_AXI_MI_P_BRP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_BRP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BRP_S0_QCH_S0, QCH_CON_SYSMMU_BRP_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_BRP_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_BRP_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_BRP_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_BRP_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_BRP_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_BRP_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_BRP_QCH, QCH_CON_SYSREG_BRP_QCH_ENABLE, QCH_CON_SYSREG_BRP_QCH_CLOCK_REQ, QCH_CON_SYSREG_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_BYRP_QCH, QCH_CON_VGEN_LITE_BYRP_QCH_ENABLE, QCH_CON_VGEN_LITE_BYRP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_BYRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH, QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH_ENABLE, QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH_CLOCK_REQ, QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_CHUB_QCH, QCH_CON_APBIF_GPIO_CHUB_QCH_ENABLE, QCH_CON_APBIF_GPIO_CHUB_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CHUB_CMU_CHUB_QCH, QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE, QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ, QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CM4_CHUB_QCH_CPU, QCH_CON_CM4_CHUB_QCH_CPU_ENABLE, QCH_CON_CM4_CHUB_QCH_CPU_CLOCK_REQ, QCH_CON_CM4_CHUB_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CHUB_QCH, QCH_CON_I2C_CHUB_QCH_ENABLE, QCH_CON_I2C_CHUB_QCH_CLOCK_REQ, QCH_CON_I2C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_CHUB_QCH_S, QCH_CON_I3C_CHUB_QCH_S_ENABLE, QCH_CON_I3C_CHUB_QCH_S_CLOCK_REQ, QCH_CON_I3C_CHUB_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_CHUB_QCH_P, QCH_CON_I3C_CHUB_QCH_P_ENABLE, QCH_CON_I3C_CHUB_QCH_P_CLOCK_REQ, QCH_CON_I3C_CHUB_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_VC2CHUB_INT_QCH, QCH_CON_LH_AXI_MI_P_VC2CHUB_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_VC2CHUB_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_VC2CHUB_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CHUB2VC_INT_QCH, QCH_CON_LH_AXI_SI_D_CHUB2VC_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CHUB2VC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CHUB2VC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CHUB_ABOX_QCH, QCH_CON_MAILBOX_CHUB_ABOX_QCH_ENABLE, QCH_CON_MAILBOX_CHUB_ABOX_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CHUB_ABOX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CHUB_DNC_QCH, QCH_CON_MAILBOX_CHUB_DNC_QCH_ENABLE, QCH_CON_MAILBOX_CHUB_DNC_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CHUB_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_CHUB_QCH, QCH_CON_PWM_CHUB_QCH_ENABLE, QCH_CON_PWM_CHUB_QCH_CLOCK_REQ, QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_I2C_CHUB0_QCH, QCH_CON_SPI_I2C_CHUB0_QCH_ENABLE, QCH_CON_SPI_I2C_CHUB0_QCH_CLOCK_REQ, QCH_CON_SPI_I2C_CHUB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_I2C_CHUB1_QCH, QCH_CON_SPI_I2C_CHUB1_QCH_ENABLE, QCH_CON_SPI_I2C_CHUB1_QCH_CLOCK_REQ, QCH_CON_SPI_I2C_CHUB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH_ENABLE, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH_CLOCK_REQ, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CHUB_QCH, QCH_CON_SYSREG_CHUB_QCH_ENABLE, QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_COMBINE_CHUB2AP_QCH, QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH_ENABLE, QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH_CLOCK_REQ, QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_COMBINE_CHUB2APM_QCH, QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH_ENABLE, QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_CHUB_QCH, QCH_CON_TIMER_CHUB_QCH_ENABLE, QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ, QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CHUB0_QCH, QCH_CON_USI_CHUB0_QCH_ENABLE, QCH_CON_USI_CHUB0_QCH_CLOCK_REQ, QCH_CON_USI_CHUB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CHUB1_QCH, QCH_CON_USI_CHUB1_QCH_ENABLE, QCH_CON_USI_CHUB1_QCH_CLOCK_REQ, QCH_CON_USI_CHUB1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CHUB2_QCH, QCH_CON_USI_CHUB2_QCH_ENABLE, QCH_CON_USI_CHUB2_QCH_CLOCK_REQ, QCH_CON_USI_CHUB2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CHUB3_QCH, QCH_CON_USI_CHUB3_QCH_ENABLE, QCH_CON_USI_CHUB3_QCH_CLOCK_REQ, QCH_CON_USI_CHUB3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CHUB_QCH, QCH_CON_WDT_CHUB_QCH_ENABLE, QCH_CON_WDT_CHUB_QCH_CLOCK_REQ, QCH_CON_WDT_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_UPMU_CHUB_QCH, QCH_CON_APBIF_UPMU_CHUB_QCH_ENABLE, QCH_CON_APBIF_UPMU_CHUB_QCH_CLOCK_REQ, QCH_CON_APBIF_UPMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APB_SEMA_DMAILBOX_QCH, QCH_CON_APB_SEMA_DMAILBOX_QCH_ENABLE, QCH_CON_APB_SEMA_DMAILBOX_QCH_CLOCK_REQ, QCH_CON_APB_SEMA_DMAILBOX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_CHUB_QCH, QCH_CON_BAAW_CHUB_QCH_ENABLE, QCH_CON_BAAW_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_LD_CHUBVTS_QCH, QCH_CON_BAAW_LD_CHUBVTS_QCH_ENABLE, QCH_CON_BAAW_LD_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_BAAW_LD_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CHUBVTS_CMU_CHUBVTS_QCH, QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH_ENABLE, QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CHUB_ALV_QCH_PMU, QCH_CON_CHUB_ALV_QCH_PMU_ENABLE, QCH_CON_CHUB_ALV_QCH_PMU_CLOCK_REQ, QCH_CON_CHUB_ALV_QCH_PMU_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_CHUBVTS_QCH_PCLK, QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK_ENABLE, QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK_CLOCK_REQ, QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_CHUBVTS_QCH_ACLK, QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK_ENABLE, QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK_CLOCK_REQ, QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMAILBOX_CHUBVTS_QCH_CCLK, QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK_ENABLE, QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK_CLOCK_REQ, QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CHUBVTS_QCH, QCH_CON_D_TZPC_CHUBVTS_QCH_ENABLE, QCH_CON_D_TZPC_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_CHUBVTS_QCH, QCH_CON_ECU_CHUBVTS_QCH_ENABLE, QCH_CON_ECU_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_ECU_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CHUB2VC_INT_QCH, QCH_CON_LH_AXI_MI_D_CHUB2VC_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CHUB2VC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CHUB2VC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_VTS2VC_INT_QCH, QCH_CON_LH_AXI_MI_D_VTS2VC_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_VTS2VC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_VTS2VC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_VC2CHUB_INT_QCH, QCH_CON_LH_AXI_SI_P_VC2CHUB_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_VC2CHUB_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_VC2CHUB_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_VC2VTS_INT_QCH, QCH_CON_LH_AXI_SI_P_VC2VTS_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_VC2VTS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_VC2VTS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_VTS_CHUB_QCH, QCH_CON_MAILBOX_VTS_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_VTS_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_VTS_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2PC_CHUBVTS_QCH, QCH_CON_S2PC_CHUBVTS_QCH_ENABLE, QCH_CON_S2PC_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_S2PC_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVECHUBVTS_QCH, QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_AUDCHUBVTS_QCH, QCH_CON_SLH_AXI_MI_P_AUDCHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_AUDCHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_AUDCHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_SDMACHUBVTS_QCH, QCH_CON_SLH_AXI_MI_P_SDMACHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_SDMACHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_SDMACHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_CHUBVTSALIVE_QCH, QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_LD_CHUBVTS_QCH, QCH_CON_SWEEPER_LD_CHUBVTS_QCH_ENABLE, QCH_CON_SWEEPER_LD_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_SWEEPER_LD_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CHUBVTS_QCH, QCH_CON_SYSREG_CHUBVTS_QCH_ENABLE, QCH_CON_SYSREG_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_CHUBVTS_QCH, QCH_CON_VGEN_LITE_CHUBVTS_QCH_ENABLE, QCH_CON_VGEN_LITE_CHUBVTS_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_CHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_GPIO_CMGP_QCH, QCH_CON_APBIF_GPIO_CMGP_QCH_ENABLE, QCH_CON_APBIF_GPIO_CMGP_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMGP_CMU_CMGP_QCH, QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CMGP_QCH, QCH_CON_D_TZPC_CMGP_QCH_ENABLE, QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP2_QCH, QCH_CON_I2C_CMGP2_QCH_ENABLE, QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP3_QCH, QCH_CON_I2C_CMGP3_QCH_ENABLE, QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP4_QCH, QCH_CON_I2C_CMGP4_QCH_ENABLE, QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP5_QCH, QCH_CON_I2C_CMGP5_QCH_ENABLE, QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_CMGP6_QCH, QCH_CON_I2C_CMGP6_QCH_ENABLE, QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ, QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVECMGP_QCH, QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVECMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CMGPUFD_QCH, QCH_CON_SLH_AXI_SI_P_CMGPUFD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CMGPUFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CMGPUFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_I2C_CMGP0_QCH, QCH_CON_SPI_I2C_CMGP0_QCH_ENABLE, QCH_CON_SPI_I2C_CMGP0_QCH_CLOCK_REQ, QCH_CON_SPI_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_I2C_CMGP1_QCH, QCH_CON_SPI_I2C_CMGP1_QCH_ENABLE, QCH_CON_SPI_I2C_CMGP1_QCH_CLOCK_REQ, QCH_CON_SPI_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH_ENABLE, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH_CLOCK_REQ, QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP_QCH, QCH_CON_SYSREG_CMGP_QCH_ENABLE, QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2APM_QCH, QCH_CON_SYSREG_CMGP2APM_QCH_ENABLE, QCH_CON_SYSREG_CMGP2APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2CHUB_QCH, QCH_CON_SYSREG_CMGP2CHUB_QCH_ENABLE, QCH_CON_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2CP_QCH, QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE, QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2GNSS_QCH, QCH_CON_SYSREG_CMGP2GNSS_QCH_ENABLE, QCH_CON_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2PMU_AP_QCH, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP0_QCH, QCH_CON_USI_CMGP0_QCH_ENABLE, QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP1_QCH, QCH_CON_USI_CMGP1_QCH_ENABLE, QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP2_QCH, QCH_CON_USI_CMGP2_QCH_ENABLE, QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP3_QCH, QCH_CON_USI_CMGP3_QCH_ENABLE, QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP4_QCH, QCH_CON_USI_CMGP4_QCH_ENABLE, QCH_CON_USI_CMGP4_QCH_CLOCK_REQ, QCH_CON_USI_CMGP4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP5_QCH, QCH_CON_USI_CMGP5_QCH_ENABLE, QCH_CON_USI_CMGP5_QCH_CLOCK_REQ, QCH_CON_USI_CMGP5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP6_QCH, QCH_CON_USI_CMGP6_QCH_ENABLE, QCH_CON_USI_CMGP6_QCH_CLOCK_REQ, QCH_CON_USI_CMGP6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK7, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_CORE0, QCH_CON_CPUCL0_QCH_CORE0_ENABLE, QCH_CON_CPUCL0_QCH_CORE0_CLOCK_REQ, QCH_CON_CPUCL0_QCH_CORE0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_CORE1, QCH_CON_CPUCL0_QCH_CORE1_ENABLE, QCH_CON_CPUCL0_QCH_CORE1_CLOCK_REQ, QCH_CON_CPUCL0_QCH_CORE1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_CORE2, QCH_CON_CPUCL0_QCH_CORE2_ENABLE, QCH_CON_CPUCL0_QCH_CORE2_CLOCK_REQ, QCH_CON_CPUCL0_QCH_CORE2_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_CORE3, QCH_CON_CPUCL0_QCH_CORE3_ENABLE, QCH_CON_CPUCL0_QCH_CORE3_CLOCK_REQ, QCH_CON_CPUCL0_QCH_CORE3_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_COMPLEX0, QCH_CON_CPUCL0_QCH_COMPLEX0_ENABLE, QCH_CON_CPUCL0_QCH_COMPLEX0_CLOCK_REQ, QCH_CON_CPUCL0_QCH_COMPLEX0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_QCH_COMPLEX1, QCH_CON_CPUCL0_QCH_COMPLEX1_ENABLE, QCH_CON_CPUCL0_QCH_COMPLEX1_CLOCK_REQ, QCH_CON_CPUCL0_QCH_COMPLEX1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL0_QCH_PCLK, QCH_CON_HTU_CPUCL0_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL0_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL0_QCH_CLK, QCH_CON_HTU_CPUCL0_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL0_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL0_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CPUCL0_HTU_QCH, QCH_CON_RSTNSYNC_SR_CLK_CPUCL0_HTU_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CPUCL0_HTU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CPUCL0_HTU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BPS_CPUCL0_QCH, QCH_CON_BPS_CPUCL0_QCH_ENABLE, QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_DDC_CPUCL0_0_QCH, QCH_CON_BUSIF_DDC_CPUCL0_0_QCH_ENABLE, QCH_CON_BUSIF_DDC_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_BUSIF_DDC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_DDC_CPUCL0_1_QCH, QCH_CON_BUSIF_DDC_CPUCL0_1_QCH_ENABLE, QCH_CON_BUSIF_DDC_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_BUSIF_DDC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CFM_CPUCL0_QCH, QCH_CON_CFM_CPUCL0_QCH_ENABLE, QCH_CON_CFM_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CFM_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_GLB_CMU_CPUCL0_GLB_QCH, QCH_CON_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH_ENABLE, QCH_CON_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH_CLOCK_REQ, QCH_CON_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_QCH, QCH_CON_CSSYS_QCH_ENABLE, QCH_CON_CSSYS_QCH_CLOCK_REQ, QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DLDO_SM_BIG0_QCH, QCH_CON_DLDO_SM_BIG0_QCH_ENABLE, QCH_CON_DLDO_SM_BIG0_QCH_CLOCK_REQ, QCH_CON_DLDO_SM_BIG0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DLDO_SM_MID0_QCH, QCH_CON_DLDO_SM_MID0_QCH_ENABLE, QCH_CON_DLDO_SM_MID0_QCH_CLOCK_REQ, QCH_CON_DLDO_SM_MID0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DLDO_SM_MID1_QCH, QCH_CON_DLDO_SM_MID1_QCH_ENABLE, QCH_CON_DLDO_SM_MID1_QCH_CLOCK_REQ, QCH_CON_DLDO_SM_MID1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DLDO_SM_MID2_QCH, QCH_CON_DLDO_SM_MID2_QCH_ENABLE, QCH_CON_DLDO_SM_MID2_QCH_CLOCK_REQ, QCH_CON_DLDO_SM_MID2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DLDO_SM_MID3_QCH, QCH_CON_DLDO_SM_MID3_QCH_ENABLE, QCH_CON_DLDO_SM_MID3_QCH_CLOCK_REQ, QCH_CON_DLDO_SM_MID3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_CPUCL0_0_QCH, QCH_CON_ECU_CPUCL0_0_QCH_ENABLE, QCH_CON_ECU_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_ECU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_CPUCL0_1_QCH, QCH_CON_ECU_CPUCL0_1_QCH_ENABLE, QCH_CON_ECU_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_ECU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_BDU_QCH, QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_CLUSTER0_INT_QCH, QCH_CON_LH_ATB_MI_T_CLUSTER0_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_CLUSTER0_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_CLUSTER0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCBIG_INT_QCH, QCH_CON_LH_ATB_MI_T_DDCBIG_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCBIG_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCBIG_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCG3D_QCH, QCH_CON_LH_ATB_MI_T_DDCG3D_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCG3D_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCG3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCMID0_INT_QCH, QCH_CON_LH_ATB_MI_T_DDCMID0_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCMID0_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCMID0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCMID1_INT_QCH, QCH_CON_LH_ATB_MI_T_DDCMID1_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCMID1_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCMID1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCMID2_INT_QCH, QCH_CON_LH_ATB_MI_T_DDCMID2_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCMID2_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCMID2_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MI_T_DDCMID3_INT_QCH, QCH_CON_LH_ATB_MI_T_DDCMID3_INT_QCH_ENABLE, QCH_CON_LH_ATB_MI_T_DDCMID3_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_MI_T_DDCMID3_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_INT_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_DBGCORE_INT_QCH, QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_DBGCORE_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_ETR_INT_QCH, QCH_CON_LH_AXI_MI_G_ETR_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_ETR_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_ETR_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_STM_INT_QCH, QCH_CON_LH_AXI_MI_G_STM_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_STM_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_STM_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_CSSYS_INT_QCH, QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_CSSYS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_DBGCORE_INT_QCH, QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_DBGCORE_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_ETR_INT_QCH, QCH_CON_LH_AXI_SI_G_ETR_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_ETR_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_ETR_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_G_STM_INT_QCH, QCH_CON_LH_AXI_SI_G_STM_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_G_STM_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_G_STM_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_PCSM_QCH, QCH_CON_PMU_PCSM_QCH_ENABLE, QCH_CON_PMU_PCSM_QCH_CLOCK_REQ, QCH_CON_PMU_PCSM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_QCH, QCH_CON_SECJTAG_QCH_ENABLE, QCH_CON_SECJTAG_QCH_CLOCK_REQ, QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH, QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_ALIVECPUCL0_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_CPUCL0_QCH, QCH_CON_TREX_CPUCL0_QCH_ENABLE, QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_CPUCL0_1_QCH, DMYQCH_CON_ADD_CPUCL0_1_QCH_ENABLE, DMYQCH_CON_ADD_CPUCL0_1_QCH_CLOCK_REQ, DMYQCH_CON_ADD_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_ADD_CPUCL0_1_QCH, QCH_CON_BUSIF_ADD_CPUCL0_1_QCH_ENABLE, QCH_CON_BUSIF_ADD_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_BUSIF_ADD_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE4, QCH_CON_CPUCL1_QCH_CORE4_ENABLE, QCH_CON_CPUCL1_QCH_CORE4_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE4_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE5, QCH_CON_CPUCL1_QCH_CORE5_ENABLE, QCH_CON_CPUCL1_QCH_CORE5_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE5_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE6, QCH_CON_CPUCL1_QCH_CORE6_ENABLE, QCH_CON_CPUCL1_QCH_CORE6_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE6_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_QCH_CORE7, QCH_CON_CPUCL1_QCH_CORE7_ENABLE, QCH_CON_CPUCL1_QCH_CORE7_CLOCK_REQ, QCH_CON_CPUCL1_QCH_CORE7_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_0_QCH_PCLK, QCH_CON_HTU_CPUCL1_0_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL1_0_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_0_QCH_CLK, QCH_CON_HTU_CPUCL1_0_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL1_0_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_0_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_1_QCH_PCLK, QCH_CON_HTU_CPUCL1_1_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL1_1_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_1_QCH_CLK, QCH_CON_HTU_CPUCL1_1_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL1_1_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_1_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_2_QCH_CLK, QCH_CON_HTU_CPUCL1_2_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL1_2_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_2_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_2_QCH_PCLK, QCH_CON_HTU_CPUCL1_2_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL1_2_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_3_QCH_CLK, QCH_CON_HTU_CPUCL1_3_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL1_3_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_3_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL1_3_QCH_PCLK, QCH_CON_HTU_CPUCL1_3_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL1_3_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL1_3_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCMID0_INT_QCH, QCH_CON_LH_ATB_SI_T_DDCMID0_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCMID0_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCMID0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCMID1_INT_QCH, QCH_CON_LH_ATB_SI_T_DDCMID1_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCMID1_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCMID1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCMID2_INT_QCH, QCH_CON_LH_ATB_SI_T_DDCMID2_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCMID2_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCMID2_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCMID3_INT_QCH, QCH_CON_LH_ATB_SI_T_DDCMID3_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCMID3_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCMID3_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL1_POWERIP_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL1_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL1_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL1_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH, QCH_CON_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__CPUCL1_0_QCH, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_0_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_0_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__CPUCL1_1_QCH, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_1_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_1_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__CPUCL1_2_QCH, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_2_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_2_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__CPUCL1_3_QCH, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_3_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_3_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__CPUCL1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_CPUCL1_0_QCH, QCH_CON_U_GCPM_CPUCL1_0_QCH_ENABLE, QCH_CON_U_GCPM_CPUCL1_0_QCH_CLOCK_REQ, QCH_CON_U_GCPM_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_CPUCL1_1_QCH, QCH_CON_U_GCPM_CPUCL1_1_QCH_ENABLE, QCH_CON_U_GCPM_CPUCL1_1_QCH_CLOCK_REQ, QCH_CON_U_GCPM_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_CPUCL1_2_QCH, QCH_CON_U_GCPM_CPUCL1_2_QCH_ENABLE, QCH_CON_U_GCPM_CPUCL1_2_QCH_CLOCK_REQ, QCH_CON_U_GCPM_CPUCL1_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_CPUCL1_3_QCH, QCH_CON_U_GCPM_CPUCL1_3_QCH_ENABLE, QCH_CON_U_GCPM_CPUCL1_3_QCH_CLOCK_REQ, QCH_CON_U_GCPM_CPUCL1_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_CPUCL0_2_QCH, DMYQCH_CON_ADD_CPUCL0_2_QCH_ENABLE, DMYQCH_CON_ADD_CPUCL0_2_QCH_CLOCK_REQ, DMYQCH_CON_ADD_CPUCL0_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_ADD_CPUCL0_2_QCH, QCH_CON_BUSIF_ADD_CPUCL0_2_QCH_ENABLE, QCH_CON_BUSIF_ADD_CPUCL0_2_QCH_CLOCK_REQ, QCH_CON_BUSIF_ADD_CPUCL0_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL2_CMUREF_QCH, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_QCH_CORE8, QCH_CON_CPUCL2_QCH_CORE8_ENABLE, QCH_CON_CPUCL2_QCH_CORE8_CLOCK_REQ, QCH_CON_CPUCL2_QCH_CORE8_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL2_CMU_CPUCL2_QCH, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL2_QCH_PCLK, QCH_CON_HTU_CPUCL2_QCH_PCLK_ENABLE, QCH_CON_HTU_CPUCL2_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_CPUCL2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_CPUCL2_QCH_CLK, QCH_CON_HTU_CPUCL2_QCH_CLK_ENABLE, QCH_CON_HTU_CPUCL2_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_CPUCL2_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCBIG_INT_QCH, QCH_CON_LH_ATB_SI_T_DDCBIG_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCBIG_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCBIG_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CPUCL2_POWERIP_QCH, QCH_CON_RSTNSYNC_CLK_CPUCL2_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CPUCL2_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CPUCL2_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CPUCL2_HTU_QCH, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_HTU_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_HTU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_HTU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__CPUCL2_QCH, QCH_CON_U_DDD_CTRL_CORE__CPUCL2_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__CPUCL2_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_CPUCL2_QCH, QCH_CON_U_GCPM_CPUCL2_QCH_ENABLE, QCH_CON_U_GCPM_CPUCL2_QCH_CLOCK_REQ, QCH_CON_U_GCPM_CPUCL2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_CMU_CSIS_QCH, QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE, QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ, QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_VOTF0, QCH_CON_CSIS_PDP_QCH_VOTF0_ENABLE, QCH_CON_CSIS_PDP_QCH_VOTF0_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_DMA, QCH_CON_CSIS_PDP_QCH_DMA_ENABLE, QCH_CON_CSIS_PDP_QCH_DMA_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_CSIS_TOP, QCH_CON_CSIS_PDP_QCH_CSIS_TOP_ENABLE, QCH_CON_CSIS_PDP_QCH_CSIS_TOP_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_CSIS_TOP_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_VOTF1, QCH_CON_CSIS_PDP_QCH_VOTF1_ENABLE, QCH_CON_CSIS_PDP_QCH_VOTF1_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_VOTF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_PDP, QCH_CON_CSIS_PDP_QCH_PDP_ENABLE, QCH_CON_CSIS_PDP_QCH_PDP_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_PDP_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS_PDP_QCH_PDP_VOTF, QCH_CON_CSIS_PDP_QCH_PDP_VOTF_ENABLE, QCH_CON_CSIS_PDP_QCH_PDP_VOTF_CLOCK_REQ, QCH_CON_CSIS_PDP_QCH_PDP_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CSIS_QCH, QCH_CON_D_TZPC_CSIS_QCH_ENABLE, QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF0_CSISCSTAT_QCH, QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF1_CSISCSTAT_QCH, QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF2_CSISCSTAT_QCH, QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF3_CSISCSTAT_QCH, QCH_CON_LH_AST_SI_OTF3_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF3_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF3_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_CSISBRP_QCH, QCH_CON_LH_AST_SI_OTF_CSISBRP_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_CSISBRP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_CSISBRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_P0OIS_CSIS_INT_QCH, QCH_CON_LH_AXI_MI_P_P0OIS_CSIS_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_P0OIS_CSIS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_P0OIS_CSIS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_CSIS_QCH, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_CSIS_QCH, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_CSIS_QCH, QCH_CON_LH_AXI_SI_D2_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_P0OIS_CSIS_INT_QCH, QCH_CON_LH_AXI_SI_P_P0OIS_CSIS_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_P0OIS_CSIS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_P0OIS_CSIS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_P0P1_CSIS_INT_QCH, QCH_CON_LH_AXI_SI_P_P0P1_CSIS_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_P0P1_CSIS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_P0P1_CSIS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OIS_MCU_TOP_QCH, QCH_CON_OIS_MCU_TOP_QCH_ENABLE, QCH_CON_OIS_MCU_TOP_QCH_CLOCK_REQ, QCH_CON_OIS_MCU_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_QCH, QCH_CON_PPMU_D0_QCH_ENABLE, QCH_CON_PPMU_D0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_QCH, QCH_CON_PPMU_D1_QCH_ENABLE, QCH_CON_PPMU_D1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_QCH, QCH_CON_PPMU_D2_QCH_ENABLE, QCH_CON_PPMU_D2_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_WDMA0_QCH, QCH_CON_QE_CSIS_WDMA0_QCH_ENABLE, QCH_CON_QE_CSIS_WDMA0_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_WDMA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_WDMA1_QCH, QCH_CON_QE_CSIS_WDMA1_QCH_ENABLE, QCH_CON_QE_CSIS_WDMA1_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_WDMA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_WDMA2_QCH, QCH_CON_QE_CSIS_WDMA2_QCH_ENABLE, QCH_CON_QE_CSIS_WDMA2_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_WDMA2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_WDMA3_QCH, QCH_CON_QE_CSIS_WDMA3_QCH_ENABLE, QCH_CON_QE_CSIS_WDMA3_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_WDMA3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_CSIS_WDMA4_QCH, QCH_CON_QE_CSIS_WDMA4_QCH_ENABLE, QCH_CON_QE_CSIS_WDMA4_QCH_CLOCK_REQ, QCH_CON_QE_CSIS_WDMA4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDP_D0_QCH, QCH_CON_QE_PDP_D0_QCH_ENABLE, QCH_CON_QE_PDP_D0_QCH_CLOCK_REQ, QCH_CON_QE_PDP_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CSIS_NOCD_QCH, QCH_CON_RSTNSYNC_CLK_CSIS_NOCD_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CSIS_NOCD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CSIS_NOCD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CSIS_NOCP_QCH, QCH_CON_RSTNSYNC_CLK_CSIS_NOCP_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CSIS_NOCP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CSIS_NOCP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CSIS_OIS_MCU_QCH, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CSIS_NOCD_QCH, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCD_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCD_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CSIS_NOCP_QCH, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCP_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH, QCH_CON_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_CSIS_QCH, QCH_CON_SIU_G_PPMU_CSIS_QCH_ENABLE, QCH_CON_SIU_G_PPMU_CSIS_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_CSIS_QCH, QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CSIS_QCH, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CSISPERIC2_QCH, QCH_CON_SLH_AXI_SI_P_CSISPERIC2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CSISPERIC2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CSISPERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSIS_S0_QCH_S0, QCH_CON_SYSMMU_CSIS_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSIS_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSIS_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSIS_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_CSIS_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSIS_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSIS_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSIS_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_CSIS_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSIS_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSIS_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSIS_S0_PMMU2_QCH_S0, QCH_CON_SYSMMU_CSIS_S0_PMMU2_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSIS_S0_PMMU2_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSIS_S0_PMMU2_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CSIS_QCH, QCH_CON_SYSREG_CSIS_QCH_ENABLE, QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_D0_QCH, QCH_CON_VGEN_LITE_D0_QCH_ENABLE, QCH_CON_VGEN_LITE_D0_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_D1_QCH, QCH_CON_VGEN_LITE_D1_QCH_ENABLE, QCH_CON_VGEN_LITE_D1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSTAT_CMU_CSTAT_QCH, QCH_CON_CSTAT_CMU_CSTAT_QCH_ENABLE, QCH_CON_CSTAT_CMU_CSTAT_QCH_CLOCK_REQ, QCH_CON_CSTAT_CMU_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CSTAT_QCH, QCH_CON_D_TZPC_CSTAT_QCH_ENABLE, QCH_CON_D_TZPC_CSTAT_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF0_CSISCSTAT_QCH, QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF1_CSISCSTAT_QCH, QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF2_CSISCSTAT_QCH, QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF3_CSISCSTAT_QCH, QCH_CON_LH_AST_MI_OTF3_CSISCSTAT_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF3_CSISCSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF3_CSISCSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CSTAT_QCH, QCH_CON_LH_AXI_SI_D_CSTAT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CSTAT_QCH, QCH_CON_PPMU_CSTAT_QCH_ENABLE, QCH_CON_PPMU_CSTAT_QCH_CLOCK_REQ, QCH_CON_PPMU_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_CSTAT_QCH, QCH_CON_SIPU_CSTAT_QCH_ENABLE, QCH_CON_SIPU_CSTAT_QCH_CLOCK_REQ, QCH_CON_SIPU_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_CSTAT_QCH_C2RD, QCH_CON_SIPU_CSTAT_QCH_C2RD_ENABLE, QCH_CON_SIPU_CSTAT_QCH_C2RD_CLOCK_REQ, QCH_CON_SIPU_CSTAT_QCH_C2RD_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIPU_CSTAT_QCH_C2DS, QCH_CON_SIPU_CSTAT_QCH_C2DS_ENABLE, QCH_CON_SIPU_CSTAT_QCH_C2DS_CLOCK_REQ, QCH_CON_SIPU_CSTAT_QCH_C2DS_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_CSTAT_QCH, QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CSTAT_QCH, QCH_CON_SLH_AXI_MI_P_CSTAT_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CSTAT_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSTAT_S0_QCH_S0, QCH_CON_SYSMMU_CSTAT_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSTAT_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSTAT_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_CSTAT_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_CSTAT_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_CSTAT_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_CSTAT_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CSTAT_QCH, QCH_CON_SYSREG_CSTAT_QCH_ENABLE, QCH_CON_SYSREG_CSTAT_QCH_CLOCK_REQ, QCH_CON_SYSREG_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_CSTAT0_QCH, QCH_CON_VGEN_LITE_CSTAT0_QCH_ENABLE, QCH_CON_VGEN_LITE_CSTAT0_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_CSTAT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_CSTAT1_QCH, QCH_CON_VGEN_LITE_CSTAT1_QCH_ENABLE, QCH_CON_VGEN_LITE_CSTAT1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_CSTAT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_CSSYS_ALIVE_QCH, QCH_CON_APBIF_CSSYS_ALIVE_QCH_ENABLE, QCH_CON_APBIF_CSSYS_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_CSSYS_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_S2D_DBGCORE_QCH, QCH_CON_APBIF_S2D_DBGCORE_QCH_ENABLE, QCH_CON_APBIF_S2D_DBGCORE_QCH_CLOCK_REQ, QCH_CON_APBIF_S2D_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DBGCORE_CMU_DBGCORE_QCH, QCH_CON_DBGCORE_CMU_DBGCORE_QCH_ENABLE, QCH_CON_DBGCORE_CMU_DBGCORE_QCH_CLOCK_REQ, QCH_CON_DBGCORE_CMU_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DBGCORE_QCH, QCH_CON_D_TZPC_DBGCORE_QCH_ENABLE, QCH_CON_D_TZPC_DBGCORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_DBG, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_GREBE, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_APM_INT_QCH, QCH_CON_LH_AXI_MI_P_APM_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_APM_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_APM_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_DBGCORE_INT_QCH, QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_DBGCORE_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MDIS_DBGCORE_QCH, QCH_CON_MDIS_DBGCORE_QCH_ENABLE, QCH_CON_MDIS_DBGCORE_QCH_CLOCK_REQ, QCH_CON_MDIS_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MDIS_DBGCORE_QCH_OSC, QCH_CON_MDIS_DBGCORE_QCH_OSC_ENABLE, QCH_CON_MDIS_DBGCORE_QCH_OSC_CLOCK_REQ, QCH_CON_MDIS_DBGCORE_QCH_OSC_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_DBGCORE_GREBE_QCH, QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH, QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_ALIVECPUCL0_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_G_ALIVEMIF_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DBGCORE_QCH, QCH_CON_SYSREG_DBGCORE_QCH_ENABLE, QCH_CON_SYSREG_DBGCORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DBGCORE_CORE_QCH, QCH_CON_SYSREG_DBGCORE_CORE_QCH_ENABLE, QCH_CON_SYSREG_DBGCORE_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_DBGCORE_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_DBGCORE_QCH, QCH_CON_WDT_DBGCORE_QCH_ENABLE, QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ, QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_DAP_DNC_QCH, DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE, DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ, DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DNC_CMU_DNC_QCH, QCH_CON_DNC_CMU_DNC_QCH_ENABLE, QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DNC_QCH, QCH_CON_D_TZPC_DNC_QCH_ENABLE, QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_DNC_QCH_PCLK, QCH_CON_HTU_DNC_QCH_PCLK_ENABLE, QCH_CON_HTU_DNC_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_DNC_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_DNC_QCH_CLK, QCH_CON_HTU_DNC_QCH_CLK_ENABLE, QCH_CON_HTU_DNC_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_DNC_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DNC_QCH, QCH_CON_IP_DNC_QCH_ENABLE, QCH_CON_IP_DNC_QCH_CLOCK_REQ, QCH_CON_IP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_DSP_DNC_QCH, QCH_CON_LH_AXI_MI_D_CTRL_DSP_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_DSP_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH, QCH_CON_LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH, QCH_CON_LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DRAM_DSP_DNC_QCH, QCH_CON_LH_AXI_MI_D_DRAM_DSP_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DRAM_DSP_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH, QCH_CON_LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH, QCH_CON_LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MMU_SDMA0_DNC_QCH, QCH_CON_LH_AXI_MI_D_MMU_SDMA0_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MMU_SDMA0_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MMU_SDMA0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MMU_SDMA1_DNC_QCH, QCH_CON_LH_AXI_MI_D_MMU_SDMA1_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MMU_SDMA1_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MMU_SDMA1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MMU_SDMA2_DNC_QCH, QCH_CON_LH_AXI_MI_D_MMU_SDMA2_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MMU_SDMA2_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MMU_SDMA2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MMU_SDMA3_DNC_QCH, QCH_CON_LH_AXI_MI_D_MMU_SDMA3_DNC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MMU_SDMA3_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MMU_SDMA3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_IPDNC_INT_QCH, QCH_CON_LH_AXI_MI_IPDNC_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_IPDNC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_IPDNC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_DNC_DSP_QCH, QCH_CON_LH_AXI_SI_D_CTRL_DNC_DSP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_DNC_DSP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_DNC_SDMA_QCH, QCH_CON_LH_AXI_SI_D_CTRL_DNC_SDMA_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_SRAM_DNC_SDMA_QCH, QCH_CON_LH_AXI_SI_D_SRAM_DNC_SDMA_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_SRAM_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_IPDNC_INT_QCH, QCH_CON_LH_AXI_SI_IPDNC_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_IPDNC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_IPDNC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D0_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D1_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D2_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D2_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D2_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D2_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D3_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_D3_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D3_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D3_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC0_QCH, QCH_CON_PPMU_DNC0_QCH_ENABLE, QCH_CON_PPMU_DNC0_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC1_QCH, QCH_CON_PPMU_DNC1_QCH_ENABLE, QCH_CON_PPMU_DNC1_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC2_QCH, QCH_CON_PPMU_DNC2_QCH_ENABLE, QCH_CON_PPMU_DNC2_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DNC3_QCH, QCH_CON_PPMU_DNC3_QCH_ENABLE, QCH_CON_PPMU_DNC3_QCH_CLOCK_REQ, QCH_CON_PPMU_DNC3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IPDNC_QCH, QCH_CON_PPMU_IPDNC_QCH_ENABLE, QCH_CON_PPMU_IPDNC_QCH_CLOCK_REQ, QCH_CON_PPMU_IPDNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2PC_DNC_QCH, QCH_CON_S2PC_DNC_QCH_ENABLE, QCH_CON_S2PC_DNC_QCH_CLOCK_REQ, QCH_CON_S2PC_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_DNC_QCH, QCH_CON_SIU_G_PPMU_DNC_QCH_ENABLE, QCH_CON_SIU_G_PPMU_DNC_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_DNC_QCH, QCH_CON_SLH_AST_SI_G_PPMU_DNC_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVE_DNC_QCH, QCH_CON_SLH_AXI_MI_P_ALIVE_DNC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVE_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVE_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DNC_QCH, QCH_CON_SLH_AXI_MI_P_DNC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNC_DSP_QCH, QCH_CON_SLH_AXI_SI_P_DNC_DSP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNC_DSP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNC_GNPU0_QCH, QCH_CON_SLH_AXI_SI_P_DNC_GNPU0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNC_GNPU0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNC_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNC_GNPU1_QCH, QCH_CON_SLH_AXI_SI_P_DNC_GNPU1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNC_GNPU1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNC_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNC_SDMA_QCH, QCH_CON_SLH_AXI_SI_P_DNC_SDMA_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S0_QCH_S0, QCH_CON_SYSMMU_DNC_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_DNC_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_DNC_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S0_PMMU2_QCH_S0, QCH_CON_SYSMMU_DNC_S0_PMMU2_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S0_PMMU2_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S0_PMMU2_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S0_PMMU3_QCH_S0, QCH_CON_SYSMMU_DNC_S0_PMMU3_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S0_PMMU3_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S0_PMMU3_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S1_QCH_S0, QCH_CON_SYSMMU_DNC_S1_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DNC_S1_PMMU0_QCH_S0, QCH_CON_SYSMMU_DNC_S1_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DNC_S1_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DNC_S1_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DNC_QCH, QCH_CON_SYSREG_DNC_QCH_ENABLE, QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_DNC_QCH, QCH_CON_TREX_D_DNC_QCH_ENABLE, QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ, QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_DNC_QCH, QCH_CON_VGEN_DNC_QCH_ENABLE, QCH_CON_VGEN_DNC_QCH_CLOCK_REQ, QCH_CON_VGEN_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_DNC_QCH, QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_DECON, QCH_CON_DPUB_QCH_DECON_ENABLE, QCH_CON_DPUB_QCH_DECON_CLOCK_REQ, QCH_CON_DPUB_QCH_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_ALV_DSIM0, QCH_CON_DPUB_QCH_ALV_DSIM0_ENABLE, QCH_CON_DPUB_QCH_ALV_DSIM0_CLOCK_REQ, QCH_CON_DPUB_QCH_ALV_DSIM0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_ALV_DSIM1, QCH_CON_DPUB_QCH_ALV_DSIM1_ENABLE, QCH_CON_DPUB_QCH_ALV_DSIM1_CLOCK_REQ, QCH_CON_DPUB_QCH_ALV_DSIM1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_ALV_DSIM2, QCH_CON_DPUB_QCH_ALV_DSIM2_ENABLE, QCH_CON_DPUB_QCH_ALV_DSIM2_CLOCK_REQ, QCH_CON_DPUB_QCH_ALV_DSIM2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_OSC_DSIM0, QCH_CON_DPUB_QCH_OSC_DSIM0_ENABLE, QCH_CON_DPUB_QCH_OSC_DSIM0_CLOCK_REQ, QCH_CON_DPUB_QCH_OSC_DSIM0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_OSC_DSIM1, QCH_CON_DPUB_QCH_OSC_DSIM1_ENABLE, QCH_CON_DPUB_QCH_OSC_DSIM1_CLOCK_REQ, QCH_CON_DPUB_QCH_OSC_DSIM1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_QCH_OSC_DSIM2, QCH_CON_DPUB_QCH_OSC_DSIM2_ENABLE, QCH_CON_DPUB_QCH_OSC_DSIM2_CLOCK_REQ, QCH_CON_DPUB_QCH_OSC_DSIM2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUB_CMU_DPUB_QCH, QCH_CON_DPUB_CMU_DPUB_QCH_ENABLE, QCH_CON_DPUB_CMU_DPUB_QCH_CLOCK_REQ, QCH_CON_DPUB_CMU_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUB_QCH, QCH_CON_D_TZPC_DPUB_QCH_ENABLE, QCH_CON_D_TZPC_DPUB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_DPUB_QCH, QCH_CON_ECU_DPUB_QCH_ENABLE, QCH_CON_ECU_DPUB_QCH_CLOCK_REQ, QCH_CON_ECU_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUB_QCH, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUB_QCH, QCH_CON_SYSREG_DPUB_QCH_ENABLE, QCH_CON_SYSREG_DPUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_QCH_DPUF, QCH_CON_DPUF0_QCH_DPUF_ENABLE, QCH_CON_DPUF0_QCH_DPUF_CLOCK_REQ, QCH_CON_DPUF0_QCH_DPUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_QCH_VOTF, QCH_CON_DPUF0_QCH_VOTF_ENABLE, QCH_CON_DPUF0_QCH_VOTF_CLOCK_REQ, QCH_CON_DPUF0_QCH_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_QCH_SRAMC, QCH_CON_DPUF0_QCH_SRAMC_ENABLE, QCH_CON_DPUF0_QCH_SRAMC_CLOCK_REQ, QCH_CON_DPUF0_QCH_SRAMC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF0_CMU_DPUF0_QCH, QCH_CON_DPUF0_CMU_DPUF0_QCH_ENABLE, QCH_CON_DPUF0_CMU_DPUF0_QCH_CLOCK_REQ, QCH_CON_DPUF0_CMU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUF0_QCH, QCH_CON_D_TZPC_DPUF0_QCH_ENABLE, QCH_CON_D_TZPC_DPUF0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_DPUF0_QCH, QCH_CON_ECU_DPUF0_QCH_ENABLE, QCH_CON_ECU_DPUF0_QCH_CLOCK_REQ, QCH_CON_ECU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_DPUF1DPUF0_QCH, QCH_CON_LH_AXI_MI_D0_DPUF1DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_DPUF1DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_DPUF1DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_DPUF1DPUF0_QCH, QCH_CON_LH_AXI_MI_D1_DPUF1DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_DPUF1DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_DPUF1DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_DPUF0_QCH, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_DPUF0_QCH, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUF0_QCH, QCH_CON_PPMU_D0_DPUF0_QCH_ENABLE, QCH_CON_PPMU_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_DPUF1_QCH, QCH_CON_PPMU_D0_DPUF1_QCH_ENABLE, QCH_CON_PPMU_D0_DPUF1_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUF0_QCH, QCH_CON_PPMU_D1_DPUF0_QCH_ENABLE, QCH_CON_PPMU_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_DPUF1_QCH, QCH_CON_PPMU_D1_DPUF1_QCH_ENABLE, QCH_CON_PPMU_D1_DPUF1_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_DPUF0_QCH, QCH_CON_SIU_DPUF0_QCH_ENABLE, QCH_CON_SIU_DPUF0_QCH_CLOCK_REQ, QCH_CON_SIU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_DPUF0_QCH, QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUF0_QCH, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUF0DPUF1_QCH, QCH_CON_SLH_AXI_SI_P_DPUF0DPUF1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUF0DPUF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUF0DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S0_QCH_S0, QCH_CON_SYSMMU_DPUF_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_DPUF_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_DPUF_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S1_QCH_S0, QCH_CON_SYSMMU_DPUF_S1_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S1_PMMU0_QCH_S0, QCH_CON_SYSMMU_DPUF_S1_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S1_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S1_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_DPUF_S1_PMMU1_QCH_S0, QCH_CON_SYSMMU_DPUF_S1_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_DPUF_S1_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_DPUF_S1_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUF0_QCH, QCH_CON_SYSREG_DPUF0_QCH_ENABLE, QCH_CON_SYSREG_DPUF0_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_QCH_DPUF, QCH_CON_DPUF1_QCH_DPUF_ENABLE, QCH_CON_DPUF1_QCH_DPUF_CLOCK_REQ, QCH_CON_DPUF1_QCH_DPUF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_QCH_VOTF, QCH_CON_DPUF1_QCH_VOTF_ENABLE, QCH_CON_DPUF1_QCH_VOTF_CLOCK_REQ, QCH_CON_DPUF1_QCH_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_QCH_SRAMC, QCH_CON_DPUF1_QCH_SRAMC_ENABLE, QCH_CON_DPUF1_QCH_SRAMC_CLOCK_REQ, QCH_CON_DPUF1_QCH_SRAMC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPUF1_CMU_DPUF1_QCH, QCH_CON_DPUF1_CMU_DPUF1_QCH_ENABLE, QCH_CON_DPUF1_CMU_DPUF1_QCH_CLOCK_REQ, QCH_CON_DPUF1_CMU_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPUF1_QCH, QCH_CON_D_TZPC_DPUF1_QCH_ENABLE, QCH_CON_D_TZPC_DPUF1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_DPUF1_QCH, QCH_CON_ECU_DPUF1_QCH_ENABLE, QCH_CON_ECU_DPUF1_QCH_CLOCK_REQ, QCH_CON_ECU_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_DPUF1DPUF0_QCH, QCH_CON_LH_AXI_SI_D0_DPUF1DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_DPUF1DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_DPUF1DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_DPUF1DPUF0_QCH, QCH_CON_LH_AXI_SI_D1_DPUF1DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_DPUF1DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_DPUF1DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DPUF0DPUF1_QCH, QCH_CON_SLH_AXI_MI_P_DPUF0DPUF1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DPUF0DPUF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DPUF0DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPUF1_QCH, QCH_CON_SYSREG_DPUF1_QCH_ENABLE, QCH_CON_SYSREG_DPUF1_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPUF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DSP_CMU_DSP_QCH, QCH_CON_DSP_CMU_DSP_QCH_ENABLE, QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ, QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DSP_QCH, QCH_CON_D_TZPC_DSP_QCH_ENABLE, QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_DSP_QCH, QCH_CON_IP_DSP_QCH_ENABLE, QCH_CON_IP_DSP_QCH_CLOCK_REQ, QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_DSP_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_DSP_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_DSP_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_DNC_DSP_QCH, QCH_CON_LH_AXI_MI_D_CTRL_DNC_DSP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_DNC_DSP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_SRAM_SDMA_DSP_QCH, QCH_CON_LH_AXI_MI_D_SRAM_SDMA_DSP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_SRAM_SDMA_DSP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_DSP_DNC_QCH, QCH_CON_LH_AXI_SI_D_CTRL_DSP_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_DSP_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_DRAM_DSP_DNC_QCH, QCH_CON_LH_AXI_SI_D_DRAM_DSP_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_DRAM_DSP_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DNC_DSP_QCH, QCH_CON_SLH_AXI_MI_P_DNC_DSP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DNC_DSP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DNC_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DSP_QCH, QCH_CON_SYSREG_DSP_QCH_ENABLE, QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ, QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PDBGCLK, QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, QCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PPUCLK, QCH_CON_CLUSTER0_QCH_PPUCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PPUCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PPUCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GIC, QCH_CON_CLUSTER0_QCH_GIC_ENABLE, QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_DSU_CMUREF_QCH, DMYQCH_CON_CMU_DSU_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_DSU_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_DSU_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DSU_CMU_DSU_QCH, QCH_CON_DSU_CMU_DSU_QCH_ENABLE, QCH_CON_DSU_CMU_DSU_QCH_CLOCK_REQ, QCH_CON_DSU_CMU_DSU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_DSU_QCH_PCLK, QCH_CON_HTU_DSU_QCH_PCLK_ENABLE, QCH_CON_HTU_DSU_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_DSU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_DSU_QCH_CLK, QCH_CON_HTU_DSU_QCH_CLK_ENABLE, QCH_CON_HTU_DSU_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_DSU_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_ACP_QCH, QCH_CON_LH_ACEL_MI_D0_ACP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_ACP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_ACP_QCH, QCH_CON_LH_ACEL_MI_D1_ACP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_ACP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH, QCH_CON_LH_AST_MI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_MI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH, QCH_CON_LH_AST_SI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_CLUSTER0_INT_QCH, QCH_CON_LH_ATB_SI_T_CLUSTER0_INT_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_CLUSTER0_INT_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_CLUSTER0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_UTILITY_INT_QCH, QCH_CON_LH_AXI_MI_P_UTILITY_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_UTILITY_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_UTILITY_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_UTILITY_INT_QCH, QCH_CON_LH_AXI_SI_P_UTILITY_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_UTILITY_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_UTILITY_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_CHI_SI_D0_CLUSTER0_QCH, QCH_CON_LH_CHI_SI_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LH_CHI_SI_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_CHI_SI_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_CHI_SI_D1_CLUSTER0_QCH, QCH_CON_LH_CHI_SI_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LH_CHI_SI_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_CHI_SI_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRET_CLUSTER0_0_QCH, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_ENABLE, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRET_CLUSTER0_1_QCH, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_ENABLE, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRET_CLUSTER0_2_QCH, QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH_ENABLE, QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRUN_CLUSTER0_0_QCH, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_ENABLE, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRUN_CLUSTER0_1_QCH, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_ENABLE, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_INSTRRUN_CLUSTER0_2_QCH, QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH_ENABLE, QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH_CLOCK_REQ, QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_ACLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_ACLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_ACLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_ACLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_ATCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_ATCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_ATCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_ATCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_GICCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_GICCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_GICCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_GICCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_MPACTCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_MPACTCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_MPACTCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_MPACTCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_PCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_PCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_PCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_PCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_PERIPHCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_PPUCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_PPUCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_PPUCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_PPUCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_CLUSTER_SCLK_QCH, QCH_CON_RSTNSYNC_CLK_CLUSTER_SCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_CLUSTER_SCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_CLUSTER_SCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_DSU_HTU_QCH, QCH_CON_RSTNSYNC_SR_CLK_DSU_HTU_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_DSU_HTU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_DSU_HTU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ALIVECPUCL0_PPU_QCH, QCH_CON_SLH_AXI_MI_P_ALIVECPUCL0_PPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ALIVECPUCL0_PPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ALIVECPUCL0_PPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH, QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BG3D_PWRCTL_QCH, DMYQCH_CON_BG3D_PWRCTL_QCH_ENABLE, DMYQCH_CON_BG3D_PWRCTL_QCH_CLOCK_REQ, DMYQCH_CON_BG3D_PWRCTL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CFM_G3D_QCH, QCH_CON_CFM_G3D_QCH_ENABLE, QCH_CON_CFM_G3D_QCH_CLOCK_REQ, QCH_CON_CFM_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_G3D_INT_QCH, QCH_CON_LH_AXI_SI_P_G3D_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_G3D_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_G3D_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_G3D_QCH, QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_APBIF_G3D_QCH, QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADD_G3D_QCH, DMYQCH_CON_ADD_G3D_QCH_ENABLE, DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_DAP_G_G3D_QCH, DMYQCH_CON_ADM_DAP_G_G3D_QCH_ENABLE, DMYQCH_CON_ADM_DAP_G_G3D_QCH_CLOCK_REQ, DMYQCH_CON_ADM_DAP_G_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D0_G3D, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D1_G3D, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D2_G3D, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_LH_D3_G3D, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASB_G3D_QCH_S_LH_P_G3D, QCH_CON_ASB_G3D_QCH_S_LH_P_G3D_ENABLE, QCH_CON_ASB_G3D_QCH_S_LH_P_G3D_CLOCK_REQ, QCH_CON_ASB_G3D_QCH_S_LH_P_G3D_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_DDC_G3D_QCH, QCH_CON_BUSIF_DDC_G3D_QCH_ENABLE, QCH_CON_BUSIF_DDC_G3D_QCH_CLOCK_REQ, QCH_CON_BUSIF_DDC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_G3D_QCH, QCH_CON_ECU_G3D_QCH_ENABLE, QCH_CON_ECU_G3D_QCH_CLOCK_REQ, QCH_CON_ECU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3DCORE_CMU_G3DCORE_QCH, QCH_CON_G3DCORE_CMU_G3DCORE_QCH_ENABLE, QCH_CON_G3DCORE_CMU_G3DCORE_QCH_CLOCK_REQ, QCH_CON_G3DCORE_CMU_G3DCORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH_CLK, DMYQCH_CON_GPU_QCH_CLK_ENABLE, DMYQCH_CON_GPU_QCH_CLK_CLOCK_REQ, DMYQCH_CON_GPU_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH_PCLK, DMYQCH_CON_GPU_QCH_PCLK_ENABLE, DMYQCH_CON_GPU_QCH_PCLK_CLOCK_REQ, DMYQCH_CON_GPU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_G3D_QCH_PCLK, QCH_CON_HTU_G3D_QCH_PCLK_ENABLE, QCH_CON_HTU_G3D_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_G3D_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_G3D_QCH_CLK, QCH_CON_HTU_G3D_QCH_CLK_ENABLE, QCH_CON_HTU_G3D_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_G3D_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_DDCG3D_QCH, QCH_CON_LH_ATB_SI_T_DDCG3D_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_DDCG3D_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_DDCG3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3DCORE_FREE_OSCCLK_QCH, QCH_CON_RSTNSYNC_CLK_G3DCORE_FREE_OSCCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3DCORE_FREE_OSCCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3DCORE_FREE_OSCCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3DCORE_NOCP_QCH, QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_G3D_POWERIP_QCH, QCH_CON_RSTNSYNC_CLK_G3D_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_G3D_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_G3D_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_G3DCORE_FREE_OSCCLK_QCH, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_FREE_OSCCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_FREE_OSCCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_FREE_OSCCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_G3D_POWERIP_QCH, QCH_CON_RSTNSYNC_SR_CLK_G3D_POWERIP_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_G3D_POWERIP_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_G3D_POWERIP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(STR_MUX_G3D_QCH_PCLK, QCH_CON_STR_MUX_G3D_QCH_PCLK_ENABLE, QCH_CON_STR_MUX_G3D_QCH_PCLK_CLOCK_REQ, QCH_CON_STR_MUX_G3D_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(STR_MUX_G3D_QCH_STR, QCH_CON_STR_MUX_G3D_QCH_STR_ENABLE, QCH_CON_STR_MUX_G3D_QCH_STR_CLOCK_REQ, QCH_CON_STR_MUX_G3D_QCH_STR_IGNORE_FORCE_PM_EN),
	CLK_QCH(STR_MUX_G3D_QCH_CORE, QCH_CON_STR_MUX_G3D_QCH_CORE_ENABLE, QCH_CON_STR_MUX_G3D_QCH_CORE_CLOCK_REQ, QCH_CON_STR_MUX_G3D_QCH_CORE_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DDD_CTRL_CORE__G3D_QCH, QCH_CON_U_DDD_CTRL_CORE__G3D_QCH_ENABLE, QCH_CON_U_DDD_CTRL_CORE__G3D_QCH_CLOCK_REQ, QCH_CON_U_DDD_CTRL_CORE__G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_GCPM_G3D_QCH, QCH_CON_U_GCPM_G3D_QCH_ENABLE, QCH_CON_U_GCPM_G3D_QCH_CLOCK_REQ, QCH_CON_U_GCPM_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_GNPU_QCH, QCH_CON_D_TZPC_GNPU_QCH_ENABLE, QCH_CON_D_TZPC_GNPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GNPU_CMU_GNPU_QCH, QCH_CON_GNPU_CMU_GNPU_QCH_ENABLE, QCH_CON_GNPU_CMU_GNPU_QCH_CLOCK_REQ, QCH_CON_GNPU_CMU_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_GNPU_QCH_CLK, QCH_CON_HTU_GNPU_QCH_CLK_ENABLE, QCH_CON_HTU_GNPU_QCH_CLK_CLOCK_REQ, QCH_CON_HTU_GNPU_QCH_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(HTU_GNPU_QCH_PCLK, QCH_CON_HTU_GNPU_QCH_PCLK_ENABLE, QCH_CON_HTU_GNPU_QCH_PCLK_CLOCK_REQ, QCH_CON_HTU_GNPU_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_NPUCORE_QCH_CORE, QCH_CON_IP_NPUCORE_QCH_CORE_ENABLE, QCH_CON_IP_NPUCORE_QCH_CORE_CLOCK_REQ, QCH_CON_IP_NPUCORE_QCH_CORE_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH, QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_DNC_GNPU_QCH, QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_CTRL_GNPU_DNC_QCH, QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_DRAM_GNPU_DNC_QCH, QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DNC_GNPU_QCH, QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_GNPU_QCH, QCH_CON_SYSREG_GNPU_QCH_ENABLE, QCH_CON_SYSREG_GNPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_GNPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GNSS_CMU_GNSS_QCH, QCH_CON_GNSS_CMU_GNSS_QCH_ENABLE, QCH_CON_GNSS_CMU_GNSS_QCH_CLOCK_REQ, QCH_CON_GNSS_CMU_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_OSC_CLK, QCH_CON_DP_LINK_QCH_OSC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_OSC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_OSC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_PCLK, QCH_CON_DP_LINK_QCH_PCLK_ENABLE, QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DP_LINK_QCH_GTC_CLK, QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI0_QCH, QCH_CON_D_TZPC_HSI0_QCH_ENABLE, QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_HSI0_QCH, QCH_CON_ECU_HSI0_QCH_ENABLE, QCH_CON_ECU_HSI0_QCH_CLOCK_REQ, QCH_CON_ECU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI0_CMU_HSI0_QCH, QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI0_BUS1_QCH, QCH_CON_PPMU_HSI0_BUS1_QCH_ENABLE, QCH_CON_PPMU_HSI0_BUS1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI0_BUS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_HSI0_S0_QCH, QCH_CON_S2MPU_HSI0_S0_QCH_ENABLE, QCH_CON_S2MPU_HSI0_S0_QCH_CLOCK_REQ, QCH_CON_S2MPU_HSI0_S0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_HSI0_S0_PMMU0_QCH, QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH_ENABLE, QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH_CLOCK_REQ, QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2PC_HSI0_QCH, QCH_CON_S2PC_HSI0_QCH_ENABLE, QCH_CON_S2PC_HSI0_QCH_CLOCK_REQ, QCH_CON_S2PC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_ACEL_SI_D_HSI0_QCH, QCH_CON_SLH_ACEL_SI_D_HSI0_QCH_ENABLE, QCH_CON_SLH_ACEL_SI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_ACEL_SI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_HSI0_QCH, QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_AUDHSI0_QCH, QCH_CON_SLH_AXI_MI_D_AUDHSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_AUDHSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_AUDHSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI0_QCH, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_HSI0AUD_QCH, QCH_CON_SLH_AXI_SI_D_HSI0AUD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_HSI0AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_HSI0AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPC_HSI0_QCH, QCH_CON_SPC_HSI0_QCH_ENABLE, QCH_CON_SPC_HSI0_QCH_CLOCK_REQ, QCH_CON_SPC_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI0_QCH, QCH_CON_SYSREG_HSI0_QCH_ENABLE, QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_SUBCTRL, QCH_CON_USB32DRD_QCH_S_SUBCTRL_ENABLE, QCH_CON_USB32DRD_QCH_S_SUBCTRL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_SUBCTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_LINK, QCH_CON_USB32DRD_QCH_S_LINK_ENABLE, QCH_CON_USB32DRD_QCH_S_LINK_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_CTRL, QCH_CON_USB32DRD_QCH_S_CTRL_ENABLE, QCH_CON_USB32DRD_QCH_S_CTRL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_TCA, QCH_CON_USB32DRD_QCH_S_TCA_ENABLE, QCH_CON_USB32DRD_QCH_S_TCA_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_TCA_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_EUSBCTL, QCH_CON_USB32DRD_QCH_S_EUSBCTL_ENABLE, QCH_CON_USB32DRD_QCH_S_EUSBCTL_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_EUSBCTL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_EUSBPHY, QCH_CON_USB32DRD_QCH_S_EUSBPHY_ENABLE, QCH_CON_USB32DRD_QCH_S_EUSBPHY_CLOCK_REQ, QCH_CON_USB32DRD_QCH_S_EUSBPHY_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB32DRD_QCH_S_REF, DMYQCH_CON_USB32DRD_QCH_S_REF_ENABLE, DMYQCH_CON_USB32DRD_QCH_S_REF_CLOCK_REQ, DMYQCH_CON_USB32DRD_QCH_S_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_HSI0_QCH, QCH_CON_VGEN_LITE_HSI0_QCH_ENABLE, QCH_CON_VGEN_LITE_HSI0_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI1_QCH, QCH_CON_D_TZPC_HSI1_QCH_ENABLE, QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_HSI1_QCH, QCH_CON_ECU_HSI1_QCH_ENABLE, QCH_CON_ECU_HSI1_QCH_CLOCK_REQ, QCH_CON_ECU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1_QCH, QCH_CON_GPIO_HSI1_QCH_ENABLE, QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI1_CMU_HSI1_QCH, QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_HSI1_QCH, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_AXI, QCH_CON_PCIE_GEN3_1L_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_PCS_APB, QCH_CON_PCIE_GEN3_1L_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_DBI, QCH_CON_PCIE_GEN3_1L_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_APB, QCH_CON_PCIE_GEN3_1L_QCH_APB_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_REF, DMYQCH_CON_PCIE_GEN3_1L_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN3_1L_QCH_REF_CLOCK_REQ, DMYQCH_CON_PCIE_GEN3_1L_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_S_IF, QCH_CON_PCIE_GEN3_1L_QCH_S_IF_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_S_IF_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_S_IF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_1L_QCH_UDBG_APB, QCH_CON_PCIE_GEN3_1L_QCH_UDBG_APB_ENABLE, QCH_CON_PCIE_GEN3_1L_QCH_UDBG_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_1L_QCH_UDBG_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_APB, QCH_CON_PCIE_GEN3_2L_QCH_APB_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_DBI, QCH_CON_PCIE_GEN3_2L_QCH_DBI_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_DBI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_DBI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_AXI, QCH_CON_PCIE_GEN3_2L_QCH_AXI_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_AXI_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_AXI_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_PCS_APB, QCH_CON_PCIE_GEN3_2L_QCH_PCS_APB_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_PCS_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_PCS_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_REF, DMYQCH_CON_PCIE_GEN3_2L_QCH_REF_ENABLE, DMYQCH_CON_PCIE_GEN3_2L_QCH_REF_CLOCK_REQ, DMYQCH_CON_PCIE_GEN3_2L_QCH_REF_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_UDBG_APB, QCH_CON_PCIE_GEN3_2L_QCH_UDBG_APB_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_UDBG_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_UDBG_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_GEN3_2L_QCH_PMA_APB, QCH_CON_PCIE_GEN3_2L_QCH_PMA_APB_ENABLE, QCH_CON_PCIE_GEN3_2L_QCH_PMA_APB_CLOCK_REQ, QCH_CON_PCIE_GEN3_2L_QCH_PMA_APB_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA__DEBUG_0_QCH, QCH_CON_PCIE_IA__DEBUG_0_QCH_ENABLE, QCH_CON_PCIE_IA__DEBUG_0_QCH_CLOCK_REQ, QCH_CON_PCIE_IA__DEBUG_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA__DEBUG_1_QCH, QCH_CON_PCIE_IA__DEBUG_1_QCH_ENABLE, QCH_CON_PCIE_IA__DEBUG_1_QCH_CLOCK_REQ, QCH_CON_PCIE_IA__DEBUG_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PCIE_IA__DEBUG_2_QCH, QCH_CON_PCIE_IA__DEBUG_2_QCH_ENABLE, QCH_CON_PCIE_IA__DEBUG_2_QCH_CLOCK_REQ, QCH_CON_PCIE_IA__DEBUG_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI1_QCH, QCH_CON_PPMU_HSI1_QCH_ENABLE, QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_HSI1_QCH, QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_HSI1_QCH, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_S0_QCH_S0, QCH_CON_SYSMMU_HSI1_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_HSI1_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_HSI1_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_HSI1_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_HSI1_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_HSI1_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI1_QCH, QCH_CON_SYSREG_HSI1_QCH_ENABLE, QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_HSI1_QCH, QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE, QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_ICPU_QCH, QCH_CON_D_TZPC_ICPU_QCH_ENABLE, QCH_CON_D_TZPC_ICPU_QCH_CLOCK_REQ, QCH_CON_D_TZPC_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_PERI, QCH_CON_ICPU_QCH_PERI_ENABLE, QCH_CON_ICPU_QCH_PERI_CLOCK_REQ, QCH_CON_ICPU_QCH_PERI_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_NEON, QCH_CON_ICPU_QCH_NEON_ENABLE, QCH_CON_ICPU_QCH_NEON_CLOCK_REQ, QCH_CON_ICPU_QCH_NEON_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_CPU0, QCH_CON_ICPU_QCH_CPU0_ENABLE, QCH_CON_ICPU_QCH_CPU0_CLOCK_REQ, QCH_CON_ICPU_QCH_CPU0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_DAP, DMYQCH_CON_ICPU_QCH_DAP_ENABLE, DMYQCH_CON_ICPU_QCH_DAP_CLOCK_REQ, DMYQCH_CON_ICPU_QCH_DAP_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_CPU_SI, QCH_CON_ICPU_QCH_CPU_SI_ENABLE, QCH_CON_ICPU_QCH_CPU_SI_CLOCK_REQ, QCH_CON_ICPU_QCH_CPU_SI_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_QCH_PERI_MI, QCH_CON_ICPU_QCH_PERI_MI_ENABLE, QCH_CON_ICPU_QCH_PERI_MI_CLOCK_REQ, QCH_CON_ICPU_QCH_PERI_MI_IGNORE_FORCE_PM_EN),
	CLK_QCH(ICPU_CMU_ICPU_QCH, QCH_CON_ICPU_CMU_ICPU_QCH_ENABLE, QCH_CON_ICPU_CMU_ICPU_QCH_CLOCK_REQ, QCH_CON_ICPU_CMU_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_ICPU_QCH, QCH_CON_LH_ACEL_SI_D_ICPU_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_ICPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ICPU0_INT_QCH, QCH_CON_LH_AXI_MI_ICPU0_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_ICPU0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ICPU0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_ICPU1_INT_QCH, QCH_CON_LH_AXI_MI_ICPU1_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_ICPU1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_ICPU1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ICPU0_INT_QCH, QCH_CON_LH_AXI_SI_ICPU0_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_ICPU0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ICPU0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_ICPU1_INT_QCH, QCH_CON_LH_AXI_SI_ICPU1_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_ICPU1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_ICPU1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_ICPU_QCH, QCH_CON_PPMU_D_ICPU_QCH_ENABLE, QCH_CON_PPMU_D_ICPU_QCH_CLOCK_REQ, QCH_CON_PPMU_D_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ICPU_CORE_QCH, QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ICPU_CPUPO_QCH, QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_ICPU_CPU_DBG_QCH, QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_ICPU_QCH, QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_ICPU_QCH, QCH_CON_SLH_AXI_MI_P_ICPU_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_ICPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ICPU_S0_QCH_S0, QCH_CON_SYSMMU_ICPU_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_ICPU_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_ICPU_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_ICPU_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_ICPU_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_ICPU_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_ICPU_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_ICPU_QCH, QCH_CON_SYSREG_ICPU_QCH_ENABLE, QCH_CON_SYSREG_ICPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_ICPU_QCH, QCH_CON_VGEN_LITE_ICPU_QCH_ENABLE, QCH_CON_VGEN_LITE_ICPU_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_LME_QCH, QCH_CON_D_TZPC_LME_QCH_ENABLE, QCH_CON_D_TZPC_LME_QCH_CLOCK_REQ, QCH_CON_D_TZPC_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH, QCH_CON_GDC1_QCH_ENABLE, QCH_CON_GDC1_QCH_CLOCK_REQ, QCH_CON_GDC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_C2_M, QCH_CON_GDC1_QCH_C2_M_ENABLE, QCH_CON_GDC1_QCH_C2_M_CLOCK_REQ, QCH_CON_GDC1_QCH_C2_M_IGNORE_FORCE_PM_EN),
	CLK_QCH(GDC1_QCH_C2_S, QCH_CON_GDC1_QCH_C2_S_ENABLE, QCH_CON_GDC1_QCH_C2_S_CLOCK_REQ, QCH_CON_GDC1_QCH_C2_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_LME_QCH, QCH_CON_LH_ACEL_SI_D0_LME_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_LME_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_LME_QCH, QCH_CON_LH_ACEL_SI_D1_LME_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_LME_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF0_LMEMFC_QCH, QCH_CON_LH_AST_SI_OTF0_LMEMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF0_LMEMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF0_LMEMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF1_LMEMFC_QCH, QCH_CON_LH_AST_SI_OTF1_LMEMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF1_LMEMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF1_LMEMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_LME_QCH, QCH_CON_LH_AXI_SI_D2_LME_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_LME_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LME_QCH_0, QCH_CON_LME_QCH_0_ENABLE, QCH_CON_LME_QCH_0_CLOCK_REQ, QCH_CON_LME_QCH_0_IGNORE_FORCE_PM_EN),
	CLK_QCH(LME_CMU_LME_QCH, QCH_CON_LME_CMU_LME_QCH_ENABLE, QCH_CON_LME_CMU_LME_QCH_CLOCK_REQ, QCH_CON_LME_CMU_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_LME_QCH, QCH_CON_PPMU_D1_LME_QCH_ENABLE, QCH_CON_PPMU_D1_LME_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_LME_QCH, QCH_CON_PPMU_D2_LME_QCH_ENABLE, QCH_CON_PPMU_D2_LME_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_LME_QCH, QCH_CON_SIU_G_PPMU_LME_QCH_ENABLE, QCH_CON_SIU_G_PPMU_LME_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_LME_QCH, QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_LME_QCH, QCH_CON_SLH_AXI_MI_P_LME_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_LME_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_LME_S0_QCH_S0, QCH_CON_SYSMMU_LME_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_LME_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_LME_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_LME_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_LME_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_LME_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_LME_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_LME_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_LME_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_LME_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_LME_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_LME_QCH, QCH_CON_SYSREG_LME_QCH_ENABLE, QCH_CON_SYSREG_LME_QCH_CLOCK_REQ, QCH_CON_SYSREG_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_LME1_QCH, QCH_CON_VGEN_LITE_LME1_QCH_ENABLE, QCH_CON_VGEN_LITE_LME1_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_LME1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_M2M_QCH, QCH_CON_D_TZPC_M2M_QCH_ENABLE, QCH_CON_D_TZPC_M2M_QCH_CLOCK_REQ, QCH_CON_D_TZPC_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(FRC_MC_QCH, QCH_CON_FRC_MC_QCH_ENABLE, QCH_CON_FRC_MC_QCH_CLOCK_REQ, QCH_CON_FRC_MC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG0_QCH, QCH_CON_JPEG0_QCH_ENABLE, QCH_CON_JPEG0_QCH_CLOCK_REQ, QCH_CON_JPEG0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG1_QCH, QCH_CON_JPEG1_QCH_ENABLE, QCH_CON_JPEG1_QCH_CLOCK_REQ, QCH_CON_JPEG1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JSQZ_QCH, QCH_CON_JSQZ_QCH_ENABLE, QCH_CON_JSQZ_QCH_CLOCK_REQ, QCH_CON_JSQZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_M2M_QCH, QCH_CON_LH_ACEL_SI_D_M2M_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_M2M_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_JPEG0_INT_QCH, QCH_CON_LH_AXI_MI_JPEG0_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_JPEG0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_JPEG0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_JPEG1_INT_QCH, QCH_CON_LH_AXI_MI_JPEG1_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_JPEG1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_JPEG1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_JPEG0_INT_QCH, QCH_CON_LH_AXI_SI_JPEG0_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_JPEG0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_JPEG0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_JPEG1_INT_QCH, QCH_CON_LH_AXI_SI_JPEG1_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_JPEG1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_JPEG1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(M2M_QCH, QCH_CON_M2M_QCH_ENABLE, QCH_CON_M2M_QCH_CLOCK_REQ, QCH_CON_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(M2M_QCH_VOTF, QCH_CON_M2M_QCH_VOTF_ENABLE, QCH_CON_M2M_QCH_VOTF_CLOCK_REQ, QCH_CON_M2M_QCH_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(M2M_CMU_M2M_QCH, QCH_CON_M2M_CMU_M2M_QCH_ENABLE, QCH_CON_M2M_CMU_M2M_QCH_CLOCK_REQ, QCH_CON_M2M_CMU_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_M2M_QCH, QCH_CON_PPMU_D_M2M_QCH_ENABLE, QCH_CON_PPMU_D_M2M_QCH_CLOCK_REQ, QCH_CON_PPMU_D_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_FRC_MC_QCH, QCH_CON_QE_FRC_MC_QCH_ENABLE, QCH_CON_QE_FRC_MC_QCH_CLOCK_REQ, QCH_CON_QE_FRC_MC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JPEG0_QCH, QCH_CON_QE_JPEG0_QCH_ENABLE, QCH_CON_QE_JPEG0_QCH_CLOCK_REQ, QCH_CON_QE_JPEG0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JPEG1_QCH, QCH_CON_QE_JPEG1_QCH_ENABLE, QCH_CON_QE_JPEG1_QCH_CLOCK_REQ, QCH_CON_QE_JPEG1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_JSQZ_QCH, QCH_CON_QE_JSQZ_QCH_ENABLE, QCH_CON_QE_JSQZ_QCH_CLOCK_REQ, QCH_CON_QE_JSQZ_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_M2M_QCH, QCH_CON_QE_M2M_QCH_ENABLE, QCH_CON_QE_M2M_QCH_CLOCK_REQ, QCH_CON_QE_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_M2M_QCH, QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_M2M_QCH, QCH_CON_SLH_AXI_MI_P_M2M_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_M2M_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_M2M_S0_QCH_S0, QCH_CON_SYSMMU_M2M_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_M2M_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_M2M_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_M2M_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_M2M_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_M2M_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_M2M_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_M2M_QCH, QCH_CON_SYSREG_M2M_QCH_ENABLE, QCH_CON_SYSREG_M2M_QCH_CLOCK_REQ, QCH_CON_SYSREG_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_M2M_QCH, QCH_CON_VGEN_LITE_M2M_QCH_ENABLE, QCH_CON_VGEN_LITE_M2M_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCFP_QCH, QCH_CON_D_TZPC_MCFP_QCH_ENABLE, QCH_CON_D_TZPC_MCFP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_MCFP_QCH, QCH_CON_LH_ACEL_SI_D0_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D3_MCFP_QCH, QCH_CON_LH_ACEL_SI_D3_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D3_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D3_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D4_MCFP_QCH, QCH_CON_LH_ACEL_SI_D4_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_RGBPMCFP_QCH, QCH_CON_LH_AST_MI_OTF_RGBPMCFP_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_RGBPMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_RGBPMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_YUVPMCFP_QCH, QCH_CON_LH_AST_MI_OTF_YUVPMCFP_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_YUVPMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_YUVPMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_MCFPYUVP_QCH, QCH_CON_LH_AST_SI_OTF_MCFPYUVP_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_MCFPYUVP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_MCFPYUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D0_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D1_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D2_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D3_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D3_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D3_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D3_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D4_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D4_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D4_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D4_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D5_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D5_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D5_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D5_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D6_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D6_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D6_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D6_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D7_MCSCMCFP_QCH, QCH_CON_LH_AXI_MI_D7_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D7_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D7_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MCFP_QCH, QCH_CON_LH_AXI_SI_D1_MCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_MCFP_QCH, QCH_CON_LH_AXI_SI_D2_MCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCFP_QCH, QCH_CON_MCFP_QCH_ENABLE, QCH_CON_MCFP_QCH_CLOCK_REQ, QCH_CON_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCFP_CMU_MCFP_QCH, QCH_CON_MCFP_CMU_MCFP_QCH_ENABLE, QCH_CON_MCFP_CMU_MCFP_QCH_CLOCK_REQ, QCH_CON_MCFP_CMU_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MCFP_QCH, QCH_CON_PPMU_D0_MCFP_QCH_ENABLE, QCH_CON_PPMU_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MCFP_QCH, QCH_CON_PPMU_D1_MCFP_QCH_ENABLE, QCH_CON_PPMU_D1_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_MCFP_QCH, QCH_CON_PPMU_D2_MCFP_QCH_ENABLE, QCH_CON_PPMU_D2_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_MCFP_QCH, QCH_CON_PPMU_D3_MCFP_QCH_ENABLE, QCH_CON_PPMU_D3_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D4_MCFP_QCH, QCH_CON_PPMU_D4_MCFP_QCH_ENABLE, QCH_CON_PPMU_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_PPMU_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_MCFP_QCH, QCH_CON_SIU_G_PPMU_MCFP_QCH_ENABLE, QCH_CON_SIU_G_PPMU_MCFP_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_MCFP_QCH, QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MCFP_QCH, QCH_CON_SLH_AXI_MI_P_MCFP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MCFP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S0_QCH_S0, QCH_CON_SYSMMU_MCFP_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_MCFP_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_MCFP_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S1_QCH_S0, QCH_CON_SYSMMU_MCFP_S1_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S1_PMMU0_QCH_S0, QCH_CON_SYSMMU_MCFP_S1_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S1_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S1_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S1_PMMU1_QCH_S0, QCH_CON_SYSMMU_MCFP_S1_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S1_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S1_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MCFP_S1_PMMU2_QCH_S0, QCH_CON_SYSMMU_MCFP_S1_PMMU2_QCH_S0_ENABLE, QCH_CON_SYSMMU_MCFP_S1_PMMU2_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MCFP_S1_PMMU2_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCFP_QCH, QCH_CON_SYSREG_MCFP_QCH_ENABLE, QCH_CON_SYSREG_MCFP_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_D0_MCFP_QCH, QCH_CON_VGEN_LITE_D0_MCFP_QCH_ENABLE, QCH_CON_VGEN_LITE_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_D1_MCFP_QCH, QCH_CON_VGEN_LITE_D1_MCFP_QCH_ENABLE, QCH_CON_VGEN_LITE_D1_MCFP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_D1_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MCSC_QCH, QCH_CON_D_TZPC_MCSC_QCH_ENABLE, QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_YUVPMCSC_QCH, QCH_CON_LH_AST_MI_OTF_YUVPMCSC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_YUVPMCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_YUVPMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D0_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D1_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D2_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D2_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D2_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D2_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D3_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D3_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D3_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D3_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D4_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D4_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D4_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D4_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D5_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D5_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D5_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D5_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D6_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D6_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D6_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D6_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D7_MCSCMCFP_QCH, QCH_CON_LH_AXI_SI_D7_MCSCMCFP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D7_MCSCMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D7_MCSCMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH, QCH_CON_MCSC_QCH_ENABLE, QCH_CON_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2R, QCH_CON_MCSC_QCH_C2R_ENABLE, QCH_CON_MCSC_QCH_C2R_CLOCK_REQ, QCH_CON_MCSC_QCH_C2R_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH_C2W, QCH_CON_MCSC_QCH_C2W_ENABLE, QCH_CON_MCSC_QCH_C2W_CLOCK_REQ, QCH_CON_MCSC_QCH_C2W_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_CMU_MCSC_QCH, QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MCSC_QCH, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MCSC_QCH, QCH_CON_SYSREG_MCSC_QCH_ENABLE, QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MCSC_QCH, QCH_CON_VGEN_LITE_MCSC_QCH_ENABLE, QCH_CON_VGEN_LITE_MCSC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFC_QCH, QCH_CON_D_TZPC_MFC_QCH_ENABLE, QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_MFC_QCH, QCH_CON_ECU_MFC_QCH_ENABLE, QCH_CON_ECU_MFC_QCH_CLOCK_REQ, QCH_CON_ECU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF0_LMEMFC_QCH, QCH_CON_LH_AST_MI_OTF0_LMEMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF0_LMEMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF0_LMEMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF0_MFDMFC_QCH, QCH_CON_LH_AST_MI_OTF0_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF0_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF0_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF1_LMEMFC_QCH, QCH_CON_LH_AST_MI_OTF1_LMEMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF1_LMEMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF1_LMEMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF1_MFDMFC_QCH, QCH_CON_LH_AST_MI_OTF1_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF1_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF1_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF2_MFDMFC_QCH, QCH_CON_LH_AST_MI_OTF2_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF2_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF2_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF3_MFDMFC_QCH, QCH_CON_LH_AST_MI_OTF3_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF3_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF3_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF0_MFCMFD_QCH, QCH_CON_LH_AST_SI_OTF0_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF0_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF0_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF1_MFCMFD_QCH, QCH_CON_LH_AST_SI_OTF1_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF1_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF1_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF2_MFCMFD_QCH, QCH_CON_LH_AST_SI_OTF2_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF2_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF2_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF3_MFCMFD_QCH, QCH_CON_LH_AST_SI_OTF3_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF3_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF3_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC_QCH_MI, QCH_CON_LH_ATB_MFC_QCH_MI_ENABLE, QCH_CON_LH_ATB_MFC_QCH_MI_CLOCK_REQ, QCH_CON_LH_ATB_MFC_QCH_MI_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_MFC_QCH_SI, QCH_CON_LH_ATB_MFC_QCH_SI_ENABLE, QCH_CON_LH_ATB_MFC_QCH_SI_CLOCK_REQ, QCH_CON_LH_ATB_MFC_QCH_SI_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MFC_INT_QCH, QCH_CON_LH_AXI_MI_D_MFC_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MFC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MFC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MFC_QCH, QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MFC_QCH, QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MFC_INT_QCH, QCH_CON_LH_AXI_SI_D_MFC_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MFC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MFC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH_VOTF, QCH_CON_MFC_QCH_VOTF_ENABLE, QCH_CON_MFC_QCH_VOTF_CLOCK_REQ, QCH_CON_MFC_QCH_VOTF_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_CMU_MFC_QCH, QCH_CON_MFC_CMU_MFC_QCH_ENABLE, QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFC_QCH, QCH_CON_PPMU_D0_MFC_QCH_ENABLE, QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFC_QCH, QCH_CON_PPMU_D1_MFC_QCH_ENABLE, QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_WFD_QCH, QCH_CON_PPMU_D2_WFD_QCH_ENABLE, QCH_CON_PPMU_D2_WFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_WFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_MFC_QCH, QCH_CON_SIU_G_PPMU_MFC_QCH_ENABLE, QCH_CON_SIU_G_PPMU_MFC_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_MFC_QCH, QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MFC_QCH, QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC_S0_QCH_S0, QCH_CON_SYSMMU_MFC_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFC_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFC_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_MFC_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFC_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFC_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFC_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_MFC_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFC_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFC_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFC_QCH, QCH_CON_SYSREG_MFC_QCH_ENABLE, QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MFC_QCH, QCH_CON_VGEN_LITE_MFC_QCH_ENABLE, QCH_CON_VGEN_LITE_MFC_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WFD_QCH, QCH_CON_WFD_QCH_ENABLE, QCH_CON_WFD_QCH_CLOCK_REQ, QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFD_QCH, QCH_CON_D_TZPC_MFD_QCH_ENABLE, QCH_CON_D_TZPC_MFD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_MFD_QCH, QCH_CON_ECU_MFD_QCH_ENABLE, QCH_CON_ECU_MFD_QCH_CLOCK_REQ, QCH_CON_ECU_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF0_MFCMFD_QCH, QCH_CON_LH_AST_MI_OTF0_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF0_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF0_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF1_MFCMFD_QCH, QCH_CON_LH_AST_MI_OTF1_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF1_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF1_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF2_MFCMFD_QCH, QCH_CON_LH_AST_MI_OTF2_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF2_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF2_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF3_MFCMFD_QCH, QCH_CON_LH_AST_MI_OTF3_MFCMFD_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF3_MFCMFD_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF3_MFCMFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF0_MFDMFC_QCH, QCH_CON_LH_AST_SI_OTF0_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF0_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF0_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF1_MFDMFC_QCH, QCH_CON_LH_AST_SI_OTF1_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF1_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF1_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF2_MFDMFC_QCH, QCH_CON_LH_AST_SI_OTF2_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF2_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF2_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF3_MFDMFC_QCH, QCH_CON_LH_AST_SI_OTF3_MFDMFC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF3_MFDMFC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF3_MFDMFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MFD0_INT_QCH, QCH_CON_LH_AXI_MI_D_MFD0_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MFD0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MFD0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_MFD1_INT_QCH, QCH_CON_LH_AXI_MI_D_MFD1_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_MFD1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_MFD1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_MFD_QCH, QCH_CON_LH_AXI_SI_D0_MFD_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_MFD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_MFD_QCH, QCH_CON_LH_AXI_SI_D1_MFD_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_MFD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MFD0_INT_QCH, QCH_CON_LH_AXI_SI_D_MFD0_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MFD0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MFD0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MFD1_INT_QCH, QCH_CON_LH_AXI_SI_D_MFD1_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MFD1_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MFD1_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFD_QCH, QCH_CON_MFD_QCH_ENABLE, QCH_CON_MFD_QCH_CLOCK_REQ, QCH_CON_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFD_QCH_FG, QCH_CON_MFD_QCH_FG_ENABLE, QCH_CON_MFD_QCH_FG_CLOCK_REQ, QCH_CON_MFD_QCH_FG_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFD_CMU_MFD_QCH, QCH_CON_MFD_CMU_MFD_QCH_ENABLE, QCH_CON_MFD_CMU_MFD_QCH_CLOCK_REQ, QCH_CON_MFD_CMU_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_MFD_QCH, QCH_CON_PPMU_D0_MFD_QCH_ENABLE, QCH_CON_PPMU_D0_MFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_MFD_QCH, QCH_CON_PPMU_D1_MFD_QCH_ENABLE, QCH_CON_PPMU_D1_MFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D2_MFD_QCH, QCH_CON_PPMU_D2_MFD_QCH_ENABLE, QCH_CON_PPMU_D2_MFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D2_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D3_MFD_QCH, QCH_CON_PPMU_D3_MFD_QCH_ENABLE, QCH_CON_PPMU_D3_MFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D3_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_MFD_QCH, QCH_CON_SIU_G_PPMU_MFD_QCH_ENABLE, QCH_CON_SIU_G_PPMU_MFD_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_MFD_QCH, QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MFD_QCH, QCH_CON_SLH_AXI_MI_P_MFD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFD_S0_QCH_S0, QCH_CON_SYSMMU_MFD_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFD_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFD_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFD_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_MFD_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFD_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFD_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFD_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_MFD_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_MFD_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MFD_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFD_QCH, QCH_CON_SYSREG_MFD_QCH_ENABLE, QCH_CON_SYSREG_MFD_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MFD_QCH, QCH_CON_VGEN_LITE_MFD_QCH_ENABLE, QCH_CON_VGEN_LITE_MFD_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_MIF_QCH, QCH_CON_ECU_MIF_QCH_ENABLE, QCH_CON_ECU_MIF_QCH_CLOCK_REQ, QCH_CON_ECU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_DDRPHY_QCH, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_ENABLE, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_DDRPHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_DMC_QCH, QCH_CON_QCH_ADAPTER_DMC_QCH_ENABLE, QCH_CON_QCH_ADAPTER_DMC_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH, QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_MIF_QCH, QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPC_MIF_QCH, QCH_CON_SPC_MIF_QCH_ENABLE, QCH_CON_SPC_MIF_QCH_CLOCK_REQ, QCH_CON_SPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PRIVATE_MIF_QCH, QCH_CON_SYSREG_PRIVATE_MIF_QCH_ENABLE, QCH_CON_SYSREG_PRIVATE_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_PRIVATE_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_APM_QCH, QCH_CON_BAAW_APM_QCH_ENABLE, QCH_CON_BAAW_APM_QCH_CLOCK_REQ, QCH_CON_BAAW_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_CP_QCH, QCH_CON_BAAW_CP_QCH_ENABLE, QCH_CON_BAAW_CP_QCH_CLOCK_REQ, QCH_CON_BAAW_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_GNSS_QCH, QCH_CON_BAAW_P_GNSS_QCH_ENABLE, QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ, QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BDU_QCH, QCH_CON_BDU_QCH_ENABLE, QCH_CON_BDU_QCH_CLOCK_REQ, QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CACHEAID_NOCL0_QCH, QCH_CON_CACHEAID_NOCL0_QCH_ENABLE, QCH_CON_CACHEAID_NOCL0_QCH_CLOCK_REQ, QCH_CON_CACHEAID_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH, DMYQCH_CON_CCI_QCH_ENABLE, DMYQCH_CON_CCI_QCH_CLOCK_REQ, DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_QCH_S, QCH_CON_CCI_QCH_S_ENABLE, QCH_CON_CCI_QCH_S_CLOCK_REQ, QCH_CON_CCI_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL0_CMUREF_QCH, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL0_QCH, QCH_CON_D_TZPC_NOCL0_QCH_ENABLE, QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_NOCL0_QCH, QCH_CON_ECU_NOCL0_QCH_ENABLE, QCH_CON_ECU_NOCL0_QCH_CLOCK_REQ, QCH_CON_ECU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_G3D_QCH, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_G3D_QCH, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D2_G3D_QCH, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D3_G3D_QCH, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_AUD_QCH, QCH_CON_LH_ACEL_MI_D_AUD_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_SSP_QCH, QCH_CON_LH_ACEL_MI_D_SSP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_SSP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D0_ACP_QCH, QCH_CON_LH_ACEL_SI_D0_ACP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D0_ACP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D0_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D1_ACP_QCH, QCH_CON_LH_ACEL_SI_D1_ACP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D1_ACP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D1_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DEBUG_MUX_NOCL0_INT_QCH, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL0_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1A_QCH, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1B_QCH, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_NOCL1C_QCH, QCH_CON_LH_AST_MI_G_NOCL1C_QCH_ENABLE, QCH_CON_LH_AST_MI_G_NOCL1C_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_PPMU_P_CLUSTER0_INT_QCH, QCH_CON_LH_AST_MI_G_PPMU_P_CLUSTER0_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_PPMU_P_CLUSTER0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_PPMU_P_CLUSTER0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DEBUG_MUX_NOCL0_INT_QCH, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL0_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_PPMU_P_CLUSTER0_INT_QCH, QCH_CON_LH_AST_SI_G_PPMU_P_CLUSTER0_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_PPMU_P_CLUSTER0_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_PPMU_P_CLUSTER0_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ATB_SI_T_BDU_QCH, QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE, QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ, QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MODEM_QCH, QCH_CON_LH_AXI_MI_D1_MODEM_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MODEM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_APM_QCH, QCH_CON_LH_AXI_MI_D_APM_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_APM_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_G_CSSYS_QCH, QCH_CON_LH_AXI_MI_G_CSSYS_QCH_ENABLE, QCH_CON_LH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_CHI_MI_D0_CLUSTER0_QCH, QCH_CON_LH_CHI_MI_D0_CLUSTER0_QCH_ENABLE, QCH_CON_LH_CHI_MI_D0_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_CHI_MI_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_CHI_MI_D1_CLUSTER0_QCH, QCH_CON_LH_CHI_MI_D1_CLUSTER0_QCH_ENABLE, QCH_CON_LH_CHI_MI_D1_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_CHI_MI_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_NOCL1C_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D0_NOCL1C_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_NOCL1C_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_NOCL1C_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_NOCL1C_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D1_NOCL1C_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_NOCL1C_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_NOCL1C_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D_NOCL1B_NOCL0_QCH, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1C_QCH, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1C_QCH_ENABLE, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1C_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCIF_CMUTOPC_QCH, QCH_CON_NOCIF_CMUTOPC_QCH_ENABLE, QCH_CON_NOCIF_CMUTOPC_QCH_CLOCK_REQ, QCH_CON_NOCIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL0_CMU_NOCL0_QCH, QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE, QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PBHA_GEN_D0_MODEM_QCH, QCH_CON_PBHA_GEN_D0_MODEM_QCH_ENABLE, QCH_CON_PBHA_GEN_D0_MODEM_QCH_CLOCK_REQ, QCH_CON_PBHA_GEN_D0_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PBHA_GEN_D1_MODEM_QCH, QCH_CON_PBHA_GEN_D1_MODEM_QCH_ENABLE, QCH_CON_PBHA_GEN_D1_MODEM_QCH_CLOCK_REQ, QCH_CON_PBHA_GEN_D1_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPC_SCI_QCH, QCH_CON_PPC_SCI_QCH_ENABLE, QCH_CON_PPC_SCI_QCH_CLOCK_REQ, QCH_CON_PPC_SCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_APM_QCH, QCH_CON_PPMU_APM_QCH_ENABLE, QCH_CON_PPMU_APM_QCH_CLOCK_REQ, QCH_CON_PPMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_0_QCH, QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_CPUCL0_1_QCH, QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D0_QCH, QCH_CON_PPMU_G3D0_QCH_ENABLE, QCH_CON_PPMU_G3D0_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D1_QCH, QCH_CON_PPMU_G3D1_QCH_ENABLE, QCH_CON_PPMU_G3D1_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D2_QCH, QCH_CON_PPMU_G3D2_QCH_ENABLE, QCH_CON_PPMU_G3D2_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_G3D3_QCH, QCH_CON_PPMU_G3D3_QCH_ENABLE, QCH_CON_PPMU_G3D3_QCH_CLOCK_REQ, QCH_CON_PPMU_G3D3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_SYNC_GEN_QCH, DMYQCH_CON_PPMU_SYNC_GEN_QCH_ENABLE, DMYQCH_CON_PPMU_SYNC_GEN_QCH_CLOCK_REQ, DMYQCH_CON_PPMU_SYNC_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_D0_ACP_QCH, QCH_CON_PPMU_TREX_D0_ACP_QCH_ENABLE, QCH_CON_PPMU_TREX_D0_ACP_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_D0_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_D0_MODEM_QCH, QCH_CON_PPMU_TREX_D0_MODEM_QCH_ENABLE, QCH_CON_PPMU_TREX_D0_MODEM_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_D0_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_D1_ACP_QCH, QCH_CON_PPMU_TREX_D1_ACP_QCH_ENABLE, QCH_CON_PPMU_TREX_D1_ACP_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_D1_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_D1_MODEM_QCH, QCH_CON_PPMU_TREX_D1_MODEM_QCH_ENABLE, QCH_CON_PPMU_TREX_D1_MODEM_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_D1_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_D2_MODEM_QCH, QCH_CON_PPMU_TREX_D2_MODEM_QCH_ENABLE, QCH_CON_PPMU_TREX_D2_MODEM_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_D2_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_DP_NOCL0_QCH, QCH_CON_PPMU_TREX_DP_NOCL0_QCH_ENABLE, QCH_CON_PPMU_TREX_DP_NOCL0_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_DP_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_IRPS0_QCH, QCH_CON_PPMU_TREX_IRPS0_QCH_ENABLE, QCH_CON_PPMU_TREX_IRPS0_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_IRPS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_IRPS1_QCH, QCH_CON_PPMU_TREX_IRPS1_QCH_ENABLE, QCH_CON_PPMU_TREX_IRPS1_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_IRPS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_IRPS2_QCH, QCH_CON_PPMU_TREX_IRPS2_QCH_ENABLE, QCH_CON_PPMU_TREX_IRPS2_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_IRPS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_IRPS3_QCH, QCH_CON_PPMU_TREX_IRPS3_QCH_ENABLE, QCH_CON_PPMU_TREX_IRPS3_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_IRPS3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_P_CLUSTER0_QCH, QCH_CON_PPMU_TREX_P_CLUSTER0_QCH_ENABLE, QCH_CON_PPMU_TREX_P_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_P_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_SCI_CCM0_QCH, QCH_CON_PPMU_TREX_SCI_CCM0_QCH_ENABLE, QCH_CON_PPMU_TREX_SCI_CCM0_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_SCI_CCM0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_SCI_CCM1_QCH, QCH_CON_PPMU_TREX_SCI_CCM1_QCH_ENABLE, QCH_CON_PPMU_TREX_SCI_CCM1_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_SCI_CCM1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_TREX_SCI_IRPM_QCH, QCH_CON_PPMU_TREX_SCI_IRPM_QCH_ENABLE, QCH_CON_PPMU_TREX_SCI_IRPM_QCH_CLOCK_REQ, QCH_CON_PPMU_TREX_SCI_IRPM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_NOCL0_NOCD_CCI_QCH, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCD_CCI_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCD_CCI_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCD_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_NOCL0_NOCP_CCI_QCH, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCP_CCI_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCP_CCI_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_NOCL0_NOCP_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_NOCL0_NOCD_CCI_QCH, QCH_CON_RSTNSYNC_SR_CLK_NOCL0_NOCD_CCI_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_NOCL0_NOCD_CCI_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_NOCL0_NOCD_CCI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_ALIVE_S0_QCH_S0, QCH_CON_S2MPU_ALIVE_S0_QCH_S0_ENABLE, QCH_CON_S2MPU_ALIVE_S0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_ALIVE_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_ALIVE_S0_PMMU0_QCH_S0, QCH_CON_S2MPU_ALIVE_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_S2MPU_ALIVE_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_ALIVE_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_G3D_S0_QCH_S0, QCH_CON_S2MPU_G3D_S0_QCH_S0_ENABLE, QCH_CON_S2MPU_G3D_S0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_G3D_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_G3D_S0_PMMU0_QCH_S0, QCH_CON_S2MPU_G3D_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_S2MPU_G3D_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_G3D_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_G3D_S0_PMMU1_QCH_S0, QCH_CON_S2MPU_G3D_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_S2MPU_G3D_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_G3D_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_G3D_S0_PMMU2_QCH_S0, QCH_CON_S2MPU_G3D_S0_PMMU2_QCH_S0_ENABLE, QCH_CON_S2MPU_G3D_S0_PMMU2_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_G3D_S0_PMMU2_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_G3D_S0_PMMU3_QCH_S0, QCH_CON_S2MPU_G3D_S0_PMMU3_QCH_S0_ENABLE, QCH_CON_S2MPU_G3D_S0_PMMU3_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_G3D_S0_PMMU3_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G0_PPMU_NOCL0_QCH, QCH_CON_SIU_G0_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G0_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G0_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G1_PPMU_NOCL0_QCH, QCH_CON_SIU_G1_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G1_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G1_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G2_PPMU_NOCL0_QCH, QCH_CON_SIU_G2_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G2_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G2_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G3_PPMU_NOCL0_QCH, QCH_CON_SIU_G3_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G3_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G3_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G4_PPMU_NOCL0_QCH, QCH_CON_SIU_G4_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G4_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G4_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G5_PPMU_NOCL0_QCH, QCH_CON_SIU_G5_PPMU_NOCL0_QCH_ENABLE, QCH_CON_SIU_G5_PPMU_NOCL0_QCH_CLOCK_REQ, QCH_CON_SIU_G5_PPMU_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_AUD_QCH, QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_GNSS_QCH, QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MIF0_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MIF1_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MIF2_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MIF3_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MODEM_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_NOCL1A_QCH, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1A_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_NOCL1B_QCH, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_NOCL1C_QCH, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1C_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_SSP_QCH, QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_UFD_QCH, QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D0_MODEM_QCH, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D2_MODEM_QCH, QCH_CON_SLH_AXI_MI_D2_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D2_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D2_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_UFD_QCH, QCH_CON_SLH_AXI_MI_D_UFD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH, QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_APM_QCH, QCH_CON_SLH_AXI_SI_P_APM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_APM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_AUD_QCH, QCH_CON_SLH_AXI_SI_P_AUD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_AUD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_G3D_QCH, QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_GNSS_QCH, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF0_QCH, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF1_QCH, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF2_QCH, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MIF3_QCH, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MODEM_QCH, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC1_QCH, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIS_QCH, QCH_CON_SLH_AXI_SI_P_PERIS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERISGIC_QCH, QCH_CON_SLH_AXI_SI_P_PERISGIC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERISGIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERISGIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_SSP_QCH, QCH_CON_SLH_AXI_SI_P_SSP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_SSP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_UFD_QCH, QCH_CON_SLH_AXI_SI_P_UFD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MODEM_S0_QCH_S0, QCH_CON_SYSMMU_MODEM_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MODEM_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MODEM_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MODEM_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_MODEM_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_MODEM_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_MODEM_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL0_QCH, QCH_CON_SYSREG_NOCL0_QCH_ENABLE, QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D0_ACP_QCH, QCH_CON_TREX_D0_ACP_QCH_ENABLE, QCH_CON_TREX_D0_ACP_QCH_CLOCK_REQ, QCH_CON_TREX_D0_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D1_ACP_QCH, QCH_CON_TREX_D1_ACP_QCH_ENABLE, QCH_CON_TREX_D1_ACP_QCH_CLOCK_REQ, QCH_CON_TREX_D1_ACP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL0_QCH, QCH_CON_TREX_D_NOCL0_QCH_ENABLE, QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL0_QCH, QCH_CON_TREX_P_NOCL0_QCH_ENABLE, QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_D0_G3D_QCH, QCH_CON_VGEN_D0_G3D_QCH_ENABLE, QCH_CON_VGEN_D0_G3D_QCH_CLOCK_REQ, QCH_CON_VGEN_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_D1_G3D_QCH, QCH_CON_VGEN_D1_G3D_QCH_ENABLE, QCH_CON_VGEN_D1_G3D_QCH_CLOCK_REQ, QCH_CON_VGEN_D1_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_D2_G3D_QCH, QCH_CON_VGEN_D2_G3D_QCH_ENABLE, QCH_CON_VGEN_D2_G3D_QCH_CLOCK_REQ, QCH_CON_VGEN_D2_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_D3_G3D_QCH, QCH_CON_VGEN_D3_G3D_QCH_ENABLE, QCH_CON_VGEN_D3_G3D_QCH_CLOCK_REQ, QCH_CON_VGEN_D3_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_MODEM_QCH, QCH_CON_VGEN_LITE_MODEM_QCH_ENABLE, QCH_CON_VGEN_LITE_MODEM_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D0_CPUCL0_QCH, QCH_CON_WOW_DVFS_D0_CPUCL0_QCH_ENABLE, QCH_CON_WOW_DVFS_D0_CPUCL0_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D0_G3D_QCH, QCH_CON_WOW_DVFS_D0_G3D_QCH_ENABLE, QCH_CON_WOW_DVFS_D0_G3D_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D0_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D0_MIF_QCH, QCH_CON_WOW_DVFS_D0_MIF_QCH_ENABLE, QCH_CON_WOW_DVFS_D0_MIF_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D0_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D1_CPUCL0_QCH, QCH_CON_WOW_DVFS_D1_CPUCL0_QCH_ENABLE, QCH_CON_WOW_DVFS_D1_CPUCL0_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D1_MIF_QCH, QCH_CON_WOW_DVFS_D1_MIF_QCH_ENABLE, QCH_CON_WOW_DVFS_D1_MIF_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D1_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D2_MIF_QCH, QCH_CON_WOW_DVFS_D2_MIF_QCH_ENABLE, QCH_CON_WOW_DVFS_D2_MIF_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D2_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_D3_MIF_QCH, QCH_CON_WOW_DVFS_D3_MIF_QCH_ENABLE, QCH_CON_WOW_DVFS_D3_MIF_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_D3_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_IRPS0_QCH, QCH_CON_WOW_DVFS_IRPS0_QCH_ENABLE, QCH_CON_WOW_DVFS_IRPS0_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_IRPS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_IRPS1_QCH, QCH_CON_WOW_DVFS_IRPS1_QCH_ENABLE, QCH_CON_WOW_DVFS_IRPS1_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_IRPS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_IRPS2_QCH, QCH_CON_WOW_DVFS_IRPS2_QCH_ENABLE, QCH_CON_WOW_DVFS_IRPS2_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_IRPS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_IRPS3_QCH, QCH_CON_WOW_DVFS_IRPS3_QCH_ENABLE, QCH_CON_WOW_DVFS_IRPS3_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_IRPS3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WOW_DVFS_NOCL0_QCH, QCH_CON_WOW_DVFS_NOCL0_QCH_ENABLE, QCH_CON_WOW_DVFS_NOCL0_QCH_CLOCK_REQ, QCH_CON_WOW_DVFS_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_DNC_QCH, QCH_CON_BAAW_P_DNC_QCH_ENABLE, QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ, QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1A_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1A_QCH, QCH_CON_D_TZPC_NOCL1A_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_NOCL1A_QCH, QCH_CON_ECU_NOCL1A_QCH_ENABLE, QCH_CON_ECU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_ECU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_LME_QCH, QCH_CON_LH_ACEL_MI_D0_LME_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_LME_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D1_LME_QCH, QCH_CON_LH_ACEL_MI_D1_LME_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D1_LME_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D1_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_HSI1_QCH, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_M2M_QCH, QCH_CON_LH_ACEL_MI_D_M2M_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_M2M_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DEBUG_MUX_NOCL1A_INT_QCH, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1A_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1A_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1A_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DEBUG_MUX_NOCL1A_INT_QCH, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1A_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1A_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1A_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1A_QCH, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_DPUF0_QCH, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MFC_QCH, QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_MFD_QCH, QCH_CON_LH_AXI_MI_D0_MFD_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_MFD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_DPUF0_QCH, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MFC_QCH, QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MFD_QCH, QCH_CON_LH_AXI_MI_D1_MFD_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MFD_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_LME_QCH, QCH_CON_LH_AXI_MI_D2_LME_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_LME_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D0_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D0_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D0_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D0_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D1_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D1_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D1_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D1_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D2_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D2_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D2_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D2_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_D3_DNC_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_D3_DNC_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_D3_DNC_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_D3_DNC_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1A_CMU_NOCL1A_QCH, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_ENABLE, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_NOCL1A_CMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S0_NOCL1A_QCH, QCH_CON_PPMU_S0_NOCL1A_QCH_ENABLE, QCH_CON_PPMU_S0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_PPMU_S0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S1_NOCL1A_QCH, QCH_CON_PPMU_S1_NOCL1A_QCH_ENABLE, QCH_CON_PPMU_S1_NOCL1A_QCH_CLOCK_REQ, QCH_CON_PPMU_S1_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S2_NOCL1A_QCH, QCH_CON_PPMU_S2_NOCL1A_QCH_ENABLE, QCH_CON_PPMU_S2_NOCL1A_QCH_CLOCK_REQ, QCH_CON_PPMU_S2_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S3_NOCL1A_QCH, QCH_CON_PPMU_S3_NOCL1A_QCH_ENABLE, QCH_CON_PPMU_S3_NOCL1A_QCH_CLOCK_REQ, QCH_CON_PPMU_S3_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_2X1_P0_NOCL1A_QCH, QCH_CON_SIU_2X1_P0_NOCL1A_QCH_ENABLE, QCH_CON_SIU_2X1_P0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SIU_2X1_P0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_4X1_P0_NOCL1A_QCH, QCH_CON_SIU_4X1_P0_NOCL1A_QCH_ENABLE, QCH_CON_SIU_4X1_P0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SIU_4X1_P0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_8X1_P0_NOCL1A_QCH, QCH_CON_SIU_8X1_P0_NOCL1A_QCH_ENABLE, QCH_CON_SIU_8X1_P0_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SIU_8X1_P0_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_DNC_QCH, QCH_CON_SLH_AST_MI_G_PPMU_DNC_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_DPUF0_QCH, QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_HSI1_QCH, QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_LME_QCH, QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_M2M_QCH, QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MFC_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MFD_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_NOCL1A_QCH, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1A_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DNC_QCH, QCH_CON_SLH_AXI_SI_P_DNC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DNC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUB_QCH, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_DPUF0_QCH, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI1_QCH, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_LME_QCH, QCH_CON_SLH_AXI_SI_P_LME_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_LME_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_LME_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_M2M_QCH, QCH_CON_SLH_AXI_SI_P_M2M_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_M2M_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MFC_QCH, QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MFD_QCH, QCH_CON_SLH_AXI_SI_P_MFD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC0_QCH, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_PERIC2_QCH, QCH_CON_SLH_AXI_SI_P_PERIC2_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_PERIC2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1A_QCH, QCH_CON_SYSREG_NOCL1A_QCH_ENABLE, QCH_CON_SYSREG_NOCL1A_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1A_QCH, QCH_CON_TREX_D_NOCL1A_QCH_ENABLE, QCH_CON_TREX_D_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1A_QCH, QCH_CON_TREX_P_NOCL1A_QCH_ENABLE, QCH_CON_TREX_P_NOCL1A_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1A_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1B_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DIT_QCH, QCH_CON_DIT_QCH_ENABLE, QCH_CON_DIT_QCH_CLOCK_REQ, QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1B_QCH, QCH_CON_D_TZPC_NOCL1B_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1B_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_NOCL1B_QCH, QCH_CON_ECU_NOCL1B_QCH_ENABLE, QCH_CON_ECU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_ECU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_DIT_INT_QCH, QCH_CON_LH_ACEL_MI_D_DIT_INT_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_DIT_INT_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_DIT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_UFS_QCH, QCH_CON_LH_ACEL_MI_D_UFS_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_UFS_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_DIT_INT_QCH, QCH_CON_LH_ACEL_SI_D_DIT_INT_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_DIT_INT_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_DIT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DEBUG_MUX_NOCL1B_INT_QCH, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1B_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1B_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1B_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_PPMU_DIT_INT_QCH, QCH_CON_LH_AST_MI_G_PPMU_DIT_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_PPMU_DIT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_PPMU_DIT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_PPMU_XIU_D_TT_INT_QCH, QCH_CON_LH_AST_MI_G_PPMU_XIU_D_TT_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_PPMU_XIU_D_TT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_PPMU_XIU_D_TT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DEBUG_MUX_NOCL1B_INT_QCH, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1B_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1B_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1B_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1B_QCH, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_PPMU_DIT_INT_QCH, QCH_CON_LH_AST_SI_G_PPMU_DIT_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_PPMU_DIT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_PPMU_DIT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_PPMU_XIU_D_TT_INT_QCH, QCH_CON_LH_AST_SI_G_PPMU_XIU_D_TT_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_PPMU_XIU_D_TT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_PPMU_XIU_D_TT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_TT_INT_QCH, QCH_CON_LH_AXI_MI_D_TT_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_TT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_TT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_TT_INT_QCH, QCH_CON_LH_AXI_SI_D_TT_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_TT_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_TT_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D_NOCL1B_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1B_CMU_NOCL1B_QCH, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_ENABLE, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_NOCL1B_CMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_QCH, QCH_CON_PDMA_QCH_ENABLE, QCH_CON_PDMA_QCH_CLOCK_REQ, QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DIT_QCH, QCH_CON_PPMU_DIT_QCH_ENABLE, QCH_CON_PPMU_DIT_QCH_CLOCK_REQ, QCH_CON_PPMU_DIT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_TT_QCH, QCH_CON_PPMU_D_TT_QCH_ENABLE, QCH_CON_PPMU_D_TT_QCH_CLOCK_REQ, QCH_CON_PPMU_D_TT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S0_NOCL1B_QCH, QCH_CON_PPMU_S0_NOCL1B_QCH_ENABLE, QCH_CON_PPMU_S0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_PPMU_S0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_PDMA_QCH, QCH_CON_QE_PDMA_QCH_ENABLE, QCH_CON_QE_PDMA_QCH_CLOCK_REQ, QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(QE_SPDMA_QCH, QCH_CON_QE_SPDMA_QCH_ENABLE, QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_NOCL1B_S0_QCH_S0, QCH_CON_S2MPU_NOCL1B_S0_QCH_S0_ENABLE, QCH_CON_S2MPU_NOCL1B_S0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_NOCL1B_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_NOCL1B_S0_PMMU0_QCH_S0, QCH_CON_S2MPU_NOCL1B_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_S2MPU_NOCL1B_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_NOCL1B_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_NOCL1B_S0_PMMU1_QCH_S0, QCH_CON_S2MPU_NOCL1B_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_S2MPU_NOCL1B_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_NOCL1B_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_8X1_P0_NOCL1B_QCH, QCH_CON_SIU_8X1_P0_NOCL1B_QCH_ENABLE, QCH_CON_SIU_8X1_P0_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SIU_8X1_P0_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_ACEL_MI_D_HSI0_QCH, QCH_CON_SLH_ACEL_MI_D_HSI0_QCH_ENABLE, QCH_CON_SLH_ACEL_MI_D_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_ACEL_MI_D_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_HSI0_QCH, QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_UFS_QCH, QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_NOCL1B_QCH, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_HSI0_QCH, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_UFS_QCH, QCH_CON_SLH_AXI_SI_P_UFS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_UFS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_QCH, QCH_CON_SPDMA_QCH_ENABLE, QCH_CON_SPDMA_QCH_CLOCK_REQ, QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1B_QCH, QCH_CON_SYSREG_NOCL1B_QCH_ENABLE, QCH_CON_SYSREG_NOCL1B_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1B_QCH, QCH_CON_TREX_D_NOCL1B_QCH_ENABLE, QCH_CON_TREX_D_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1B_QCH, QCH_CON_TREX_P_NOCL1B_QCH_ENABLE, QCH_CON_TREX_P_NOCL1B_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_NOCL1B_QCH, QCH_CON_VGEN_LITE_NOCL1B_QCH_ENABLE, QCH_CON_VGEN_LITE_NOCL1B_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_NOCL1B_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_PDMA_QCH, QCH_CON_VGEN_PDMA_QCH_ENABLE, QCH_CON_VGEN_PDMA_QCH_CLOCK_REQ, QCH_CON_VGEN_PDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_SPDMA_QCH, QCH_CON_VGEN_SPDMA_QCH_ENABLE, QCH_CON_VGEN_SPDMA_QCH_CLOCK_REQ, QCH_CON_VGEN_SPDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_NOCL1C_CMUREF_QCH, DMYQCH_CON_CMU_NOCL1C_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_NOCL1C_CMUREF_QCH_CLOCK_REQ, DMYQCH_CON_CMU_NOCL1C_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_NOCL1C_QCH, QCH_CON_D_TZPC_NOCL1C_QCH_ENABLE, QCH_CON_D_TZPC_NOCL1C_QCH_CLOCK_REQ, QCH_CON_D_TZPC_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_NOCL1C_QCH, QCH_CON_ECU_NOCL1C_QCH_ENABLE, QCH_CON_ECU_NOCL1C_QCH_CLOCK_REQ, QCH_CON_ECU_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D0_MCFP_QCH, QCH_CON_LH_ACEL_MI_D0_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D0_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D0_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D3_MCFP_QCH, QCH_CON_LH_ACEL_MI_D3_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D3_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D3_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D4_MCFP_QCH, QCH_CON_LH_ACEL_MI_D4_MCFP_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D4_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D4_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_MI_D_ICPU_QCH, QCH_CON_LH_ACEL_MI_D_ICPU_QCH_ENABLE, QCH_CON_LH_ACEL_MI_D_ICPU_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_MI_D_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH_ENABLE, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH_ENABLE, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_G_NOCL1C_QCH, QCH_CON_LH_AST_SI_G_NOCL1C_QCH_ENABLE, QCH_CON_LH_AST_SI_G_NOCL1C_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_G_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_CSIS_QCH, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_RGBP_QCH, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D0_YUVP_QCH, QCH_CON_LH_AXI_MI_D0_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_CSIS_QCH, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_MCFP_QCH, QCH_CON_LH_AXI_MI_D1_MCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_RGBP_QCH, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D1_YUVP_QCH, QCH_CON_LH_AXI_MI_D1_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_CSIS_QCH, QCH_CON_LH_AXI_MI_D2_CSIS_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_CSIS_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D2_MCFP_QCH, QCH_CON_LH_AXI_MI_D2_MCFP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D2_MCFP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D2_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_BRP_QCH, QCH_CON_LH_AXI_MI_D_BRP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_BRP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CSTAT_QCH, QCH_CON_LH_AXI_MI_D_CSTAT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CSTAT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1C_QCH, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1C_QCH_ENABLE, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1C_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH, QCH_CON_LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH_ENABLE, QCH_CON_LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH_CLOCK_REQ, QCH_CON_LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(NOCL1C_CMU_NOCL1C_QCH, QCH_CON_NOCL1C_CMU_NOCL1C_QCH_ENABLE, QCH_CON_NOCL1C_CMU_NOCL1C_QCH_CLOCK_REQ, QCH_CON_NOCL1C_CMU_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DP_NOCL1C_QCH, QCH_CON_PPMU_DP_NOCL1C_QCH_ENABLE, QCH_CON_PPMU_DP_NOCL1C_QCH_CLOCK_REQ, QCH_CON_PPMU_DP_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S0_NOCL1C_QCH, QCH_CON_PPMU_S0_NOCL1C_QCH_ENABLE, QCH_CON_PPMU_S0_NOCL1C_QCH_CLOCK_REQ, QCH_CON_PPMU_S0_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_S1_NOCL1C_QCH, QCH_CON_PPMU_S1_NOCL1C_QCH_ENABLE, QCH_CON_PPMU_S1_NOCL1C_QCH_CLOCK_REQ, QCH_CON_PPMU_S1_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_2X1_P0_NOCL1C_QCH, QCH_CON_SIU_2X1_P0_NOCL1C_QCH_ENABLE, QCH_CON_SIU_2X1_P0_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SIU_2X1_P0_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_2X1_P1_NOCL1C_QCH, QCH_CON_SIU_2X1_P1_NOCL1C_QCH_ENABLE, QCH_CON_SIU_2X1_P1_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SIU_2X1_P1_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_8X1_P0_NOCL1C_QCH, QCH_CON_SIU_8X1_P0_NOCL1C_QCH_ENABLE, QCH_CON_SIU_8X1_P0_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SIU_8X1_P0_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_BRP_QCH, QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_CSIS_QCH, QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_CSTAT_QCH, QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_ICPU_QCH, QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_MCFP_QCH, QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_RGBP_QCH, QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_G_PPMU_YUVP_QCH, QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH_ENABLE, QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_NOCL1C_QCH, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1C_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_BRP_QCH, QCH_CON_SLH_AXI_SI_P_BRP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_BRP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_BRP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CSIS_QCH, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_CSTAT_QCH, QCH_CON_SLH_AXI_SI_P_CSTAT_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_CSTAT_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_CSTAT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_ICPU_QCH, QCH_CON_SLH_AXI_SI_P_ICPU_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_ICPU_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_ICPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MCFP_QCH, QCH_CON_SLH_AXI_SI_P_MCFP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MCFP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_MCSC_QCH, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_RGBP_QCH, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_YUVP_QCH, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_NOCL1C_QCH, QCH_CON_SYSREG_NOCL1C_QCH_ENABLE, QCH_CON_SYSREG_NOCL1C_QCH_CLOCK_REQ, QCH_CON_SYSREG_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_NOCL1C_QCH, QCH_CON_TREX_D_NOCL1C_QCH_ENABLE, QCH_CON_TREX_D_NOCL1C_QCH_CLOCK_REQ, QCH_CON_TREX_D_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_NOCL1C_QCH, QCH_CON_TREX_P_NOCL1C_QCH_ENABLE, QCH_CON_TREX_P_NOCL1C_QCH_CLOCK_REQ, QCH_CON_TREX_P_NOCL1C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DBG_UART_QCH, QCH_CON_DBG_UART_QCH_ENABLE, QCH_CON_DBG_UART_QCH_CLOCK_REQ, QCH_CON_DBG_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC0_QCH, QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC0_QCH, QCH_CON_GPIO_PERIC0_QCH_ENABLE, QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C00_QCH_S, QCH_CON_I3C00_QCH_S_ENABLE, QCH_CON_I3C00_QCH_S_CLOCK_REQ, QCH_CON_I3C00_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C00_QCH_P, QCH_CON_I3C00_QCH_P_ENABLE, QCH_CON_I3C00_QCH_P_CLOCK_REQ, QCH_CON_I3C00_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C01_QCH_S, QCH_CON_I3C01_QCH_S_ENABLE, QCH_CON_I3C01_QCH_S_CLOCK_REQ, QCH_CON_I3C01_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C01_QCH_P, QCH_CON_I3C01_QCH_P_ENABLE, QCH_CON_I3C01_QCH_P_CLOCK_REQ, QCH_CON_I3C01_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C02_QCH_S, QCH_CON_I3C02_QCH_S_ENABLE, QCH_CON_I3C02_QCH_S_CLOCK_REQ, QCH_CON_I3C02_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C02_QCH_P, QCH_CON_I3C02_QCH_P_ENABLE, QCH_CON_I3C02_QCH_P_CLOCK_REQ, QCH_CON_I3C02_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C04_QCH_S, QCH_CON_I3C04_QCH_S_ENABLE, QCH_CON_I3C04_QCH_S_CLOCK_REQ, QCH_CON_I3C04_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C04_QCH_P, QCH_CON_I3C04_QCH_P_ENABLE, QCH_CON_I3C04_QCH_P_CLOCK_REQ, QCH_CON_I3C04_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C05_QCH_S, QCH_CON_I3C05_QCH_S_ENABLE, QCH_CON_I3C05_QCH_S_CLOCK_REQ, QCH_CON_I3C05_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C05_QCH_P, QCH_CON_I3C05_QCH_P_ENABLE, QCH_CON_I3C05_QCH_P_CLOCK_REQ, QCH_CON_I3C05_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC0_CMU_PERIC0_QCH, QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_QCH, QCH_CON_PWM_QCH_ENABLE, QCH_CON_PWM_QCH_CLOCK_REQ, QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC0_QCH, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC0_QCH, QCH_CON_SYSREG_PERIC0_QCH_ENABLE, QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI04_I2C_QCH, QCH_CON_USI04_I2C_QCH_ENABLE, QCH_CON_USI04_I2C_QCH_CLOCK_REQ, QCH_CON_USI04_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI04_USI_QCH, QCH_CON_USI04_USI_QCH_ENABLE, QCH_CON_USI04_USI_QCH_CLOCK_REQ, QCH_CON_USI04_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI10_I2C_QCH, QCH_CON_USI10_I2C_QCH_ENABLE, QCH_CON_USI10_I2C_QCH_CLOCK_REQ, QCH_CON_USI10_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI10_USI_QCH, QCH_CON_USI10_USI_QCH_ENABLE, QCH_CON_USI10_USI_QCH_CLOCK_REQ, QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI12_I2C_QCH, QCH_CON_USI12_I2C_QCH_ENABLE, QCH_CON_USI12_I2C_QCH_CLOCK_REQ, QCH_CON_USI12_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI13_I2C_QCH, QCH_CON_USI13_I2C_QCH_ENABLE, QCH_CON_USI13_I2C_QCH_CLOCK_REQ, QCH_CON_USI13_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI14_I2C_QCH, QCH_CON_USI14_I2C_QCH_ENABLE, QCH_CON_USI14_I2C_QCH_CLOCK_REQ, QCH_CON_USI14_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI15_I2C_QCH, QCH_CON_USI15_I2C_QCH_ENABLE, QCH_CON_USI15_I2C_QCH_CLOCK_REQ, QCH_CON_USI15_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI16_I2C_QCH, QCH_CON_USI16_I2C_QCH_ENABLE, QCH_CON_USI16_I2C_QCH_CLOCK_REQ, QCH_CON_USI16_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BT_UART_QCH, QCH_CON_BT_UART_QCH_ENABLE, QCH_CON_BT_UART_QCH_CLOCK_REQ, QCH_CON_BT_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC1_QCH, QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC1_QCH, QCH_CON_GPIO_PERIC1_QCH_ENABLE, QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_CMU_PERIC1_QCH, QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC1_I2C_QCH, QCH_CON_PERIC1_I2C_QCH_ENABLE, QCH_CON_PERIC1_I2C_QCH_CLOCK_REQ, QCH_CON_PERIC1_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC1_QCH, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH_ENABLE, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH_CLOCK_REQ, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC1_QCH, QCH_CON_SYSREG_PERIC1_QCH_ENABLE, QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI07_SPI_I2C_QCH, QCH_CON_USI07_SPI_I2C_QCH_ENABLE, QCH_CON_USI07_SPI_I2C_QCH_CLOCK_REQ, QCH_CON_USI07_SPI_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI07_USI_QCH, QCH_CON_USI07_USI_QCH_ENABLE, QCH_CON_USI07_USI_QCH_CLOCK_REQ, QCH_CON_USI07_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI08_SPI_I2C_QCH, QCH_CON_USI08_SPI_I2C_QCH_ENABLE, QCH_CON_USI08_SPI_I2C_QCH_CLOCK_REQ, QCH_CON_USI08_SPI_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI08_USI_QCH, QCH_CON_USI08_USI_QCH_ENABLE, QCH_CON_USI08_USI_QCH_CLOCK_REQ, QCH_CON_USI08_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI09_I2C_QCH, QCH_CON_USI09_I2C_QCH_ENABLE, QCH_CON_USI09_I2C_QCH_CLOCK_REQ, QCH_CON_USI09_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI09_USI_QCH, QCH_CON_USI09_USI_QCH_ENABLE, QCH_CON_USI09_USI_QCH_CLOCK_REQ, QCH_CON_USI09_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIC2_QCH, QCH_CON_D_TZPC_PERIC2_QCH_ENABLE, QCH_CON_D_TZPC_PERIC2_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERIC2_QCH, QCH_CON_GPIO_PERIC2_QCH_ENABLE, QCH_CON_GPIO_PERIC2_QCH_CLOCK_REQ, QCH_CON_GPIO_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C03_OIS_QCH_S, QCH_CON_I3C03_OIS_QCH_S_ENABLE, QCH_CON_I3C03_OIS_QCH_S_CLOCK_REQ, QCH_CON_I3C03_OIS_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C03_OIS_QCH_P, QCH_CON_I3C03_OIS_QCH_P_ENABLE, QCH_CON_I3C03_OIS_QCH_P_CLOCK_REQ, QCH_CON_I3C03_OIS_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C06_QCH_S, QCH_CON_I3C06_QCH_S_ENABLE, QCH_CON_I3C06_QCH_S_CLOCK_REQ, QCH_CON_I3C06_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C06_QCH_P, QCH_CON_I3C06_QCH_P_ENABLE, QCH_CON_I3C06_QCH_P_CLOCK_REQ, QCH_CON_I3C06_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C07_QCH_S, QCH_CON_I3C07_QCH_S_ENABLE, QCH_CON_I3C07_QCH_S_CLOCK_REQ, QCH_CON_I3C07_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C07_QCH_P, QCH_CON_I3C07_QCH_P_ENABLE, QCH_CON_I3C07_QCH_P_CLOCK_REQ, QCH_CON_I3C07_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C08_QCH_S, QCH_CON_I3C08_QCH_S_ENABLE, QCH_CON_I3C08_QCH_S_CLOCK_REQ, QCH_CON_I3C08_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C08_QCH_P, QCH_CON_I3C08_QCH_P_ENABLE, QCH_CON_I3C08_QCH_P_CLOCK_REQ, QCH_CON_I3C08_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C09_QCH_S, QCH_CON_I3C09_QCH_S_ENABLE, QCH_CON_I3C09_QCH_S_CLOCK_REQ, QCH_CON_I3C09_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C09_QCH_P, QCH_CON_I3C09_QCH_P_ENABLE, QCH_CON_I3C09_QCH_P_CLOCK_REQ, QCH_CON_I3C09_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C10_QCH_S, QCH_CON_I3C10_QCH_S_ENABLE, QCH_CON_I3C10_QCH_S_CLOCK_REQ, QCH_CON_I3C10_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C10_QCH_P, QCH_CON_I3C10_QCH_P_ENABLE, QCH_CON_I3C10_QCH_P_CLOCK_REQ, QCH_CON_I3C10_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C11_QCH_S, QCH_CON_I3C11_QCH_S_ENABLE, QCH_CON_I3C11_QCH_S_CLOCK_REQ, QCH_CON_I3C11_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C11_QCH_P, QCH_CON_I3C11_QCH_P_ENABLE, QCH_CON_I3C11_QCH_P_CLOCK_REQ, QCH_CON_I3C11_QCH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIC2_CMU_PERIC2_QCH, QCH_CON_PERIC2_CMU_PERIC2_QCH_ENABLE, QCH_CON_PERIC2_CMU_PERIC2_QCH_CLOCK_REQ, QCH_CON_PERIC2_CMU_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CSISPERIC2_QCH, QCH_CON_SLH_AXI_MI_P_CSISPERIC2_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CSISPERIC2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CSISPERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIC2_QCH, QCH_CON_SLH_AXI_MI_P_PERIC2_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIC2_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH_ENABLE, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH_CLOCK_REQ, QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIC2_QCH, QCH_CON_SYSREG_PERIC2_QCH_ENABLE, QCH_CON_SYSREG_PERIC2_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIC2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI00_SPI_I2C_QCH, QCH_CON_USI00_SPI_I2C_QCH_ENABLE, QCH_CON_USI00_SPI_I2C_QCH_CLOCK_REQ, QCH_CON_USI00_SPI_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI00_USI_QCH, QCH_CON_USI00_USI_QCH_ENABLE, QCH_CON_USI00_USI_QCH_CLOCK_REQ, QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI01_SPI_I2C_QCH, QCH_CON_USI01_SPI_I2C_QCH_ENABLE, QCH_CON_USI01_SPI_I2C_QCH_CLOCK_REQ, QCH_CON_USI01_SPI_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI01_USI_QCH, QCH_CON_USI01_USI_QCH_ENABLE, QCH_CON_USI01_USI_QCH_CLOCK_REQ, QCH_CON_USI01_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI02_I2C_QCH, QCH_CON_USI02_I2C_QCH_ENABLE, QCH_CON_USI02_I2C_QCH_CLOCK_REQ, QCH_CON_USI02_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI02_USI_QCH, QCH_CON_USI02_USI_QCH_ENABLE, QCH_CON_USI02_USI_QCH_CLOCK_REQ, QCH_CON_USI02_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI03_I2C_QCH, QCH_CON_USI03_I2C_QCH_ENABLE, QCH_CON_USI03_I2C_QCH_CLOCK_REQ, QCH_CON_USI03_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI03_USI_QCH, QCH_CON_USI03_USI_QCH_ENABLE, QCH_CON_USI03_USI_QCH_CLOCK_REQ, QCH_CON_USI03_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI05_I2C_QCH, QCH_CON_USI05_I2C_QCH_ENABLE, QCH_CON_USI05_I2C_QCH_CLOCK_REQ, QCH_CON_USI05_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI05_USI_OIS_QCH, QCH_CON_USI05_USI_OIS_QCH_ENABLE, QCH_CON_USI05_USI_OIS_QCH_CLOCK_REQ, QCH_CON_USI05_USI_OIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI06_I2C_QCH, QCH_CON_USI06_I2C_QCH_ENABLE, QCH_CON_USI06_I2C_QCH_CLOCK_REQ, QCH_CON_USI06_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI06_USI_OIS_QCH, QCH_CON_USI06_USI_OIS_QCH_ENABLE, QCH_CON_USI06_USI_OIS_QCH_CLOCK_REQ, QCH_CON_USI06_USI_OIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI11_I2C_QCH, QCH_CON_USI11_I2C_QCH_ENABLE, QCH_CON_USI11_I2C_QCH_CLOCK_REQ, QCH_CON_USI11_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI11_USI_QCH, QCH_CON_USI11_USI_QCH_ENABLE, QCH_CON_USI11_USI_QCH_CLOCK_REQ, QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI17_I2C_QCH, QCH_CON_USI17_I2C_QCH_ENABLE, QCH_CON_USI17_I2C_QCH_CLOCK_REQ, QCH_CON_USI17_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI18_I2C_QCH, QCH_CON_USI18_I2C_QCH_ENABLE, QCH_CON_USI18_I2C_QCH_CLOCK_REQ, QCH_CON_USI18_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI19_I2C_QCH, QCH_CON_USI19_I2C_QCH_ENABLE, QCH_CON_USI19_I2C_QCH_CLOCK_REQ, QCH_CON_USI19_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI20_I2C_QCH, QCH_CON_USI20_I2C_QCH_ENABLE, QCH_CON_USI20_I2C_QCH_CLOCK_REQ, QCH_CON_USI20_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI21_I2C_QCH, QCH_CON_USI21_I2C_QCH_ENABLE, QCH_CON_USI21_I2C_QCH_CLOCK_REQ, QCH_CON_USI21_I2C_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_PERIS_QCH, DMYQCH_CON_DFTMUX_PERIS_QCH_ENABLE, DMYQCH_CON_DFTMUX_PERIS_QCH_CLOCK_REQ, DMYQCH_CON_DFTMUX_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERIS_QCH, QCH_CON_D_TZPC_PERIS_QCH_ENABLE, QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH, QCH_CON_LH_AST_MI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_MI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_CPUCL0PERIS_ICC_CPUGIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH, QCH_CON_LH_AST_SI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_PERISCPUCL0_IRI_GICCPU_CLUSTER0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_SUB_QCH, QCH_CON_MCT_SUB_QCH_ENABLE, QCH_CON_MCT_SUB_QCH_CLOCK_REQ, QCH_CON_MCT_SUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_BISR_QCH, QCH_CON_OTP_CON_BISR_QCH_ENABLE, QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERIS_CMU_PERIS_QCH, QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERIS_QCH, QCH_CON_SLH_AXI_MI_P_PERIS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_PERISGIC_QCH, QCH_CON_SLH_AXI_MI_P_PERISGIC_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_PERISGIC_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_PERISGIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPC_PERIS_QCH, QCH_CON_SPC_PERIS_QCH_ENABLE, QCH_CON_SPC_PERIS_QCH_CLOCK_REQ, QCH_CON_SPC_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERIS_QCH, QCH_CON_SYSREG_PERIS_QCH_ENABLE, QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_0_QCH, QCH_CON_TMU_0_QCH_ENABLE, QCH_CON_TMU_0_QCH_CLOCK_REQ, QCH_CON_TMU_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_1_QCH, QCH_CON_TMU_1_QCH_ENABLE, QCH_CON_TMU_1_QCH_CLOCK_REQ, QCH_CON_TMU_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_2_QCH, QCH_CON_TMU_2_QCH_ENABLE, QCH_CON_TMU_2_QCH_CLOCK_REQ, QCH_CON_TMU_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TMU_3_QCH, QCH_CON_TMU_3_QCH_ENABLE, QCH_CON_TMU_3_QCH_CLOCK_REQ, QCH_CON_TMU_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT0_QCH, QCH_CON_WDT0_QCH_ENABLE, QCH_CON_WDT0_QCH_CLOCK_REQ, QCH_CON_WDT0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT1_QCH, QCH_CON_WDT1_QCH_ENABLE, QCH_CON_WDT1_QCH_CLOCK_REQ, QCH_CON_WDT1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_RGBP_QCH, QCH_CON_D_TZPC_RGBP_QCH_ENABLE, QCH_CON_D_TZPC_RGBP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_BRPRGBP_QCH, QCH_CON_LH_AST_MI_OTF_BRPRGBP_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_BRPRGBP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_BRPRGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_RGBPMCFP_QCH, QCH_CON_LH_AST_SI_OTF_RGBPMCFP_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_RGBPMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_RGBPMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_BRPRGBP_QCH, QCH_CON_LH_AXI_MI_D_BRPRGBP_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_BRPRGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_BRPRGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_RGBP_QCH, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_RGBP_QCH, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(L_SIU_RGBP_QCH, QCH_CON_L_SIU_RGBP_QCH_ENABLE, QCH_CON_L_SIU_RGBP_QCH_CLOCK_REQ, QCH_CON_L_SIU_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_RGBP_QCH, QCH_CON_PPMU_D0_RGBP_QCH_ENABLE, QCH_CON_PPMU_D0_RGBP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_RGBP_QCH, QCH_CON_PPMU_D1_RGBP_QCH_ENABLE, QCH_CON_PPMU_D1_RGBP_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_QCH, QCH_CON_RGBP_QCH_ENABLE, QCH_CON_RGBP_QCH_CLOCK_REQ, QCH_CON_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_QCH_VOTF1, QCH_CON_RGBP_QCH_VOTF1_ENABLE, QCH_CON_RGBP_QCH_VOTF1_CLOCK_REQ, QCH_CON_RGBP_QCH_VOTF1_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_QCH_VOTF0, QCH_CON_RGBP_QCH_VOTF0_ENABLE, QCH_CON_RGBP_QCH_VOTF0_CLOCK_REQ, QCH_CON_RGBP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(RGBP_CMU_RGBP_QCH, QCH_CON_RGBP_CMU_RGBP_QCH_ENABLE, QCH_CON_RGBP_CMU_RGBP_QCH_CLOCK_REQ, QCH_CON_RGBP_CMU_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_RGBP_QCH, QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_RGBP_QCH, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_RGBP_S0_QCH_S0, QCH_CON_SYSMMU_RGBP_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_RGBP_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_RGBP_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_RGBP_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_RGBP_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_RGBP_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_RGBP_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_RGBP_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_RGBP_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_RGBP_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_RGBP_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_RGBP_QCH, QCH_CON_SYSREG_RGBP_QCH_ENABLE, QCH_CON_SYSREG_RGBP_QCH_CLOCK_REQ, QCH_CON_SYSREG_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_RGBP_QCH, QCH_CON_VGEN_LITE_RGBP_QCH_ENABLE, QCH_CON_VGEN_LITE_RGBP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_RGBP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BIS_S2D_QCH, DMYQCH_CON_BIS_S2D_QCH_ENABLE, DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2D_CMU_S2D_QCH, QCH_CON_S2D_CMU_S2D_QCH_ENABLE, QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH, QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH_ENABLE, QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_G_ALIVEMIF_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_SDMACHUBVTS_QCH, QCH_CON_BAAW_SDMACHUBVTS_QCH_ENABLE, QCH_CON_BAAW_SDMACHUBVTS_QCH_CLOCK_REQ, QCH_CON_BAAW_SDMACHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_SDMA_QCH, QCH_CON_D_TZPC_SDMA_QCH_ENABLE, QCH_CON_D_TZPC_SDMA_QCH_CLOCK_REQ, QCH_CON_D_TZPC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_SDMA_WRAP_QCH, QCH_CON_IP_SDMA_WRAP_QCH_ENABLE, QCH_CON_IP_SDMA_WRAP_QCH_CLOCK_REQ, QCH_CON_IP_SDMA_WRAP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IP_SDMA_WRAP_QCH_2, QCH_CON_IP_SDMA_WRAP_QCH_2_ENABLE, QCH_CON_IP_SDMA_WRAP_QCH_2_CLOCK_REQ, QCH_CON_IP_SDMA_WRAP_QCH_2_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_DSP_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_DSP_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_DSP_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_UFDSDMA_QCH, QCH_CON_LH_AST_MI_OTF_UFDSDMA_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_UFDSDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_UFDSDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH_ENABLE, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_CTRL_DNC_SDMA_QCH, QCH_CON_LH_AXI_MI_D_CTRL_DNC_SDMA_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_CTRL_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_SRAM_DNC_SDMA_QCH, QCH_CON_LH_AXI_MI_D_SRAM_DNC_SDMA_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_SRAM_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MMU_SDMA0_DNC_QCH, QCH_CON_LH_AXI_SI_D_MMU_SDMA0_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MMU_SDMA0_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MMU_SDMA0_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MMU_SDMA1_DNC_QCH, QCH_CON_LH_AXI_SI_D_MMU_SDMA1_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MMU_SDMA1_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MMU_SDMA1_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MMU_SDMA2_DNC_QCH, QCH_CON_LH_AXI_SI_D_MMU_SDMA2_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MMU_SDMA2_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MMU_SDMA2_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_MMU_SDMA3_DNC_QCH, QCH_CON_LH_AXI_SI_D_MMU_SDMA3_DNC_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_MMU_SDMA3_DNC_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_MMU_SDMA3_DNC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_SRAM_SDMA_DSP_QCH, QCH_CON_LH_AXI_SI_D_SRAM_SDMA_DSP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_SRAM_SDMA_DSP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SDMA_CMU_SDMA_QCH, QCH_CON_SDMA_CMU_SDMA_QCH_ENABLE, QCH_CON_SDMA_CMU_SDMA_QCH_CLOCK_REQ, QCH_CON_SDMA_CMU_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_D_UFDSDMA_QCH, QCH_CON_SLH_AXI_MI_D_UFDSDMA_QCH_ENABLE, QCH_CON_SLH_AXI_MI_D_UFDSDMA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_D_UFDSDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_DNC_SDMA_QCH, QCH_CON_SLH_AXI_MI_P_DNC_SDMA_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_DNC_SDMA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_SDMACHUBVTS_QCH, QCH_CON_SLH_AXI_SI_P_SDMACHUBVTS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_SDMACHUBVTS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_SDMACHUBVTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_SDMA_QCH, QCH_CON_SYSREG_SDMA_QCH_ENABLE, QCH_CON_SYSREG_SDMA_QCH_CLOCK_REQ, QCH_CON_SYSREG_SDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_SC_QCH, QCH_CON_BAAW_SC_QCH_ENABLE, QCH_CON_BAAW_SC_QCH_CLOCK_REQ, QCH_CON_BAAW_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_SC_CP_QCH, QCH_CON_BAAW_SC_CP_QCH_ENABLE, QCH_CON_BAAW_SC_CP_QCH_CLOCK_REQ, QCH_CON_BAAW_SC_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_SSP_QCH, QCH_CON_D_TZPC_SSP_QCH_ENABLE, QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_SSP_QCH, QCH_CON_LH_ACEL_SI_D_SSP_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_SSP_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_PSP_INT_QCH, QCH_CON_LH_AXI_MI_D_PSP_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_PSP_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_PSP_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_D_STRONG_INT_QCH, QCH_CON_LH_AXI_MI_D_STRONG_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_D_STRONG_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_D_STRONG_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_P_PSP_INT_QCH, QCH_CON_LH_AXI_SI_P_PSP_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_P_PSP_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_P_PSP_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_DESERIAL_PUF_QCH, DMYQCH_CON_OTP_DESERIAL_PUF_QCH_ENABLE, DMYQCH_CON_OTP_DESERIAL_PUF_QCH_CLOCK_REQ, DMYQCH_CON_OTP_DESERIAL_PUF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_SSP_QCH, QCH_CON_PPMU_SSP_QCH_ENABLE, QCH_CON_PPMU_SSP_QCH_CLOCK_REQ, QCH_CON_PPMU_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_SSP_CM35P_QCH, QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_SSP_CM35P_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_SSP_S0_QCH, QCH_CON_S2MPU_SSP_S0_QCH_ENABLE, QCH_CON_S2MPU_SSP_S0_QCH_CLOCK_REQ, QCH_CON_S2MPU_SSP_S0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_SSP_S0_PMMU0_QCH, QCH_CON_S2MPU_SSP_S0_PMMU0_QCH_ENABLE, QCH_CON_S2MPU_SSP_S0_PMMU0_QCH_CLOCK_REQ, QCH_CON_S2MPU_SSP_S0_PMMU0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SC_QCH, QCH_CON_SC_QCH_ENABLE, QCH_CON_SC_QCH_CLOCK_REQ, QCH_CON_SC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_SSP_QCH, QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_SSP_QCH, QCH_CON_SLH_AXI_MI_P_SSP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_SSP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSP_CMU_SSP_QCH, QCH_CON_SSP_CMU_SSP_QCH_ENABLE, QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ, QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_CM35P, QCH_CON_SS_PSP_QCH_CM35P_ENABLE, QCH_CON_SS_PSP_QCH_CM35P_CLOCK_REQ, QCH_CON_SS_PSP_QCH_CM35P_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_SC, QCH_CON_SS_PSP_QCH_SC_ENABLE, QCH_CON_SS_PSP_QCH_SC_CLOCK_REQ, QCH_CON_SS_PSP_QCH_SC_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_MB_AP, QCH_CON_SS_PSP_QCH_MB_AP_ENABLE, QCH_CON_SS_PSP_QCH_MB_AP_CLOCK_REQ, QCH_CON_SS_PSP_QCH_MB_AP_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_MB_CP, QCH_CON_SS_PSP_QCH_MB_CP_ENABLE, QCH_CON_SS_PSP_QCH_MB_CP_CLOCK_REQ, QCH_CON_SS_PSP_QCH_MB_CP_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_LH_P, QCH_CON_SS_PSP_QCH_LH_P_ENABLE, QCH_CON_SS_PSP_QCH_LH_P_CLOCK_REQ, QCH_CON_SS_PSP_QCH_LH_P_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_DAP, DMYQCH_CON_SS_PSP_QCH_DAP_ENABLE, DMYQCH_CON_SS_PSP_QCH_DAP_CLOCK_REQ, DMYQCH_CON_SS_PSP_QCH_DAP_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_SYSREG, QCH_CON_SS_PSP_QCH_SYSREG_ENABLE, QCH_CON_SS_PSP_QCH_SYSREG_CLOCK_REQ, QCH_CON_SS_PSP_QCH_SYSREG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_BAAW, QCH_CON_SS_PSP_QCH_BAAW_ENABLE, QCH_CON_SS_PSP_QCH_BAAW_CLOCK_REQ, QCH_CON_SS_PSP_QCH_BAAW_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_LH_D, QCH_CON_SS_PSP_QCH_LH_D_ENABLE, QCH_CON_SS_PSP_QCH_LH_D_CLOCK_REQ, QCH_CON_SS_PSP_QCH_LH_D_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_FPU, QCH_CON_SS_PSP_QCH_FPU_ENABLE, QCH_CON_SS_PSP_QCH_FPU_CLOCK_REQ, QCH_CON_SS_PSP_QCH_FPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_PSP_QCH_DBG, QCH_CON_SS_PSP_QCH_DBG_ENABLE, QCH_CON_SS_PSP_QCH_DBG_CLOCK_REQ, QCH_CON_SS_PSP_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_SSP_QCH, QCH_CON_SYSREG_SSP_QCH_ENABLE, QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ, QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_SSP_QCH, QCH_CON_VGEN_LITE_SSP_QCH_ENABLE, QCH_CON_VGEN_LITE_SSP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_SSP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_STRONG_FREE_OSCCLK_QCH, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_STRONG_FREE_OSCCLK_CPU_QCH, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_CPU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_CPU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_STRONG_FREE_OSCCLK_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(STRONG_CMU_STRONG_QCH, QCH_CON_STRONG_CMU_STRONG_QCH_ENABLE, QCH_CON_STRONG_CMU_STRONG_QCH_CLOCK_REQ, QCH_CON_STRONG_CMU_STRONG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_UFDSDMA_QCH, QCH_CON_BAAW_D_UFDSDMA_QCH_ENABLE, QCH_CON_BAAW_D_UFDSDMA_QCH_CLOCK_REQ, QCH_CON_BAAW_D_UFDSDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_UFD_QCH, QCH_CON_D_TZPC_UFD_QCH_ENABLE, QCH_CON_D_TZPC_UFD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_UFD_QCH, QCH_CON_I2C_UFD_QCH_ENABLE, QCH_CON_I2C_UFD_QCH_CLOCK_REQ, QCH_CON_I2C_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_UFD_QCH_PCLK, QCH_CON_I3C_UFD_QCH_PCLK_ENABLE, QCH_CON_I3C_UFD_QCH_PCLK_CLOCK_REQ, QCH_CON_I3C_UFD_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_UFD_QCH_SCLK, QCH_CON_I3C_UFD_QCH_SCLK_ENABLE, QCH_CON_I3C_UFD_QCH_SCLK_CLOCK_REQ, QCH_CON_I3C_UFD_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_UFDSDMA_QCH, QCH_CON_LH_AST_SI_OTF_UFDSDMA_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_UFDSDMA_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_UFDSDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_UFD_QCH, QCH_CON_PDMA_UFD_QCH_ENABLE, QCH_CON_PDMA_UFD_QCH_CLOCK_REQ, QCH_CON_PDMA_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D_UFD_QCH, QCH_CON_PPMU_D_UFD_QCH_ENABLE, QCH_CON_PPMU_D_UFD_QCH_CLOCK_REQ, QCH_CON_PPMU_D_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2PC_UFD_QCH, QCH_CON_S2PC_UFD_QCH_ENABLE, QCH_CON_S2PC_UFD_QCH_CLOCK_REQ, QCH_CON_S2PC_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_MI_OTF_CSISUFD_QCH, QCH_CON_SLH_AST_MI_OTF_CSISUFD_QCH_ENABLE, QCH_CON_SLH_AST_MI_OTF_CSISUFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_MI_OTF_CSISUFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_UFD_QCH, QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_CMGPUFD_QCH, QCH_CON_SLH_AXI_MI_P_CMGPUFD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_CMGPUFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_CMGPUFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_UFD_QCH, QCH_CON_SLH_AXI_MI_P_UFD_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_UFD_QCH, QCH_CON_SLH_AXI_SI_D_UFD_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_UFD_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_D_UFDSDMA_QCH, QCH_CON_SLH_AXI_SI_D_UFDSDMA_QCH_ENABLE, QCH_CON_SLH_AXI_SI_D_UFDSDMA_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_D_UFDSDMA_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_SI_P_UFDCSIS_QCH, QCH_CON_SLH_AXI_SI_P_UFDCSIS_QCH_ENABLE, QCH_CON_SLH_AXI_SI_P_UFDCSIS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_SI_P_UFDCSIS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SRAM_MIU_UFD_QCH, QCH_CON_SRAM_MIU_UFD_QCH_ENABLE, QCH_CON_SRAM_MIU_UFD_QCH_CLOCK_REQ, QCH_CON_SRAM_MIU_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_UFD_S0_QCH_S0, QCH_CON_SYSMMU_UFD_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_UFD_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_UFD_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_UFD_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_UFD_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_UFD_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_UFD_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_UFD_QCH, QCH_CON_SYSREG_UFD_QCH_ENABLE, QCH_CON_SYSREG_UFD_QCH_CLOCK_REQ, QCH_CON_SYSREG_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_UFD_SECURE_QCH, QCH_CON_SYSREG_UFD_SECURE_QCH_ENABLE, QCH_CON_SYSREG_UFD_SECURE_QCH_CLOCK_REQ, QCH_CON_SYSREG_UFD_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFD_CMU_UFD_QCH, QCH_CON_UFD_CMU_UFD_QCH_ENABLE, QCH_CON_UFD_CMU_UFD_QCH_CLOCK_REQ, QCH_CON_UFD_CMU_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_D_UFD_QCH, QCH_CON_VGEN_LITE_D_UFD_QCH_ENABLE, QCH_CON_VGEN_LITE_D_UFD_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_D_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFD_QCH, QCH_CON_UFD_QCH_ENABLE, QCH_CON_UFD_QCH_CLOCK_REQ, QCH_CON_UFD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_UFS_QCH, QCH_CON_D_TZPC_UFS_QCH_ENABLE, QCH_CON_D_TZPC_UFS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ECU_UFS_QCH, QCH_CON_ECU_UFS_QCH_ENABLE, QCH_CON_ECU_UFS_QCH_CLOCK_REQ, QCH_CON_ECU_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI1UFS_QCH, QCH_CON_GPIO_HSI1UFS_QCH_ENABLE, QCH_CON_GPIO_HSI1UFS_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI1UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_UFS_QCH, QCH_CON_GPIO_UFS_QCH_ENABLE, QCH_CON_GPIO_UFS_QCH_CLOCK_REQ, QCH_CON_GPIO_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_ACEL_SI_D_UFS_QCH, QCH_CON_LH_ACEL_SI_D_UFS_QCH_ENABLE, QCH_CON_LH_ACEL_SI_D_UFS_QCH_CLOCK_REQ, QCH_CON_LH_ACEL_SI_D_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_UFS_QCH, QCH_CON_PPMU_UFS_QCH_ENABLE, QCH_CON_PPMU_UFS_QCH_CLOCK_REQ, QCH_CON_PPMU_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_UFS_S0_QCH_S0, QCH_CON_S2MPU_UFS_S0_QCH_S0_ENABLE, QCH_CON_S2MPU_UFS_S0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_UFS_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(S2MPU_UFS_S0_PMMU0_QCH_S0, QCH_CON_S2MPU_UFS_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_S2MPU_UFS_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_S2MPU_UFS_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_UFS_QCH, QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_UFS_QCH, QCH_CON_SLH_AXI_MI_P_UFS_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_UFS_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPC_UFS_QCH, QCH_CON_SPC_UFS_QCH_ENABLE, QCH_CON_SPC_UFS_QCH_CLOCK_REQ, QCH_CON_SPC_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_UFS_QCH, QCH_CON_SYSREG_UFS_QCH_ENABLE, QCH_CON_SYSREG_UFS_QCH_CLOCK_REQ, QCH_CON_SYSREG_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_CMU_UFS_QCH, QCH_CON_UFS_CMU_UFS_QCH_ENABLE, QCH_CON_UFS_CMU_UFS_QCH_CLOCK_REQ, QCH_CON_UFS_CMU_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_FMP, QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH, QCH_CON_UFS_EMBD_QCH_ENABLE, QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UFS_EMBD_QCH_PCS, QCH_CON_UFS_EMBD_QCH_PCS_ENABLE, QCH_CON_UFS_EMBD_QCH_PCS_CLOCK_REQ, QCH_CON_UFS_EMBD_QCH_PCS_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_UFS_QCH, QCH_CON_VGEN_LITE_UFS_QCH_ENABLE, QCH_CON_VGEN_LITE_UFS_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_UFS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT, QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT_ENABLE, QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT_CLOCK_REQ, QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_VTS_QCH, QCH_CON_BAAW_VTS_QCH_ENABLE, QCH_CON_BAAW_VTS_QCH_CLOCK_REQ, QCH_CON_BAAW_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF0_QCH_PCLK, QCH_CON_DMIC_IF0_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF0_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF0_QCH_DMIC, DMYQCH_CON_DMIC_IF0_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF0_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_IF0_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF1_QCH_PCLK, QCH_CON_DMIC_IF1_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF1_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF1_QCH_DMIC, DMYQCH_CON_DMIC_IF1_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF1_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_IF1_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF2_QCH_PCLK, QCH_CON_DMIC_IF2_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF2_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF2_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF2_QCH_DMIC, DMYQCH_CON_DMIC_IF2_QCH_DMIC_ENABLE, DMYQCH_CON_DMIC_IF2_QCH_DMIC_CLOCK_REQ, DMYQCH_CON_DMIC_IF2_QCH_DMIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_VTS_QCH, QCH_CON_GPIO_VTS_QCH_ENABLE, QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_CODE_QCH, QCH_CON_INTMEM_CODE_QCH_ENABLE, QCH_CON_INTMEM_CODE_QCH_CLOCK_REQ, QCH_CON_INTMEM_CODE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_DATA0_QCH, QCH_CON_INTMEM_DATA0_QCH_ENABLE, QCH_CON_INTMEM_DATA0_QCH_CLOCK_REQ, QCH_CON_INTMEM_DATA0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_DATA1_QCH, QCH_CON_INTMEM_DATA1_QCH_ENABLE, QCH_CON_INTMEM_DATA1_QCH_CLOCK_REQ, QCH_CON_INTMEM_DATA1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_PCM_QCH, QCH_CON_INTMEM_PCM_QCH_ENABLE, QCH_CON_INTMEM_PCM_QCH_CLOCK_REQ, QCH_CON_INTMEM_PCM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_MI_P_VC2VTS_INT_QCH, QCH_CON_LH_AXI_MI_P_VC2VTS_INT_QCH_ENABLE, QCH_CON_LH_AXI_MI_P_VC2VTS_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_MI_P_VC2VTS_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D_VTS2VC_INT_QCH, QCH_CON_LH_AXI_SI_D_VTS2VC_INT_QCH_ENABLE, QCH_CON_LH_AXI_SI_D_VTS2VC_INT_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D_VTS2VC_INT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_ABOX_VTS_QCH, QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE, QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_VTS_QCH, QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_DNC_VTS_QCH, QCH_CON_MAILBOX_DNC_VTS_QCH_ENABLE, QCH_CON_MAILBOX_DNC_VTS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_DNC_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDM_DELAY_REMOVER_QCH, DMYQCH_CON_PDM_DELAY_REMOVER_QCH_ENABLE, DMYQCH_CON_PDM_DELAY_REMOVER_QCH_CLOCK_REQ, DMYQCH_CON_PDM_DELAY_REMOVER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_PCLK, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_CCLK, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_ACLK, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK_ENABLE, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_VT_QCH_PCLK, QCH_CON_SERIAL_LIF_VT_QCH_PCLK_ENABLE, QCH_CON_SERIAL_LIF_VT_QCH_PCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_VT_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_VT_QCH_CCLK, QCH_CON_SERIAL_LIF_VT_QCH_CCLK_ENABLE, QCH_CON_SERIAL_LIF_VT_QCH_CCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_VT_QCH_CCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_VT_QCH_ACLK, QCH_CON_SERIAL_LIF_VT_QCH_ACLK_ENABLE, QCH_CON_SERIAL_LIF_VT_QCH_ACLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_VT_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SERIAL_LIF_VT_QCH_BCLK, QCH_CON_SERIAL_LIF_VT_QCH_BCLK_ENABLE, QCH_CON_SERIAL_LIF_VT_QCH_BCLK_CLOCK_REQ, QCH_CON_SERIAL_LIF_VT_QCH_BCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD0, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_CLOCK_REQ, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD1, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_CLOCK_REQ, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SS_VTS_GLUE_QCH_DMIC_IF_PAD2, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_ENABLE, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_CLOCK_REQ, DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_VTS_QCH, QCH_CON_SYSREG_VTS_QCH_ENABLE, QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_QCH, QCH_CON_TIMER_QCH_ENABLE, QCH_CON_TIMER_QCH_CLOCK_REQ, QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VTS_CMU_VTS_QCH, QCH_CON_VTS_CMU_VTS_QCH_ENABLE, QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_VTS_QCH, QCH_CON_WDT_VTS_QCH_ENABLE, QCH_CON_WDT_VTS_QCH_CLOCK_REQ, QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_VTS_QCH_CLKIN, QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN_ENABLE, QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN_CLOCK_REQ, QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN_IGNORE_FORCE_PM_EN),
	CLK_QCH(YAMIN_MCU_VTS_QCH_DBGCLK, QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK_ENABLE, QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK_CLOCK_REQ, QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_YUVP_QCH, QCH_CON_D_TZPC_YUVP_QCH_ENABLE, QCH_CON_D_TZPC_YUVP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_MI_OTF_MCFPYUVP_QCH, QCH_CON_LH_AST_MI_OTF_MCFPYUVP_QCH_ENABLE, QCH_CON_LH_AST_MI_OTF_MCFPYUVP_QCH_CLOCK_REQ, QCH_CON_LH_AST_MI_OTF_MCFPYUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_YUVPMCFP_QCH, QCH_CON_LH_AST_SI_OTF_YUVPMCFP_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_YUVPMCFP_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_YUVPMCFP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AST_SI_OTF_YUVPMCSC_QCH, QCH_CON_LH_AST_SI_OTF_YUVPMCSC_QCH_ENABLE, QCH_CON_LH_AST_SI_OTF_YUVPMCSC_QCH_CLOCK_REQ, QCH_CON_LH_AST_SI_OTF_YUVPMCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D0_YUVP_QCH, QCH_CON_LH_AXI_SI_D0_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LH_AXI_SI_D1_YUVP_QCH, QCH_CON_LH_AXI_SI_D1_YUVP_QCH_ENABLE, QCH_CON_LH_AXI_SI_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_LH_AXI_SI_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D0_YUVP_QCH, QCH_CON_PPMU_D0_YUVP_QCH_ENABLE, QCH_CON_PPMU_D0_YUVP_QCH_CLOCK_REQ, QCH_CON_PPMU_D0_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_D1_YUVP_QCH, QCH_CON_PPMU_D1_YUVP_QCH_ENABLE, QCH_CON_PPMU_D1_YUVP_QCH_CLOCK_REQ, QCH_CON_PPMU_D1_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SIU_G_PPMU_YUVP_QCH, QCH_CON_SIU_G_PPMU_YUVP_QCH_ENABLE, QCH_CON_SIU_G_PPMU_YUVP_QCH_CLOCK_REQ, QCH_CON_SIU_G_PPMU_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AST_SI_G_PPMU_YUVP_QCH, QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH_ENABLE, QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SLH_AXI_MI_P_YUVP_QCH, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_ENABLE, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_CLOCK_REQ, QCH_CON_SLH_AXI_MI_P_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_YUVP_S0_QCH_S0, QCH_CON_SYSMMU_YUVP_S0_QCH_S0_ENABLE, QCH_CON_SYSMMU_YUVP_S0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_YUVP_S0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_YUVP_S0_PMMU0_QCH_S0, QCH_CON_SYSMMU_YUVP_S0_PMMU0_QCH_S0_ENABLE, QCH_CON_SYSMMU_YUVP_S0_PMMU0_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_YUVP_S0_PMMU0_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_YUVP_S0_PMMU1_QCH_S0, QCH_CON_SYSMMU_YUVP_S0_PMMU1_QCH_S0_ENABLE, QCH_CON_SYSMMU_YUVP_S0_PMMU1_QCH_S0_CLOCK_REQ, QCH_CON_SYSMMU_YUVP_S0_PMMU1_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_YUVP_QCH, QCH_CON_SYSREG_YUVP_QCH_ENABLE, QCH_CON_SYSREG_YUVP_QCH_CLOCK_REQ, QCH_CON_SYSREG_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(VGEN_LITE_YUVP_QCH, QCH_CON_VGEN_LITE_YUVP_QCH_ENABLE, QCH_CON_VGEN_LITE_YUVP_QCH_CLOCK_REQ, QCH_CON_VGEN_LITE_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_QCH, QCH_CON_YUVP_QCH_ENABLE, QCH_CON_YUVP_QCH_CLOCK_REQ, QCH_CON_YUVP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_QCH_VOTF0, QCH_CON_YUVP_QCH_VOTF0_ENABLE, QCH_CON_YUVP_QCH_VOTF0_CLOCK_REQ, QCH_CON_YUVP_QCH_VOTF0_IGNORE_FORCE_PM_EN),
	CLK_QCH(YUVP_CMU_YUVP_QCH, QCH_CON_YUVP_CMU_YUVP_QCH_ENABLE, QCH_CON_YUVP_CMU_YUVP_QCH_CLOCK_REQ, QCH_CON_YUVP_CMU_YUVP_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 52;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_ALIVE, ALIVE_CMU_ALIVE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ALIVE_CMU_ALIVE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AOCCSIS, AOCCSIS_CMU_AOCCSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AOCCSIS_CMU_AOCCSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUD, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_BRP, BRP_CMU_BRP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, BRP_CMU_BRP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CHUB, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CHUBVTS, CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CMGP, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0_GLB, CPUCL0_GLB_CMU_CPUCL0_GLB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_GLB_CMU_CPUCL0_GLB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL2, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CSIS, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CSTAT, CSTAT_CMU_CSTAT_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CSTAT_CMU_CSTAT_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DBGCORE, DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DNC, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUB, DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUF0, DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPUF1, DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DSP, DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DSU, DSU_CMU_DSU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DSU_CMU_DSU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3DCORE, G3DCORE_CMU_G3DCORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3DCORE_CMU_G3DCORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GNPU, GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_GNSS, GNSS_CMU_GNSS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, GNSS_CMU_GNSS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI0, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI1, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_ICPU, ICPU_CMU_ICPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, ICPU_CMU_ICPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_LME, LME_CMU_LME_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, LME_CMU_LME_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_M2M, M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCFP, MCFP_CMU_MCFP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCFP_CMU_MCFP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MCSC, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFC, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFD, MFD_CMU_MFD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFD_CMU_MFD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL0, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1A, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1B, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_NOCL1C, NOCL1C_CMU_NOCL1C_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, NOCL1C_CMU_NOCL1C_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC0, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIC2, PERIC2_CMU_PERIC2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIC2_CMU_PERIC2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERIS, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_RGBP, RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_S2D, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_SDMA, SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_SSP, SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_STRONG, STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_UFD, UFD_CMU_UFD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, UFD_CMU_UFD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_UFS, UFS_CMU_UFS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, UFS_CMU_UFS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_VTS, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_YUVP, YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
