export default [
   {
      title: '7-Segment Display Stopwatch',
      imgUrl: '/assets/FPGA1.jpg',
      stack: ['FPGA: DE-10 Lite', 'Intel Quartus', 'Verilog HDL'],
      link: 'https://github.com/JNario31/FPGA-Stopwatch',
   },
   {
      title: '7-Segment Display Binary to Decimal',
      imgUrl: '/assets/fpga2.jpg',
      stack: ['FPGA: DE-10 Lite', 'Intel Quartus', 'Verilog HDL'],
      link: 'https://github.com/JNario31/4bit-binary-to-decimal',
   },
   {
      title: 'Version-1 Portfolio Website',
      imgUrl: '/assets/Version1_website.jpg',
      stack: ['HTML', 'CSS', 'Javascript'],
      link: 'https://jnario31.github.io/Personal-Website2/',
   },

   {
      title: 'Version-2 Portfolio Website',
      imgUrl: '/assets/portfolioweb.jpg',
      stack: ['React', 'Tailwind', 'Vite'],
      link: 'https://github.com/JNario31/portfolio',
   },
]