This folder contains projects and labwork that is related to Verilog, SystemVerilog, and FPGA/ASIC design: 
ECE 351 - Verilog and FPGA Design (RTL programming)
ECE 481 - ASIC: Modeling and Synthesis
