Loading plugins phase: Elapsed time ==> 0s.116ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -d CY8C5888LTI-LP097 -s C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.279ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.035ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  distancemeter.v
Program  :   F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -dcpsoc3 distancemeter.v -verilog
======================================================================

======================================================================
Compiling:  distancemeter.v
Program  :   F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -dcpsoc3 distancemeter.v -verilog
======================================================================

======================================================================
Compiling:  distancemeter.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -dcpsoc3 -verilog distancemeter.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 25 17:17:15 2021


======================================================================
Compiling:  distancemeter.v
Program  :   vpp
Options  :    -yv2 -q10 distancemeter.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 25 17:17:15 2021

Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'distancemeter.ctl'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  distancemeter.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -dcpsoc3 -verilog distancemeter.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 25 17:17:15 2021

Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\codegentemp\distancemeter.ctl'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\codegentemp\distancemeter.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  distancemeter.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -dcpsoc3 -verilog distancemeter.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 25 17:17:16 2021

Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\codegentemp\distancemeter.ctl'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\codegentemp\distancemeter.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_15
	Net_16
	Net_17
	Net_18
	\Comp_1:Net_9\
	\UART_1:BUART:reset_sr\
	Net_146
	Net_141
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_137
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_643
	Net_644
	Net_645
	Net_646
	Net_647
	Net_648
	Net_649
	Net_672


Deleted 40 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Control_Reg_1:rst\ to \Control_Reg_1:clk\
Aliasing \Control_Reg_2:clk\ to \Control_Reg_1:clk\
Aliasing \Control_Reg_2:rst\ to \Control_Reg_1:clk\
Aliasing zero to \Control_Reg_1:clk\
Aliasing one to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_5_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_6_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_7_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_8_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_9_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_10_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_11_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_12_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_15_net_0 to tmpOE__Pin_1_net_0
Aliasing \Comp_1:clock\ to \Control_Reg_1:clk\
Aliasing \VDAC8_1:Net_83\ to \Control_Reg_1:clk\
Aliasing \VDAC8_1:Net_81\ to \Control_Reg_1:clk\
Aliasing \VDAC8_1:Net_82\ to \Control_Reg_1:clk\
Aliasing tmpOE__Pin_16_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_25_net_0 to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:rx_status_1\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_22_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_23_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__beeperpin_net_0 to tmpOE__Pin_1_net_0
Aliasing tmpOE__Pin_24_net_0 to tmpOE__Pin_1_net_0
Aliasing \counter_reset:clk\ to \Control_Reg_1:clk\
Aliasing \counter_reset:rst\ to \Control_Reg_1:clk\
Aliasing tmpOE__Pin_13_net_0 to tmpOE__Pin_1_net_0
Aliasing \PGA_1:Net_37\ to \Control_Reg_1:clk\
Aliasing \PGA_1:Net_40\ to \Control_Reg_1:clk\
Aliasing \PGA_1:Net_38\ to \Control_Reg_1:clk\
Aliasing \PGA_1:Net_39\ to \Control_Reg_1:clk\
Aliasing \Timer_1:Net_260\ to \Control_Reg_1:clk\
Aliasing \Timer_1:Net_102\ to tmpOE__Pin_1_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to \Control_Reg_1:clk\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \Control_Reg_1:clk\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_179_0
Aliasing Net_354_0D to \Control_Reg_1:clk\
Aliasing Net_352_0D to \Control_Reg_1:clk\
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Net_179_1
Aliasing Net_354_1D to \Control_Reg_1:clk\
Aliasing Net_352_1D to \Control_Reg_1:clk\
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Net_368_0
Aliasing Net_364_0D to \Control_Reg_1:clk\
Aliasing Net_362_0D to \Control_Reg_1:clk\
Aliasing \Debouncer_2:DEBOUNCER[1]:d_sync_1\\D\ to Net_368_1
Aliasing Net_364_1D to \Control_Reg_1:clk\
Aliasing Net_362_1D to \Control_Reg_1:clk\
Removing Lhs of wire \Control_Reg_1:rst\[1] = \Control_Reg_1:clk\[0]
Removing Rhs of wire Net_4[2] = \Control_Reg_1:control_out_0\[3]
Removing Rhs of wire Net_4[2] = \Control_Reg_1:control_0\[26]
Removing Rhs of wire Net_1[4] = \Control_Reg_1:control_out_1\[5]
Removing Rhs of wire Net_1[4] = \Control_Reg_1:control_1\[25]
Removing Rhs of wire Net_2[6] = \Control_Reg_1:control_out_2\[7]
Removing Rhs of wire Net_2[6] = \Control_Reg_1:control_2\[24]
Removing Rhs of wire Net_3[8] = \Control_Reg_1:control_out_3\[9]
Removing Rhs of wire Net_3[8] = \Control_Reg_1:control_3\[23]
Removing Rhs of wire Net_5[10] = \Control_Reg_1:control_out_4\[11]
Removing Rhs of wire Net_5[10] = \Control_Reg_1:control_4\[22]
Removing Rhs of wire Net_6[12] = \Control_Reg_1:control_out_5\[13]
Removing Rhs of wire Net_6[12] = \Control_Reg_1:control_5\[21]
Removing Rhs of wire Net_7[14] = \Control_Reg_1:control_out_6\[15]
Removing Rhs of wire Net_7[14] = \Control_Reg_1:control_6\[20]
Removing Rhs of wire Net_8[16] = \Control_Reg_1:control_out_7\[17]
Removing Rhs of wire Net_8[16] = \Control_Reg_1:control_7\[19]
Removing Lhs of wire \Control_Reg_2:clk\[27] = \Control_Reg_1:clk\[0]
Removing Lhs of wire \Control_Reg_2:rst\[28] = \Control_Reg_1:clk\[0]
Removing Rhs of wire Net_14[29] = \Control_Reg_2:control_out_0\[30]
Removing Rhs of wire Net_14[29] = \Control_Reg_2:control_0\[53]
Removing Rhs of wire Net_11[31] = \Control_Reg_2:control_out_1\[32]
Removing Rhs of wire Net_11[31] = \Control_Reg_2:control_1\[52]
Removing Rhs of wire Net_12[33] = \Control_Reg_2:control_out_2\[34]
Removing Rhs of wire Net_12[33] = \Control_Reg_2:control_2\[51]
Removing Rhs of wire Net_13[35] = \Control_Reg_2:control_out_3\[36]
Removing Rhs of wire Net_13[35] = \Control_Reg_2:control_3\[50]
Removing Rhs of wire zero[59] = \Control_Reg_1:clk\[0]
Removing Lhs of wire one[60] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_2_net_0[63] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_3_net_0[69] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_4_net_0[75] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_5_net_0[81] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_6_net_0[87] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_7_net_0[93] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_8_net_0[99] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_9_net_0[105] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_10_net_0[111] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_11_net_0[117] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_12_net_0[123] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_15_net_0[129] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \Comp_1:clock\[138] = zero[59]
Removing Rhs of wire Net_680[140] = \Comp_1:Net_1\[139]
Removing Lhs of wire \VDAC8_1:Net_83\[143] = zero[59]
Removing Lhs of wire \VDAC8_1:Net_81\[144] = zero[59]
Removing Lhs of wire \VDAC8_1:Net_82\[145] = zero[59]
Removing Lhs of wire tmpOE__Pin_16_net_0[149] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_25_net_0[155] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:Net_61\[162] = \UART_1:Net_9\[161]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[166] = zero[59]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[167] = zero[59]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[168] = zero[59]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[169] = zero[59]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[170] = zero[59]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[171] = zero[59]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[172] = zero[59]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[173] = zero[59]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[185] = \UART_1:BUART:tx_bitclk_dp\[221]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[231] = \UART_1:BUART:tx_counter_dp\[222]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[232] = zero[59]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[233] = zero[59]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[234] = zero[59]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[236] = \UART_1:BUART:tx_fifo_empty\[199]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[238] = \UART_1:BUART:tx_fifo_notfull\[198]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[298] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[306] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[317]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[308] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[318]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[309] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[334]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[310] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[348]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[311] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[312]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[312] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[313] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[314]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[314] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[320] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[321] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[322] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[323] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[324] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[325] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[326] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[327] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[328] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[329] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[330] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[331] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[336] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[337] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[338] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[339] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[340] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[341] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[342] = \UART_1:BUART:pollcount_1\[304]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[343] = \UART_1:BUART:pollcount_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[344] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[345] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[352] = zero[59]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[353] = \UART_1:BUART:rx_parity_error_status\[354]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[355] = \UART_1:BUART:rx_stop_bit_error\[356]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[366] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[415]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[370] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[437]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[371] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[372] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[373] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[374] = \UART_1:BUART:sRX:MODIN4_6\[375]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[375] = \UART_1:BUART:rx_count_6\[293]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[376] = \UART_1:BUART:sRX:MODIN4_5\[377]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[377] = \UART_1:BUART:rx_count_5\[294]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[378] = \UART_1:BUART:sRX:MODIN4_4\[379]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[379] = \UART_1:BUART:rx_count_4\[295]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[380] = \UART_1:BUART:sRX:MODIN4_3\[381]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[381] = \UART_1:BUART:rx_count_3\[296]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[382] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[383] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[384] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[385] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[386] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[387] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[388] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[389] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[390] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[391] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[392] = \UART_1:BUART:rx_count_6\[293]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[393] = \UART_1:BUART:rx_count_5\[294]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[394] = \UART_1:BUART:rx_count_4\[295]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[395] = \UART_1:BUART:rx_count_3\[296]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[396] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[397] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[398] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[399] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[400] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[401] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[402] = zero[59]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[417] = \UART_1:BUART:rx_postpoll\[252]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[418] = \UART_1:BUART:rx_parity_bit\[369]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[419] = \UART_1:BUART:rx_postpoll\[252]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[420] = \UART_1:BUART:rx_parity_bit\[369]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[421] = \UART_1:BUART:rx_postpoll\[252]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[422] = \UART_1:BUART:rx_parity_bit\[369]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[424] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[425] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[423]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[426] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[423]
Removing Lhs of wire tmpOE__Rx_1_net_0[448] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Tx_1_net_0[453] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_22_net_0[459] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_23_net_0[465] = tmpOE__Pin_1_net_0[55]
Removing Rhs of wire Net_179_0[475] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[473]
Removing Rhs of wire Net_179_1[481] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[479]
Removing Rhs of wire Net_368_0[493] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[490]
Removing Rhs of wire Net_368_1[499] = \Debouncer_2:DEBOUNCER[1]:d_sync_0\[497]
Removing Lhs of wire tmpOE__beeperpin_net_0[505] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire tmpOE__Pin_24_net_0[511] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \counter_reset:clk\[520] = zero[59]
Removing Lhs of wire \counter_reset:rst\[521] = zero[59]
Removing Rhs of wire Net_667[522] = \counter_reset:control_out_0\[523]
Removing Rhs of wire Net_667[522] = \counter_reset:control_0\[546]
Removing Rhs of wire Net_671[548] = \Timer_1:Net_57\[576]
Removing Lhs of wire tmpOE__Pin_13_net_0[550] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \PGA_1:Net_37\[563] = zero[59]
Removing Lhs of wire \PGA_1:Net_40\[564] = zero[59]
Removing Lhs of wire \PGA_1:Net_38\[565] = zero[59]
Removing Lhs of wire \PGA_1:Net_39\[566] = zero[59]
Removing Lhs of wire \Timer_1:Net_260\[572] = zero[59]
Removing Lhs of wire \Timer_1:Net_266\[573] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \Timer_1:Net_102\[578] = tmpOE__Pin_1_net_0[55]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[579] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[594] = \UART_1:BUART:rx_bitclk_pre\[287]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[603] = \UART_1:BUART:rx_parity_error_pre\[364]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[604] = zero[59]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[608] = Net_174_0[466]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[609] = Net_179_0[475]
Removing Lhs of wire Net_354_0D[610] = zero[59]
Removing Lhs of wire Net_352_0D[612] = zero[59]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[613] = Net_174_1[460]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[614] = Net_179_1[481]
Removing Lhs of wire Net_354_1D[615] = zero[59]
Removing Lhs of wire Net_352_1D[617] = zero[59]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[618] = Net_384_0[491]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[619] = Net_368_0[493]
Removing Lhs of wire Net_364_0D[620] = zero[59]
Removing Lhs of wire Net_362_0D[622] = zero[59]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[1]:d_sync_0\\D\[623] = Net_384_1[156]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[1]:d_sync_1\\D\[624] = Net_368_1[499]
Removing Lhs of wire Net_364_1D[625] = zero[59]
Removing Lhs of wire Net_362_1D[627] = zero[59]

------------------------------------------------------
Aliased 0 equations, 184 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_1_net_0' (cost = 0):
tmpOE__Pin_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_138 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_138 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_138 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_138 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_138 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[251] = \UART_1:BUART:rx_bitclk\[299]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[350] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[359] = zero[59]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[586] = \UART_1:BUART:tx_ctrl_mark_last\[242]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[598] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[599] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[601] = zero[59]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[602] = \UART_1:BUART:rx_markspace_pre\[363]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[607] = \UART_1:BUART:rx_parity_bit\[369]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_138 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_138 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : F:\PSOC\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj" -dcpsoc3 distancemeter.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.864ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 25 May 2021 17:17:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\badun\OneDrive - Monash University\TRC3500\Heartrate\DistanceMeter (1)\distancemeter.cydsn\distancemeter.cyprj -d CY8C5888LTI-LP097 distancemeter.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: Net_354_0 from registered to combinatorial
    Converted constant MacroCell: Net_352_0 from registered to combinatorial
    Converted constant MacroCell: Net_354_1 from registered to combinatorial
    Converted constant MacroCell: Net_352_1 from registered to combinatorial
    Converted constant MacroCell: Net_364_0 from registered to combinatorial
    Converted constant MacroCell: Net_362_0 from registered to combinatorial
    Converted constant MacroCell: Net_364_1 from registered to combinatorial
    Converted constant MacroCell: Net_362_1 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_681
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_356
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_167
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Pin_9(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Pin_10(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named beeperpin(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_4 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_1 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_2 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pin_input => Net_3 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            pin_input => Net_5 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            pin_input => Net_6 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => Net_7 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            pin_input => Net_8 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            pin_input => Net_14 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            pin_input => Net_11 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            pin_input => Net_12 ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12(0)__PA ,
            pin_input => Net_13 ,
            pad => Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_15(0)__PA ,
            analog_term => Net_653 ,
            pad => Pin_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_16(0)__PA ,
            pin_input => Net_680 ,
            pad => Pin_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_25(0)__PA ,
            fb => Net_384_1 ,
            pad => Pin_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_138 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_142 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_22(0)__PA ,
            fb => Net_174_1 ,
            pad => Pin_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_23(0)__PA ,
            fb => Net_174_0 ,
            pad => Pin_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = beeperpin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => beeperpin(0)__PA ,
            pad => beeperpin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_24(0)__PA ,
            fb => Net_384_0 ,
            pad => Pin_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_13(0)__PA ,
            analog_term => Net_707 ,
            pad => Pin_13(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_142, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_138 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_138
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_138 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_138 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_138
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_138 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_138 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_138
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_179_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_167) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174_0
        );
        Output = Net_179_0 (fanout=1)

    MacroCell: Name=Net_179_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_167) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174_1
        );
        Output = Net_179_1 (fanout=1)

    MacroCell: Name=Net_368_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_384_0
        );
        Output = Net_368_0 (fanout=1)

    MacroCell: Name=Net_368_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_384_1
        );
        Output = Net_368_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_8 ,
            control_6 => Net_7 ,
            control_5 => Net_6 ,
            control_4 => Net_5 ,
            control_3 => Net_3 ,
            control_2 => Net_2 ,
            control_1 => Net_1 ,
            control_0 => Net_4 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "11111111"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => Net_13 ,
            control_2 => Net_12 ,
            control_1 => Net_11 ,
            control_0 => Net_14 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\counter_reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \counter_reset:control_7\ ,
            control_6 => \counter_reset:control_6\ ,
            control_5 => \counter_reset:control_5\ ,
            control_4 => \counter_reset:control_4\ ,
            control_3 => \counter_reset:control_3\ ,
            control_2 => \counter_reset:control_2\ ,
            control_1 => \counter_reset:control_1\ ,
            control_0 => Net_667 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_179_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_179_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_368_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_368_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_671 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   29 :  163 :  192 : 15.10 %
  Unique P-terms              :   48 :  336 :  384 : 12.50 %
  Total P-terms               :   57 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.103ms
Tech Mapping phase: Elapsed time ==> 0s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_11(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_13(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_15(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_16(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_22(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_23(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_24(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_25(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_6(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_7(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_8(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_9(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : beeperpin(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \PGA_1:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[6]@[FFB(Vref,6)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_11(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Pin_12(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_13(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_15(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_16(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_22(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_23(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_24(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_25(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_4(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_6(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_7(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_8(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_9(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : beeperpin(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Dedicated_Output (fixed, OPAMP-GPIO)
Comparator[2]@[FFB(Comparator,2)] : \Comp_1:ctComp\
OpAmp[1]@[FFB(OpAmp,1)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
SC[0]@[FFB(SC,0)] : \PGA_1:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[6]@[FFB(Vref,6)] : vRef_1

Analog Placement phase: Elapsed time ==> 1s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_653" overuses wire "AGL[6]"
Net "Net_662" overuses wire "AGL[6]"
Net "Net_707" overuses wire "AGL[5]"
Net "Net_662" overuses wire "AGL[5]"
Analog Routing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_707 {
    sc_0_vout
    agl5_x_sc_0_vout
    agl5
    agl5_x_p0_5
    p0_5
    agl7_x_sc_0_vout
    agl7
    agl7_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_653 {
    sc_0_vin
    amuxbusl_x_sc_0_vin
    amuxbusl
    amuxbusl_x_p0_6
    p0_6
  }
  Net: Net_101 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_comp_2_vminus
    comp_2_vminus
  }
  Net: Net_662 {
    common_vssa
    dsm_0_vplus_vssa
    dsm_0_vplus_x_dsm_0_vplus_vssa
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: Net_661 {
    sc_0_vref
    agl4_x_sc_0_vref
    agl4
    agl4_x_agr4
    agr4
    agr4_x_opamp_1_vminus
    opamp_1_vminus
    opamp_1_vminus_x_p3_6
    p3_6
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  sc_0_vout                                        -> Net_707
  agl5_x_sc_0_vout                                 -> Net_707
  agl5                                             -> Net_707
  agl5_x_p0_5                                      -> Net_707
  p0_5                                             -> Net_707
  agl7_x_sc_0_vout                                 -> Net_707
  agl7                                             -> Net_707
  agl7_x_comp_2_vplus                              -> Net_707
  comp_2_vplus                                     -> Net_707
  sc_0_vin                                         -> Net_653
  amuxbusl_x_sc_0_vin                              -> Net_653
  amuxbusl                                         -> Net_653
  amuxbusl_x_p0_6                                  -> Net_653
  p0_6                                             -> Net_653
  vidac_0_vout                                     -> Net_101
  agl1_x_vidac_0_vout                              -> Net_101
  agl1                                             -> Net_101
  agl1_x_comp_2_vminus                             -> Net_101
  comp_2_vminus                                    -> Net_101
  common_vssa                                      -> Net_662
  dsm_0_vplus_vssa                                 -> Net_662
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> Net_662
  dsm_0_vplus                                      -> Net_662
  agl6_x_dsm_0_vplus                               -> Net_662
  agl6                                             -> Net_662
  agl6_x_agr6                                      -> Net_662
  agr6                                             -> Net_662
  agr6_x_opamp_1_vplus                             -> Net_662
  opamp_1_vplus                                    -> Net_662
  sc_0_vref                                        -> Net_661
  agl4_x_sc_0_vref                                 -> Net_661
  agl4                                             -> Net_661
  agl4_x_agr4                                      -> Net_661
  agr4                                             -> Net_661
  agr4_x_opamp_1_vminus                            -> Net_661
  opamp_1_vminus                                   -> Net_661
  opamp_1_vminus_x_p3_6                            -> Net_661
  p3_6                                             -> Net_661
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.85
                   Pterms :            4.23
               Macrocells :            2.23
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.86 :       4.14
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_138
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_138
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_138 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_138 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_138 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_138 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_8 ,
        control_6 => Net_7 ,
        control_5 => Net_6 ,
        control_4 => Net_5 ,
        control_3 => Net_3 ,
        control_2 => Net_2 ,
        control_1 => Net_1 ,
        control_0 => Net_4 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "11111111"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_179_1, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_167) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174_1
        );
        Output = Net_179_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\counter_reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \counter_reset:control_7\ ,
        control_6 => \counter_reset:control_6\ ,
        control_5 => \counter_reset:control_5\ ,
        control_4 => \counter_reset:control_4\ ,
        control_3 => \counter_reset:control_3\ ,
        control_2 => \counter_reset:control_2\ ,
        control_1 => \counter_reset:control_1\ ,
        control_0 => Net_667 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_138 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_138
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_179_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_167) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_174_0
        );
        Output = Net_179_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_368_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_384_0
        );
        Output = Net_368_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_368_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_384_1
        );
        Output = Net_368_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_142, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => Net_13 ,
        control_2 => Net_12 ,
        control_1 => Net_11 ,
        control_0 => Net_14 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_179_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_179_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_368_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_368_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_671 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        pin_input => Net_14 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        pin_input => Net_11 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_11(0)__PA ,
        pin_input => Net_12 ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12(0)__PA ,
        pin_input => Net_13 ,
        pad => Pin_12(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_13(0)__PA ,
        analog_term => Net_707 ,
        pad => Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_15(0)__PA ,
        analog_term => Net_653 ,
        pad => Pin_15(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_16(0)__PA ,
        pin_input => Net_680 ,
        pad => Pin_16(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_25(0)__PA ,
        fb => Net_384_1 ,
        pad => Pin_25(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_24(0)__PA ,
        fb => Net_384_0 ,
        pad => Pin_24(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_4 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => Net_1 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_2 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pin_input => Net_3 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        pin_input => Net_5 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        pin_input => Net_6 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pin_input => Net_7 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        pin_input => Net_8 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_22(0)__PA ,
        fb => Net_174_1 ,
        pad => Pin_22(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_23(0)__PA ,
        fb => Net_174_0 ,
        pad => Pin_23(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_661 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = beeperpin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => beeperpin(0)__PA ,
        pad => beeperpin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_138 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_142 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_1:Net_9\ ,
            dclk_0 => \UART_1:Net_9_local\ ,
            dclk_glb_1 => Net_681 ,
            dclk_1 => Net_681_local ,
            dclk_glb_2 => Net_356 ,
            dclk_2 => Net_356_local ,
            dclk_glb_3 => Net_167 ,
            dclk_3 => Net_167_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_707 ,
            vminus => Net_101 ,
            out => Net_680 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA_1:SC\
        PORT MAP (
            vref => Net_661 ,
            vin => Net_653 ,
            modout => \PGA_1:Net_41\ ,
            vout => Net_707 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_681 ,
            enable => __ONE__ ,
            capture => Net_680 ,
            timer_reset => Net_667 ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_671 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_101 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_662 ,
            vminus => Net_661 ,
            vout => Net_661 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_662 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |         Pin_9(0) | In(Net_14)
     |   1 |     * |      NONE |         CMOS_OUT |        Pin_10(0) | In(Net_11)
     |   2 |     * |      NONE |         CMOS_OUT |        Pin_11(0) | In(Net_12)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_12(0) | In(Net_13)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        Pin_13(0) | Analog(Net_707)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Pin_15(0) | Analog(Net_653)
     |   7 |     * |      NONE |      RES_PULL_UP |        Pin_16(0) | In(Net_680)
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   4 |     * |      NONE |      RES_PULL_UP |        Pin_25(0) | FB(Net_384_1)
     |   5 |     * |      NONE |      RES_PULL_UP |        Pin_24(0) | FB(Net_384_0)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |         Pin_1(0) | In(Net_4)
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_2(0) | In(Net_1)
     |   2 |     * |      NONE |         CMOS_OUT |         Pin_3(0) | In(Net_2)
     |   3 |     * |      NONE |         CMOS_OUT |         Pin_4(0) | In(Net_3)
     |   4 |     * |      NONE |         CMOS_OUT |         Pin_5(0) | In(Net_5)
     |   5 |     * |      NONE |         CMOS_OUT |         Pin_6(0) | In(Net_6)
     |   6 |     * |      NONE |         CMOS_OUT |         Pin_7(0) | In(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |         Pin_8(0) | In(Net_8)
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   3 |     * |      NONE |      RES_PULL_UP |        Pin_22(0) | FB(Net_174_1)
     |   4 |     * |      NONE |      RES_PULL_UP |        Pin_23(0) | FB(Net_174_0)
     |   6 |       |      NONE |      HI_Z_ANALOG | Dedicated_Output | Analog(Net_661)
     |   7 |     * |      NONE |      RES_PULL_UP |     beeperpin(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_138)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_142)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.050ms
Digital Placement phase: Elapsed time ==> 1s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"F:\PSOC\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "F:\PSOC\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "distancemeter_r.vh2" --pcf-path "distancemeter.pco" --des-name "distancemeter" --dsf-path "distancemeter.dsf" --sdc-path "distancemeter.sdc" --lib-path "distancemeter_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.681ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in distancemeter_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.177ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.297ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.298ms
API generation phase: Elapsed time ==> 21s.754ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
