Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 16 09:41:49 2021
| Host         : Riptide running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: oled_clk/clock_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sample_clk/new_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 306 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.821        0.000                      0                   55        0.238        0.000                      0                   55        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.821        0.000                      0                   55        0.238        0.000                      0                   55        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 ac/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.945%)  route 3.197ns (77.055%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  ac/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  ac/count2_reg[4]/Q
                         net (fo=8, routed)           1.063     6.837    ac/count2_reg[4]
    SLICE_X1Y130         LUT3 (Prop_lut3_I1_O)        0.124     6.961 r  ac/sclk_i_15/O
                         net (fo=1, routed)           0.670     7.631    ac/sclk_i_15_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  ac/sclk_i_8/O
                         net (fo=1, routed)           0.667     8.422    ac/sclk_i_8_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I5_O)        0.124     8.546 r  ac/sclk_i_2/O
                         net (fo=1, routed)           0.797     9.343    ac/sclk_i_2_n_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.467    ac/sclk_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y129         FDRE (Setup_fdre_C_D)        0.029    15.288    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.890ns (30.092%)  route 2.068ns (69.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.586     8.276    sample_clk/new_clk
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[1]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.890ns (30.092%)  route 2.068ns (69.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.586     8.276    sample_clk/new_clk
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[2]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.890ns (30.092%)  route 2.068ns (69.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.586     8.276    sample_clk/new_clk
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[3]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.890ns (30.092%)  route 2.068ns (69.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.586     8.276    sample_clk/new_clk
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[4]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.890ns (30.575%)  route 2.021ns (69.425%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.539     8.229    sample_clk/new_clk
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.673    15.014    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[10]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524    14.736    sample_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.890ns (30.575%)  route 2.021ns (69.425%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.539     8.229    sample_clk/new_clk
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.673    15.014    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[11]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524    14.736    sample_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.890ns (30.575%)  route 2.021ns (69.425%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.797     5.318    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.518     5.836 f  sample_clk/counter_reg[5]/Q
                         net (fo=2, routed)           0.699     6.536    sample_clk/counter[5]
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.124     6.660 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.277    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.401 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.566    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.690 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.539     8.229    sample_clk/new_clk
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.673    15.014    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[9]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524    14.736    sample_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.890ns (32.375%)  route 1.859ns (67.624%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.796     5.317    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  sample_clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.677     6.513    sample_clk/counter[4]
    SLICE_X3Y129         LUT4 (Prop_lut4_I3_O)        0.124     6.637 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.254    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.378 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.543    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.667 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.399     8.066    sample_clk/new_clk
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[5]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y130         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 sample_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.890ns (32.375%)  route 1.859ns (67.624%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.796     5.317    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     5.835 f  sample_clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.677     6.513    sample_clk/counter[4]
    SLICE_X3Y129         LUT4 (Prop_lut4_I3_O)        0.124     6.637 f  sample_clk/counter[0]_i_4/O
                         net (fo=1, routed)           0.618     7.254    sample_clk/counter[0]_i_4_n_0
    SLICE_X3Y130         LUT5 (Prop_lut5_I4_O)        0.124     7.378 f  sample_clk/counter[0]_i_2/O
                         net (fo=3, routed)           0.165     7.543    sample_clk/counter[0]_i_2_n_0
    SLICE_X3Y130         LUT2 (Prop_lut2_I0_O)        0.124     7.667 r  sample_clk/counter[11]_i_1/O
                         net (fo=11, routed)          0.399     8.066    sample_clk/new_clk
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.672    15.013    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  sample_clk/counter_reg[6]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y130         FDRE (Setup_fdre_C_R)       -0.524    14.735    sample_clk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  oled_clk/counter_reg[1]/Q
                         net (fo=5, routed)           0.143     1.730    oled_clk/counter_reg__0[1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  oled_clk/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.775    oled_clk/clock_out_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  oled_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/clock_out_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    oled_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.667     1.551    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  sample_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  sample_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.872    sample_clk/counter[0]
    SLICE_X3Y130         LUT3 (Prop_lut3_I1_O)        0.042     1.914 r  sample_clk/new_clk_i_1/O
                         net (fo=1, routed)           0.000     1.914    sample_clk/new_clk_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  sample_clk/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.940     2.068    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  sample_clk/new_clk_reg/C
                         clock pessimism             -0.517     1.551    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.107     1.658    sample_clk/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.136     1.710    oled_clk/counter_reg__0[2]
    SLICE_X28Y46         LUT5 (Prop_lut5_I3_O)        0.104     1.814 r  oled_clk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    oled_clk/counter[4]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    oled_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.666     1.550    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  sample_clk/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.839    sample_clk/counter[3]
    SLICE_X2Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.949 r  sample_clk/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.949    sample_clk/data0[3]
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.939     2.067    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[3]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.134     1.684    sample_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.668     1.552    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  sample_clk/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     1.842    sample_clk/counter[11]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.952 r  sample_clk/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.952    sample_clk/data0[11]
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.941     2.069    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  sample_clk/counter_reg[11]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.134     1.686    sample_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  oled_clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.136     1.710    oled_clk/counter_reg__0[2]
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.098     1.808 r  oled_clk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    oled_clk/counter[3]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    oled_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.667     1.551    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  sample_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 f  sample_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.872    sample_clk/counter[0]
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  sample_clk/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.917    sample_clk/counter_0[0]
    SLICE_X3Y130         FDRE                                         r  sample_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.940     2.068    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  sample_clk/counter_reg[0]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.091     1.642    sample_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ac/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.666     1.550    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  ac/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  ac/sclk_reg/Q
                         net (fo=14, routed)          0.180     1.871    ac/J_MIC_Pin4_OBUF
    SLICE_X1Y129         LUT6 (Prop_lut6_I5_O)        0.045     1.916 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.916    ac/sclk_i_1_n_0
    SLICE_X1Y129         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.939     2.067    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism             -0.517     1.550    
    SLICE_X1Y129         FDRE (Hold_fdre_C_D)         0.091     1.641    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 oled_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  oled_clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.184     1.771    oled_clk/counter_reg__0[0]
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  oled_clk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    oled_clk/counter[0]_i_1_n_0
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.833     1.960    oled_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  oled_clk/counter_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    oled_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 sample_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_clk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.667     1.551    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  sample_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  sample_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.133     1.825    sample_clk/counter[0]
    SLICE_X2Y129         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.983 r  sample_clk/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.983    sample_clk/data0[1]
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.939     2.067    sample_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  sample_clk/counter_reg[1]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.134     1.698    sample_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y129   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y130   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   ac/count2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y131   ac/count2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   oled_clk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y129   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   ac/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y131   ac/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130   sample_clk/counter_reg[0]/C



