{
    "id": "1574411549",
    "title": "Algorithm Partitioning including Optimized Data-Reuse for Processor Arrays",
    "venue": "parallel computing in electrical engineering",
    "year": 2004,
    "authors": [
        {
            "name": "Sebastian Siegel",
            "id": "2155379974",
            "org": "Dresden University of Technology, Germany"
        },
        {
            "name": "Renate Merker",
            "id": "1990489013",
            "org": "Dresden University of Technology, Germany#TAB#"
        }
    ],
    "fields_of_study": [
        "Design flow",
        "Parallel computing",
        "Algorithm",
        "Indexation",
        "Computer science",
        "Algorithm design",
        "Processor array",
        "Parameterized complexity",
        "Finite impulse response",
        "Affine transformation",
        "Architecture"
    ],
    "references": [
        "1550601003",
        "2100402679",
        "2107166246"
    ]
}