[{"DBLP title": "High-Performance Hardware Merge Sorter.", "DBLP authors": ["Susumu Mashimo", "Thiem Van Chu", "Kenji Kise"], "year": 2017, "MAG papers": [{"PaperId": 2733107613, "PaperTitle": "high performance hardware merge sorter", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tokyo institute of technology", "tokyo institute of technology", "tokyo institute of technology"]}], "source": "ES"}, {"DBLP title": "Communication-Aware MCMC Method for Big Data Applications on FPGAs.", "DBLP authors": ["Shuanglong Liu", "Christos-Savvas Bouganis"], "year": 2017, "MAG papers": [{"PaperId": 2729070998, "PaperTitle": "communication aware mcmc method for big data applications on fpgas", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Terabyte Sort on FPGA-Accelerated Flash Storage.", "DBLP authors": ["Sang Woo Jun", "Shuotao Xu", "Arvind"], "year": 2017, "MAG papers": [{"PaperId": 2726442390, "PaperTitle": "terabyte sort on fpga accelerated flash storage", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "On Bit-Serial NoCs for FPGAs.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "MAG papers": [{"PaperId": 2725751346, "PaperTitle": "on bit serial nocs for fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london"]}], "source": "ES"}, {"DBLP title": "Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "MAG papers": [{"PaperId": 2732589717, "PaperTitle": "implementing fpga overlay nocs using the xilinx ultrascale memory cascades", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london"]}], "source": "ES"}, {"DBLP title": "Efficient GPGPU Computing with Cross-Core Resource Sharing and Core Reconfiguration.", "DBLP authors": ["Ashutosh Dhar", "Deming Chen"], "year": 2017, "MAG papers": [{"PaperId": 2727422107, "PaperTitle": "efficient gpgpu computing with cross core resource sharing and core reconfiguration", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "An Architecture for the Acceleration of a Hybrid Leaky Integrate and Fire SNN on the Convey HC-2ex FPGA-Based Processor.", "DBLP authors": ["Emmanouil Kousanakis", "Apostolos Dollas", "Euripides Sotiriades", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos", "Athanasia Papoutsi", "Panagiotis C. Petrantonakis", "Panayiota Poirazi", "Spyridon Chavlis", "George Kastellakis"], "year": 2017, "MAG papers": [{"PaperId": 2731215068, "PaperTitle": "an architecture for the acceleration of a hybrid leaky integrate and fire snn on the convey hc 2ex fpga based processor", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["foundation for research technology hellas", "foundation for research technology hellas", "foundation for research technology hellas", "university of crete", "university of crete", null, "technical university of crete", "technical university of crete", "technical university of crete", "university of crete"]}], "source": "ES"}, {"DBLP title": "FPGA-Based Real-Time Charged Particle Trajectory Reconstruction at the Large Hadron Collider.", "DBLP authors": ["Edward Bartz", "Jorge Chaves", "Yuri Gershtein", "Eva Halkiadakis", "Michael Hildreth", "Savvas Kyriacou", "Kevin Lannon", "Anthony Lefeld", "Anders Ryd", "Louise Skinnari", "Robert Stone", "Charles Strohman", "Zhengcheng Tao", "Brian Winer", "Peter Wittich", "Zhiru Zhang", "Margaret Zientek"], "year": 2017, "MAG papers": [{"PaperId": 2670961837, "PaperTitle": "fpga based real time charged particle trajectory reconstruction at the large hadron collider", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "cornell university", "rutgers university", "rutgers university", "cornell university", "rutgers university", "cornell university", "cornell university", "university of notre dame", "rutgers university", "ohio state university", "cornell university", "cornell university", "cornell university", "ohio state university", "cornell university", "rutgers university"]}], "source": "ES"}, {"DBLP title": "Bonded Force Computations on FPGAs.", "DBLP authors": ["Qingqing Xiong", "Martin C. Herbordt"], "year": 2017, "MAG papers": [{"PaperId": 2734163423, "PaperTitle": "bonded force computations on fpgas", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Efficient Particle-Grid Space Interpolation of an FPGA-Accelerated Particle-in-Cell Plasma Simulation.", "DBLP authors": ["Almomany Abedalmuhdi", "B. Earl Wells", "Ken-ichi Nishikawa"], "year": 2017, "MAG papers": [{"PaperId": 2726677039, "PaperTitle": "efficient particle grid space interpolation of an fpga accelerated particle in cell plasma simulation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of alabama in huntsville", "university of alabama in huntsville", null]}], "source": "ES"}, {"DBLP title": "Customizing Neural Networks for Efficient FPGA Implementation.", "DBLP authors": ["Mohammad Samragh", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "year": 2017, "MAG papers": [{"PaperId": 2725615981, "PaperTitle": "customizing neural networks for efficient fpga implementation", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer.", "DBLP authors": ["Yongming Shen", "Michael Ferdman", "Peter A. Milder"], "year": 2017, "MAG papers": [{"PaperId": 2603836393, "PaperTitle": "escher a cnn accelerator with flexible buffering to minimize off chip transfer", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["stony brook university", "stony brook university", "stony brook university"]}], "source": "ES"}, {"DBLP title": "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Yun Liang", "Qingcheng Xiao", "Shengen Yan"], "year": 2017, "MAG papers": [{"PaperId": 2729080111, "PaperTitle": "evaluating fast algorithms for convolutional neural networks on fpgas", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["the chinese university of hong kong", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Using Runahead Execution to Hide Memory Latency in High Level Synthesis.", "DBLP authors": ["Shane T. Fleming", "David B. Thomas"], "year": 2017, "MAG papers": [{"PaperId": 2726379355, "PaperTitle": "using runahead execution to hide memory latency in high level synthesis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Energy Efficient Loop Unrolling for Low-Cost FPGAs.", "DBLP authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel E. Holcomb", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2731888263, "PaperTitle": "energy efficient loop unrolling for low cost fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts amherst", null, "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Evaluating Rapid Application Development with Python for Heterogeneous Processor-Based FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Gabriel Weisz", "Matthew French"], "year": 2017, "MAG papers": [{"PaperId": 2615700708, "PaperTitle": "evaluating rapid application development with python for heterogeneous processor based fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "HLScope: High-Level Performance Debugging for FPGA Designs.", "DBLP authors": ["Young Kyu Choi", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2724385931, "PaperTitle": "hlscope high level performance debugging for fpga designs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS.", "DBLP authors": ["Ganghee Lee", "Dimitris Agiakatsikas", "Tong Wu", "Ediz Cetin", "Oliver Diessel"], "year": 2017, "MAG papers": [{"PaperId": 2727153226, "PaperTitle": "tlegup a tmr code generation tool for sram based fpga applications using hls", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices.", "DBLP authors": ["Jeffrey Goeders"], "year": 2017, "MAG papers": [{"PaperId": 2727326899, "PaperTitle": "enabling long debug traces of hls circuits using bandwidth limited off chip storage devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of british columbia"]}], "source": "ES"}, {"DBLP title": "The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation.", "DBLP authors": ["John Mawer", "Oscar Palomar", "Cosmin Gorgovan", "Andy Nisbet", "Will Toms", "Mikel Luj\u00e1n"], "year": 2017, "MAG papers": [{"PaperId": 2618243423, "PaperTitle": "the potential of dynamic binary modification and cpu fpga socs for simulation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, "university of manchester", "university of manchester", "university of manchester", "microsoft"]}], "source": "ES"}, {"DBLP title": "FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates.", "DBLP authors": ["Yijin Guan", "Hao Liang", "Ningyi Xu", "Wenqiang Wang", "Shaoshuai Shi", "Xi Chen", "Guangyu Sun", "Wei Zhang", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2727238169, "PaperTitle": "fp dnn an automated framework for mapping deep neural networks onto fpgas with rtl hls hybrid templates", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, "peking university", "microsoft", "nanchang university", null, "university of california los angeles", "peking university", null, "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off.", "DBLP authors": ["Kaan Kara", "Dan Alistarh", "Gustavo Alonso", "Onur Mutlu", "Ce Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2732291649, "PaperTitle": "fpga accelerated dense linear machine learning a precision convergence trade off", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "carnegie mellon university", "eth zurich"]}], "source": "ES"}, {"DBLP title": "A Configurable FPGA Implementation of the Tanh Function Using DCT Interpolation.", "DBLP authors": ["Ahmed M. Abdelsalam", "J. M. Pierre Langlois", "Farida Cheriet"], "year": 2017, "MAG papers": [{"PaperId": 2732578738, "PaperTitle": "a configurable fpga implementation of the tanh function using dct interpolation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique de montreal", "ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "ParaDiMe: A Distributed Memory FPGA Router Based on Speculative Parallelism and Path Encoding.", "DBLP authors": ["Chin Hau Hoo", "Akash Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2725774997, "PaperTitle": "paradime a distributed memory fpga router based on speculative parallelism and path encoding", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["dresden university of technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures.", "DBLP authors": ["Jack Wadden", "Samira Khan", "Kevin Skadron"], "year": 2017, "MAG papers": [{"PaperId": 2728959903, "PaperTitle": "automata to routing an open source toolchain for design space exploration of spatial automata processing architectures", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Relocating Encrypted Partial Bitstreams by Advance Task Address Loading.", "DBLP authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"], "year": 2017, "MAG papers": [{"PaperId": 2728434407, "PaperTitle": "relocating encrypted partial bitstreams by advance task address loading", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "K-Mer Counting Using Bloom Filters with an FPGA-Attached HMC.", "DBLP authors": ["Nathaniel McVicar", "Chih-Ching Lin", "Scott Hauck"], "year": 2017, "MAG papers": [{"PaperId": 2731118616, "PaperTitle": "k mer counting using bloom filters with an fpga attached hmc", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "university of washington", "microsoft"]}], "source": "ES"}, {"DBLP title": "Centaur: A Framework for Hybrid CPU-FPGA Databases.", "DBLP authors": ["Muhsen Owaida", "David Sidler", "Kaan Kara", "Gustavo Alonso"], "year": 2017, "MAG papers": [{"PaperId": 2724920573, "PaperTitle": "centaur a framework for hybrid cpu fpga databases", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Scalable Network Function Virtualization for Heterogeneous Middleboxes.", "DBLP authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2727292057, "PaperTitle": "scalable network function virtualization for heterogeneous middleboxes", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "A Nanosecond-Level Hybrid Table Design for Financial Market Data Generators.", "DBLP authors": ["Haohuan Fu", "Conghui He", "Wayne Luk", "Weijia Li", "Guangwen Yang"], "year": 2017, "MAG papers": [{"PaperId": 2697402822, "PaperTitle": "a nanosecond level hybrid table design for financial market data generators", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "imperial college london", "tsinghua university"]}], "source": "ES"}]