
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _35199_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.20    0.03    0.30 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.51 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.05    0.56 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.19    0.76 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.27    0.00    0.76 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.22    1.29    2.05 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    2.12 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.44    2.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.56 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    2.82 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    2.82 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.05 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.06 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24    3.30 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.30 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.54 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    3.82 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.18    0.00    3.82 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.08 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.09 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.38 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.38 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.66 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.66 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.88 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.88 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.26    5.15 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.15 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    5.47 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.23    0.00    5.47 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.75 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.75 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.02 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.02 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.81    6.83 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  1.10    0.01    6.84 ^ clkbuf_leaf_780_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    7.19 ^ clkbuf_leaf_780_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_780_clock_ctrl.core_clk (net)
                  0.11    0.00    7.19 ^ _35199_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.12    0.64    7.83 v _35199_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl61_regs0 (net)
                  0.12    0.00    7.83 v _35198_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.20    0.28    0.28 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.21    0.04    0.32 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.55 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.06    0.60 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.35    0.21    0.81 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.35    0.00    0.81 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.25    1.41    2.23 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    2.31 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.47    2.78 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.78 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.06 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.31 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.31 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.58 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.58 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.83 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.83 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    4.13 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.18    0.00    4.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.42 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.42 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.74 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.75 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.04 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.04 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.29 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.29 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.57 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.57 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.92 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.23    0.00    5.92 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    6.22 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.22 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.51 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.51 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.87    7.38 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.53                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  1.10    0.01    7.39 ^ clkbuf_leaf_780_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.38    7.77 ^ clkbuf_leaf_780_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_780_clock_ctrl.core_clk (net)
                  0.11    0.00    7.77 ^ _35198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.87   clock uncertainty
                         -0.58    7.29   clock reconvergence pessimism
                          0.08    7.37   library hold time
                                  7.37   data required time
-----------------------------------------------------------------------------
                                  7.37   data required time
                                 -7.83   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _36699_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _36700_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.20    0.03    0.30 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.51 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.05    0.56 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.19    0.76 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.27    0.00    0.76 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.22    1.29    2.05 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    2.12 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.44    2.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.56 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    2.82 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    2.82 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    3.05 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.06 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24    3.30 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.30 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.54 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    3.82 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.18    0.00    3.82 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.08 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.09 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.38 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.38 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.66 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.66 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.88 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.88 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.26    5.15 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.15 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    5.47 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.23    0.00    5.47 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.76 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.76 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28    6.04 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.04 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.77    0.63    6.66 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.37                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.77    0.00    6.67 ^ clkbuf_leaf_759_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    6.99 ^ clkbuf_leaf_759_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_759_clock_ctrl.core_clk (net)
                  0.10    0.00    6.99 ^ _36699_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.15    0.65    7.64 v _36699_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl27_regs0 (net)
                  0.15    0.00    7.64 v _36700_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.20    0.28    0.28 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.21    0.04    0.32 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.55 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.06    0.60 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.35    0.21    0.81 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.35    0.00    0.81 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.25    1.41    2.23 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    2.31 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.47    2.78 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.78 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.06 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.06 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.31 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.31 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.58 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.13    0.00    3.58 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.83 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.83 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    4.13 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.18    0.00    4.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    4.42 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.42 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.74 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.75 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    5.04 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.04 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.29 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.29 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.57 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.57 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.92 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.23    0.00    5.92 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.22 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.23 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.30    6.53 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.17    0.00    6.53 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.77    0.68    7.20 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.37                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.77    0.01    7.21 ^ clkbuf_leaf_759_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.34    7.55 ^ clkbuf_leaf_759_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_759_clock_ctrl.core_clk (net)
                  0.10    0.00    7.55 ^ _36700_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.65   clock uncertainty
                         -0.56    7.09   clock reconvergence pessimism
                          0.07    7.16   library hold time
                                  7.16   data required time
-----------------------------------------------------------------------------
                                  7.16   data required time
                                 -7.64   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _37562_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.20    0.03    0.30 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.51 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.05    0.56 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.19    0.76 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.27    0.00    0.76 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.22    1.29    2.05 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    2.12 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.44    2.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.56 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.83 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.83 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.07 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    3.34 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.34 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.57 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.57 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.15 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.45 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.45 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.71 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.71 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.94 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.94 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.26    5.20 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.20 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    5.50 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.50 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.77 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.77 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.03 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.03 ^ clkbuf_7_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.56    0.51    6.54 ^ clkbuf_7_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.26                           clknet_7_55_0_clock_ctrl.core_clk (net)
                  0.56    0.00    6.54 ^ clkbuf_leaf_480_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30    6.84 ^ clkbuf_leaf_480_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_480_clock_ctrl.core_clk (net)
                  0.10    0.00    6.84 ^ _37562_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.68    7.52 v _37562_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[14] (net)
                  0.18    0.00    7.52 v _37551_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.20    0.28    0.28 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.21    0.04    0.32 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.55 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.06    0.60 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.35    0.21    0.81 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.35    0.00    0.81 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.25    1.41    2.23 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    2.31 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.47    2.78 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.78 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.07 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.33 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.87 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    4.19 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.20 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.49 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.50 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.81 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.81 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    5.10 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.10 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.34 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.34 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    5.62 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.16    0.00    5.63 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.95 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.20    0.00    5.95 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.24 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.24 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.52 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.52 ^ clkbuf_7_55_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.56    0.55    7.07 ^ clkbuf_7_55_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.26                           clknet_7_55_0_clock_ctrl.core_clk (net)
                  0.56    0.00    7.07 ^ clkbuf_leaf_535_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.32    7.39 ^ clkbuf_leaf_535_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_535_clock_ctrl.core_clk (net)
                  0.10    0.00    7.39 ^ _37551_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.49   clock uncertainty
                         -0.53    6.96   clock reconvergence pessimism
                          0.07    7.03   library hold time
                                  7.03   data required time
-----------------------------------------------------------------------------
                                  7.03   data required time
                                 -7.52   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _37392_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.20    0.03    0.30 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.51 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.05    0.56 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.19    0.76 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.27    0.00    0.76 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.22    1.29    2.05 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    2.12 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.44    2.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.56 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.83 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.83 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.07 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    3.34 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.34 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.57 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.57 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.15 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.45 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.45 ^ clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    4.73 ^ clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.16    0.00    4.73 ^ clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.97 ^ clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.97 ^ clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    5.22 ^ clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    5.22 ^ clkbuf_4_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    5.51 ^ clkbuf_4_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_4_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.52 ^ clkbuf_5_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.79 ^ clkbuf_5_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_9_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.79 ^ clkbuf_6_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.06 ^ clkbuf_6_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.06 ^ clkbuf_7_38_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    6.37 ^ clkbuf_7_38_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     4    0.09                           clknet_7_38_0_clock_ctrl.core_clk (net)
                  0.23    0.00    6.38 ^ _37392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.19    0.72    7.09 v _37392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14] (net)
                  0.19    0.00    7.09 v _30809_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
                  0.14    0.45    7.54 v _30809_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_4)
     1    0.00                           _04448_ (net)
                  0.14    0.00    7.54 v _37298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.20    0.28    0.28 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.21    0.04    0.32 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.55 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.06    0.60 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.35    0.21    0.81 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.35    0.00    0.81 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.25    1.41    2.23 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    2.31 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.47    2.78 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.78 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.07 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.33 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.87 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    4.19 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.20 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.49 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.50 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.81 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.81 ^ clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    5.12 ^ clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.12 ^ clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.38 ^ clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.38 ^ clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.65 ^ clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    5.65 ^ clkbuf_4_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    5.96 ^ clkbuf_4_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_4_0_clock_ctrl.core_clk (net)
                  0.19    0.00    5.97 ^ clkbuf_5_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.26 ^ clkbuf_5_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_9_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.26 ^ clkbuf_6_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    6.54 ^ clkbuf_6_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_18_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.54 ^ clkbuf_7_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.49    7.03 ^ clkbuf_7_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.22                           clknet_7_36_0_clock_ctrl.core_clk (net)
                  0.47    0.01    7.04 ^ clkbuf_leaf_459_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.30    7.34 ^ clkbuf_leaf_459_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_459_clock_ctrl.core_clk (net)
                  0.09    0.00    7.34 ^ _37298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.44   clock uncertainty
                         -0.47    6.96   clock reconvergence pessimism
                          0.07    7.04   library hold time
                                  7.04   data required time
-----------------------------------------------------------------------------
                                  7.04   data required time
                                 -7.54   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _37795_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37758_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.19    0.27    0.27 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.20    0.03    0.30 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21    0.51 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.05    0.56 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.19    0.76 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.27    0.00    0.76 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.22    1.29    2.05 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    2.12 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.44    2.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.56 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.83 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.83 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.07 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    3.34 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.34 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    3.57 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.57 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.15 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.15 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.45 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.45 ^ clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28    4.73 ^ clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.16    0.00    4.73 ^ clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.97 ^ clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.97 ^ clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    5.22 ^ clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    5.22 ^ clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.32    5.54 ^ clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.23    0.00    5.54 ^ clkbuf_5_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.83 ^ clkbuf_5_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_11_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.83 ^ clkbuf_6_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.09 ^ clkbuf_6_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.09 ^ clkbuf_7_44_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.38    6.48 ^ clkbuf_7_44_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.15                           clknet_7_44_0_clock_ctrl.core_clk (net)
                  0.34    0.00    6.48 ^ clkbuf_leaf_398_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.26    6.74 ^ clkbuf_leaf_398_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.02                           clknet_leaf_398_clock_ctrl.core_clk (net)
                  0.09    0.00    6.74 ^ _37795_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.29    0.81    7.54 v _37795_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.05                           soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27] (net)
                  0.29    0.00    7.55 v _37758_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.20    0.28    0.28 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.18                           net1 (net)
                  0.21    0.04    0.32 ^ wire2442/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.23    0.55 ^ wire2442/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net2442 (net)
                  0.22    0.06    0.60 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.35    0.21    0.81 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.35    0.00    0.81 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.25    1.41    2.23 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    2.31 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.47    2.78 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00    2.78 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    3.07 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    3.07 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.33 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    3.62 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.16    0.00    3.62 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    3.87 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.10    0.00    3.87 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    4.19 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    4.20 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.49 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.50 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.81 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.81 ^ clkbuf_3_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    5.12 ^ clkbuf_3_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_2_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.12 ^ clkbuf_3_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.38 ^ clkbuf_3_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_2_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.38 ^ clkbuf_3_2_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.65 ^ clkbuf_3_2_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_2_2_clock_ctrl.core_clk (net)
                  0.14    0.00    5.65 ^ clkbuf_4_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    5.99 ^ clkbuf_4_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_5_0_clock_ctrl.core_clk (net)
                  0.23    0.00    6.00 ^ clkbuf_5_11_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.30 ^ clkbuf_5_11_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_11_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.30 ^ clkbuf_6_22_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    6.58 ^ clkbuf_6_22_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_22_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.59 ^ clkbuf_7_45_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.49    0.50    7.09 ^ clkbuf_7_45_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.23                           clknet_7_45_0_clock_ctrl.core_clk (net)
                  0.49    0.00    7.09 ^ clkbuf_leaf_396_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.40 ^ clkbuf_leaf_396_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_396_clock_ctrl.core_clk (net)
                  0.10    0.00    7.41 ^ _37758_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.51   clock uncertainty
                         -0.49    7.01   clock reconvergence pessimism
                          0.03    7.04   library hold time
                                  7.04   data required time
-----------------------------------------------------------------------------
                                  7.04   data required time
                                 -7.55   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _38391_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38392_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.32    0.32 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.36 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.33    0.69 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.08    0.77 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.30    1.07 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.11    1.18 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.56 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.56 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.94 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.94 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.32 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    2.68 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.69 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.44    3.13 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.15 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.90 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    3.91 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.28 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.28 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.65 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    4.66 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    5.00 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.00 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.35 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.36 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.39    5.75 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    5.76 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.33    6.08 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.11 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    6.47 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.48 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    6.86 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    6.87 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    7.25 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[2].serial_clock (net)
                  0.42    0.01    7.26 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    7.63 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.41    0.01    7.64 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    8.00 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_2[0].serial_clock (net)
                  0.38    0.00    8.00 ^ _38391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.73    8.73 v _38391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[0].shift_register[5] (net)
                  0.13    0.00    8.73 v hold177/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46   10.19 v hold177/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2785 (net)
                  0.33    0.00   10.19 v _38392_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.19   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.34    0.34 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.39 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.35    0.74 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.09    0.83 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.32    1.15 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.12    1.27 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.68 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.68 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.09 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.09 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.50 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    2.89 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.90 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.47    3.37 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.39 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.79 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.80 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.20 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.21 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.61 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.62 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    5.01 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    5.02 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    5.38 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.39 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.77 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.78 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.42    6.20 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    6.20 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.35    6.56 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.59 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    6.97 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.98 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.39 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.40 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    7.81 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[2].serial_clock (net)
                  0.42    0.01    7.82 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    8.23 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.41    0.01    8.24 ^ gpio_control_in_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    8.62 ^ gpio_control_in_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_2[0].serial_clock (net)
                  0.38    0.00    8.63 ^ _38392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.73   clock uncertainty
                         -0.62    8.10   clock reconvergence pessimism
                          0.14    8.25   library hold time
                                  8.25   data required time
-----------------------------------------------------------------------------
                                  8.25   data required time
                                -10.19   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38457_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38458_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.32    0.32 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.36 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.33    0.69 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.08    0.77 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.30    1.07 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.11    1.18 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.56 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.56 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.94 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.94 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.32 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    2.68 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.69 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.44    3.13 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.15 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.90 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    3.91 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.28 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.28 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.65 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    4.66 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    5.00 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.00 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.35 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.36 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.39    5.75 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    5.76 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.33    6.08 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.11 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    6.47 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.48 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    6.86 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    6.87 ^ _38457_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.74    7.60 v _38457_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[8] (net)
                  0.13    0.00    7.60 v hold168/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.06 v hold168/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2776 (net)
                  0.33    0.00    9.06 v _38458_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.06   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.34    0.34 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.39 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.35    0.74 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.09    0.83 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.32    1.15 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.12    1.27 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.68 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.68 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.09 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.09 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.50 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    2.89 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.90 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.47    3.37 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.39 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.79 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.80 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.20 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.21 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.61 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.62 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    5.01 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    5.02 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    5.38 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.39 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.77 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.78 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.42    6.20 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    6.20 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.35    6.56 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.59 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    6.97 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.98 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.39 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.40 ^ _38458_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.50   clock uncertainty
                         -0.53    6.97   clock reconvergence pessimism
                          0.15    7.11   library hold time
                                  7.11   data required time
-----------------------------------------------------------------------------
                                  7.11   data required time
                                 -9.06   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38414_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38415_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.32    0.32 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.36 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.33    0.69 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.08    0.77 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.30    1.07 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.11    1.18 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.56 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.56 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.94 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.94 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.32 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.32 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    2.68 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.69 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.44    3.13 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.15 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.52 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.52 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.90 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    3.91 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.37    4.28 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.28 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.65 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    4.66 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    5.00 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.00 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.35 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.36 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.39    5.75 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    5.76 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.33    6.08 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.11 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    6.47 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.48 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    6.86 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    6.87 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    7.25 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[2].serial_clock (net)
                  0.42    0.01    7.26 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    7.63 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.41    0.00    7.64 ^ _38414_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.73    8.37 v _38414_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[1].shift_register[7] (net)
                  0.13    0.00    8.37 v hold143/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.34    1.46    9.83 v hold143/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.01                           net2751 (net)
                  0.34    0.00    9.83 v _38415_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.83   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ fanout2065/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.29    0.34    0.34 ^ fanout2065/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.26                           net2065 (net)
                  0.31    0.05    0.39 ^ wire2067/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.37    0.35    0.74 ^ wire2067/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.27                           net2067 (net)
                  0.43    0.09    0.83 ^ wire2066/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.31    0.32    1.15 ^ wire2066/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    13    0.34                           net2066 (net)
                  0.44    0.12    1.27 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.68 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.41    0.01    1.68 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.09 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.09 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.50 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    2.89 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    2.90 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.47    3.37 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_2[13].serial_clock (net)
                  0.35    0.02    3.39 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.79 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01    3.80 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.20 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    4.21 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    4.61 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    4.62 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    5.01 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01    5.02 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    5.38 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01    5.39 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.77 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.78 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.42    6.20 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.44    0.01    6.20 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.33    0.35    6.56 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.15                           gpio_control_in_2[5].serial_clock (net)
                  0.34    0.03    6.59 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    6.97 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[4].serial_clock (net)
                  0.39    0.01    6.98 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    7.39 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.43    0.01    7.40 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    7.81 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[2].serial_clock (net)
                  0.42    0.01    7.82 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    8.23 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[1].serial_clock (net)
                  0.41    0.01    8.24 ^ _38415_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.34   clock uncertainty
                         -0.59    7.74   clock reconvergence pessimism
                          0.15    7.89   library hold time
                                  7.89   data required time
-----------------------------------------------------------------------------
                                  7.89   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38309_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38310_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.41    0.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.42 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33    1.43 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    1.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.75 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.54    0.48    2.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.27                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.57    0.07    2.30 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41    2.71 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01    2.72 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.50    0.41    3.13 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_1[0].serial_clock (net)
                  0.50    0.01    3.14 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40    3.54 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.01    3.54 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.36    3.91 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01    3.91 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    4.27 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01    4.28 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.38    4.66 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01    4.68 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39    5.07 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01    5.08 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    5.43 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.23    0.00    5.43 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    5.77 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    5.78 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.39    6.17 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_1[7].serial_clock_out (net)
                  0.35    0.02    6.20 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.35    6.55 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.01    6.56 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36    6.92 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.41    0.00    6.92 ^ _38309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    7.66 v _38309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[10].shift_register[6] (net)
                  0.14    0.00    7.66 v hold219/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.12 v hold219/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2827 (net)
                  0.33    0.00    9.12 v _38310_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.12   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44    0.45 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.45 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.17 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    1.18 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.54 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00    1.54 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    1.88 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.88 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.54    0.52    2.40 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.27                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.57    0.08    2.48 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.44    2.92 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01    2.93 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.50    0.45    3.37 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.12                           gpio_control_in_1[0].serial_clock (net)
                  0.50    0.01    3.38 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43    3.81 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.01    3.82 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39    4.21 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.27    0.01    4.22 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    4.61 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01    4.61 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.41    5.03 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01    5.04 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.42    5.46 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01    5.47 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.38    5.85 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.23    0.00    5.86 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    6.22 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01    6.23 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.42    6.65 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_1[7].serial_clock_out (net)
                  0.35    0.03    6.68 ^ gpio_control_in_1[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.38    7.06 ^ gpio_control_in_1[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[8].serial_clock_out (net)
                  0.23    0.01    7.07 ^ gpio_control_in_1[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39    7.46 ^ gpio_control_in_1[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.09                           gpio_control_in_1[10].serial_clock (net)
                  0.41    0.00    7.46 ^ _38310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.56   clock uncertainty
                         -0.54    7.02   clock reconvergence pessimism
                          0.15    7.17   library hold time
                                  7.17   data required time
-----------------------------------------------------------------------------
                                  7.17   data required time
                                 -9.12   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _37948_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _37949_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.41    0.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.42 ^ _37948_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.71    1.13 v _37948_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_bidir_1[1].shift_register[1] (net)
                  0.14    0.00    1.13 v hold184/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.34    1.46    2.59 v hold184/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.01                           net2792 (net)
                  0.34    0.00    2.59 v _37949_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.59   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.74    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.17                           gpio_control_bidir_1[0].serial_clock (net)
                  0.74    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.44    0.45 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.45 ^ _37949_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.55   clock uncertainty
                         -0.03    0.52   clock reconvergence pessimism
                          0.12    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


