set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {MajorityCircuit.vho MajorityCircuit_vhd.sdo}}
}
