// Seed: 3187892764
module module_0;
  logic [-1 'h0 : -1] id_1 = -1 == 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wand id_5
);
  logic id_7;
  module_0 modCall_1 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_2 = 1'h0;
  parameter id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
  wire id_9, id_10;
endmodule
