Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 15:56:03 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    104.897        0.000                      0                  232        0.081        0.000                      0                  232        7.000        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_video_pll  {0.000 55.556}       111.111         9.000           
  clkfbout_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_video_pll      104.897        0.000                      0                  232        0.081        0.000                      0                  232       55.056        0.000                       0                   133  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack      104.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.897ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.702ns (47.937%)  route 2.935ns (52.063%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.388     4.767    osd_display_m0/v_data
    SLICE_X1Y25          FDRE                                         r  osd_display_m0/v_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502   109.657    osd_display_m0/clk_out1
    SLICE_X1Y25          FDRE                                         r  osd_display_m0/v_data_reg[7]/C
                         clock pessimism              0.563   110.220    
                         clock uncertainty           -0.127   110.093    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429   109.664    osd_display_m0/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                        109.664    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                104.897    

Slack (MET) :             104.897ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.702ns (47.937%)  route 2.935ns (52.063%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.388     4.767    osd_display_m0/v_data
    SLICE_X1Y25          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.502   109.657    osd_display_m0/clk_out1
    SLICE_X1Y25          FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/C
                         clock pessimism              0.563   110.220    
                         clock uncertainty           -0.127   110.093    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429   109.664    osd_display_m0/v_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                        109.664    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                104.897    

Slack (MET) :             105.048ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.702ns (49.163%)  route 2.794ns (50.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 109.667 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.248     4.626    osd_display_m0/v_data
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512   109.667    osd_display_m0/clk_out1
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica/C
                         clock pessimism              0.563   110.230    
                         clock uncertainty           -0.127   110.103    
    SLICE_X1Y16          FDSE (Setup_fdse_C_S)       -0.429   109.674    osd_display_m0/v_data_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                        109.674    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                105.048    

Slack (MET) :             105.048ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.702ns (49.163%)  route 2.794ns (50.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 109.667 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.248     4.626    osd_display_m0/v_data
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512   109.667    osd_display_m0/clk_out1
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_2/C
                         clock pessimism              0.563   110.230    
                         clock uncertainty           -0.127   110.103    
    SLICE_X1Y16          FDSE (Setup_fdse_C_S)       -0.429   109.674    osd_display_m0/v_data_reg[23]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        109.674    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                105.048    

Slack (MET) :             105.048ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.702ns (49.163%)  route 2.794ns (50.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 109.667 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.248     4.626    osd_display_m0/v_data
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512   109.667    osd_display_m0/clk_out1
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/C
                         clock pessimism              0.563   110.230    
                         clock uncertainty           -0.127   110.103    
    SLICE_X1Y16          FDSE (Setup_fdse_C_S)       -0.429   109.674    osd_display_m0/v_data_reg[23]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                        109.674    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                105.048    

Slack (MET) :             105.048ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_6/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.702ns (49.163%)  route 2.794ns (50.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 109.667 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.248     4.626    osd_display_m0/v_data
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.512   109.667    osd_display_m0/clk_out1
    SLICE_X1Y16          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/C
                         clock pessimism              0.563   110.230    
                         clock uncertainty           -0.127   110.103    
    SLICE_X1Y16          FDSE (Setup_fdse_C_S)       -0.429   109.674    osd_display_m0/v_data_reg[23]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                        109.674    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                105.048    

Slack (MET) :             105.088ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.702ns (49.496%)  route 2.757ns (50.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 109.670 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.211     4.589    osd_display_m0/v_data
    SLICE_X0Y37          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.515   109.670    osd_display_m0/clk_out1
    SLICE_X0Y37          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/C
                         clock pessimism              0.563   110.233    
                         clock uncertainty           -0.127   110.106    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429   109.677    osd_display_m0/v_data_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                        109.677    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                105.088    

Slack (MET) :             105.088ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.702ns (49.496%)  route 2.757ns (50.504%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 109.670 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.211     4.589    osd_display_m0/v_data
    SLICE_X0Y37          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.515   109.670    osd_display_m0/clk_out1
    SLICE_X0Y37          FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/C
                         clock pessimism              0.563   110.233    
                         clock uncertainty           -0.127   110.106    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429   109.677    osd_display_m0/v_data_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        109.677    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                105.088    

Slack (MET) :             105.092ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.702ns (49.536%)  route 2.753ns (50.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 109.670 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.206     4.585    osd_display_m0/v_data
    SLICE_X1Y37          FDSE                                         r  osd_display_m0/v_data_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.515   109.670    osd_display_m0/clk_out1
    SLICE_X1Y37          FDSE                                         r  osd_display_m0/v_data_reg[23]/C
                         clock pessimism              0.563   110.233    
                         clock uncertainty           -0.127   110.106    
    SLICE_X1Y37          FDSE (Setup_fdse_C_S)       -0.429   109.677    osd_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                        109.677    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                105.092    

Slack (MET) :             105.092ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.702ns (49.536%)  route 2.753ns (50.464%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 109.670 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.729    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.604    -0.870    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.584 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.143     2.727    osd_display_m0/q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.403     3.255    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          1.206     4.585    osd_display_m0/v_data
    SLICE_X1Y37          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    Y18                                               0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425   112.536 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   113.698    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   106.477 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   108.064    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.155 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.515   109.670    osd_display_m0/clk_out1
    SLICE_X1Y37          FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/C
                         clock pessimism              0.563   110.233    
                         clock uncertainty           -0.127   110.106    
    SLICE_X1Y37          FDSE (Setup_fdse_C_S)       -0.429   109.677    osd_display_m0/v_data_reg[23]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        109.677    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                105.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.961%)  route 0.158ns (49.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.584    osd_display_m0/clk_out1
    SLICE_X8Y32          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  osd_display_m0/osd_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.158    -0.262    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.532%)  route 0.161ns (49.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.584    osd_display_m0/clk_out1
    SLICE_X8Y32          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  osd_display_m0/osd_ram_addr_reg[11]/Q
                         net (fo=2, routed)           0.161    -0.260    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.203%)  route 0.163ns (49.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.558    -0.586    osd_display_m0/clk_out1
    SLICE_X8Y30          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  osd_display_m0/osd_ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.260    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.441%)  route 0.161ns (49.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.584    osd_display_m0/clk_out1
    SLICE_X8Y32          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  osd_display_m0/osd_ram_addr_reg[9]/Q
                         net (fo=2, routed)           0.161    -0.259    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.751%)  route 0.211ns (56.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.585    osd_display_m0/clk_out1
    SLICE_X8Y31          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  osd_display_m0/osd_ram_addr_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.210    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.474%)  route 0.213ns (56.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.585    osd_display_m0/clk_out1
    SLICE_X8Y31          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  osd_display_m0/osd_ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.213    -0.208    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.274%)  route 0.215ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.560    -0.584    osd_display_m0/clk_out1
    SLICE_X8Y32          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  osd_display_m0/osd_ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.215    -0.205    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.244%)  route 0.215ns (56.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.561    -0.583    osd_display_m0/clk_out1
    SLICE_X8Y33          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  osd_display_m0/osd_ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.215    -0.204    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.583    -0.561    color_bar_m0/clk_out1
    SLICE_X4Y27          FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.076    -0.344    color_bar_m0/hs_reg
    SLICE_X4Y27          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.851    -0.800    color_bar_m0/clk_out1
    SLICE_X4Y27          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/C
                         clock pessimism              0.239    -0.561    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.075    -0.486    color_bar_m0/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.659%)  route 0.220ns (57.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.704    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.559    -0.585    osd_display_m0/clk_out1
    SLICE_X8Y31          FDRE                                         r  osd_display_m0/osd_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  osd_display_m0/osd_ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.220    -0.201    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.932    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.871    -0.780    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.527    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.344    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y12     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y12     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X7Y30      color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X6Y31      color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X6Y31      color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X6Y29      color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X6Y29      color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X6Y30      color_bar_m0/active_x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X6Y29      color_bar_m0/active_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X6Y29      color_bar_m0/active_x_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X6Y32      color_bar_m0/rgb_b_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y34      color_bar_m0/v_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X8Y31      osd_display_m0/osd_ram_addr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y33      color_bar_m0/v_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y33      color_bar_m0/v_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X3Y33      color_bar_m0/v_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y31      osd_display_m0/timing_gen_xy_m0/vs_d0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y33      osd_display_m0/timing_gen_xy_m0/y_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y33      osd_display_m0/timing_gen_xy_m0/y_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X4Y33      osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X1Y31      osd_display_m0/v_data_reg[15]_lopt_replica_7/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         55.556      55.056     SLICE_X1Y16      osd_display_m0/v_data_reg[23]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         55.556      55.056     SLICE_X1Y16      osd_display_m0/v_data_reg[23]_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



