{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661530004658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530004668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:36:44 2022 " "Processing started: Fri Aug 26 21:36:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530004668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661530004668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCP4921 -c MCP4921 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661530004668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661530004986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661530004986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp4921.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp4921.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCP4921-behave " "Found design unit 1: MCP4921-behave" {  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661530014503 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCP4921 " "Found entity 1: MCP4921" {  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661530014503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661530014503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCP4921 " "Elaborating entity \"MCP4921\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661530014535 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POINT1 MCP4921.vhd(43) " "VHDL Signal Declaration warning at MCP4921.vhd(43): used explicit default value for signal \"POINT1\" because signal was never assigned a value" {  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1661530014535 "|MCP4921"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "8 32 0 1 1 " "8 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "24 31 " "Addresses ranging from 24 to 31 are not initialized" {  } { { "C:/Users/kakhi/Downloads/MCP4921/MCP4921/db/MCP4921.ram0_MCP4921_d78d30f4.hdl.mif" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/db/MCP4921.ram0_MCP4921_d78d30f4.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1661530014735 ""}  } { { "C:/Users/kakhi/Downloads/MCP4921/MCP4921/db/MCP4921.ram0_MCP4921_d78d30f4.hdl.mif" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/db/MCP4921.ram0_MCP4921_d78d30f4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1661530014735 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "POINT " "RAM logic \"POINT\" is uninferred because MIF is not supported for the selected family" {  } { { "MCP4921.vhd" "POINT" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 41 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1661530014751 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1661530014751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661530015074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661530015611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661530015611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661530015658 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661530015658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661530015658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661530015658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530015665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:36:55 2022 " "Processing ended: Fri Aug 26 21:36:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530015665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530015665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530015665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661530015665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1661530016829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530016845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:36:56 2022 " "Processing started: Fri Aug 26 21:36:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530016845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1661530016845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1661530016845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1661530016961 ""}
{ "Info" "0" "" "Project  = MCP4921" {  } {  } 0 0 "Project  = MCP4921" 0 0 "Fitter" 0 0 1661530016961 ""}
{ "Info" "0" "" "Revision = MCP4921" {  } {  } 0 0 "Revision = MCP4921" 0 0 "Fitter" 0 0 1661530016961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1661530017015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1661530017015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCP4921 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"MCP4921\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1661530017015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661530017067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1661530017067 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1661530017183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1661530017183 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1661530017284 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1661530017284 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1661530017284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCP4921.sdc " "Synopsys Design Constraints File file not found: 'MCP4921.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1661530017706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1661530017706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1661530017716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1661530017716 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1661530017716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_25MHz  " "Automatically promoted node CLK_25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1661530017726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_25MHz~0 " "Destination node CLK_25MHz~0" {  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661530017726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sclk~output " "Destination node Sclk~output" {  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1661530017726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1661530017726 ""}  } { { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1661530017726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1661530017999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1661530018015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1661530018015 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1661530018015 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661530018015 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1661530018031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1661530018663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661530018741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1661530018757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1661530019465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661530019465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1661530019844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X24_Y0 X35_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y11" {  } { { "loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X24_Y0 to location X35_Y11"} { { 12 { 0 ""} 24 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1661530020584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1661530020584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1661530020885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1661530020885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661530020885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1661530021047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661530021063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661530021285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1661530021285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1661530021636 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1661530022068 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 66 " "Pin reset uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50MHz 3.3-V LVTTL 26 " "Pin clk_50MHz uses I/O standard 3.3-V LVTTL at 26" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oncycle\[0\] 3.3-V LVTTL 43 " "Pin oncycle\[0\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { oncycle[0] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oncycle\[0\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oncycle\[1\] 3.3-V LVTTL 41 " "Pin oncycle\[1\] uses I/O standard 3.3-V LVTTL at 41" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { oncycle[1] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oncycle\[1\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oncycle\[2\] 3.3-V LVTTL 39 " "Pin oncycle\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { oncycle[2] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oncycle\[2\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oncycle\[3\] 3.3-V LVTTL 38 " "Pin oncycle\[3\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { oncycle[3] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oncycle\[3\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "offcycle\[1\] 3.3-V LVTTL 46 " "Pin offcycle\[1\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { offcycle[1] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "offcycle\[1\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "offcycle\[0\] 3.3-V LVTTL 47 " "Pin offcycle\[0\] uses I/O standard 3.3-V LVTTL at 47" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { offcycle[0] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "offcycle\[0\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "offcycle\[3\] 3.3-V LVTTL 44 " "Pin offcycle\[3\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { offcycle[3] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "offcycle\[3\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "offcycle\[2\] 3.3-V LVTTL 45 " "Pin offcycle\[2\] uses I/O standard 3.3-V LVTTL at 45" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { offcycle[2] } } } { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "offcycle\[2\]" } } } } { "MCP4921.vhd" "" { Text "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/kakhi/Downloads/MCP4921/MCP4921/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1661530022203 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1661530022203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.fit.smsg " "Generated suppressed messages file C:/Users/kakhi/Downloads/MCP4921/MCP4921/MCP4921.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1661530022236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5592 " "Peak virtual memory: 5592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530022577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:37:02 2022 " "Processing ended: Fri Aug 26 21:37:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530022577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530022577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530022577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1661530022577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1661530023692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530023700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:37:03 2022 " "Processing started: Fri Aug 26 21:37:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530023700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1661530023700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1661530023700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1661530024042 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1661530024891 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1661530024945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530025416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:37:05 2022 " "Processing ended: Fri Aug 26 21:37:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530025416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530025416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530025416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1661530025416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1661530026428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530026428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:37:06 2022 " "Processing started: Fri Aug 26 21:37:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530026428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1661530026428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1661530026428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1661530026728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1661530026728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1661530026728 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCP4921.sdc " "Synopsys Design Constraints File file not found: 'MCP4921.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1661530027061 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_25MHz " "Node: CLK_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Dout~reg0 CLK_25MHz " "Register Dout~reg0 is being clocked by CLK_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661530027061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1661530027061 "|MCP4921|CLK_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLK_25MHz clk_50MHz " "Register CLK_25MHz is being clocked by clk_50MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1661530027061 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1661530027061 "|MCP4921|clk_50MHz"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1661530027061 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1661530027071 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1661530027071 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1661530027071 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1661530027230 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1661530027230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1661530027261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1661530027655 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1661530027840 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "282.12 mW " "Total thermal power estimate for the design is 282.12 mW" {  } { { "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/collegesoftwares/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1661530027922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530028085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:37:08 2022 " "Processing ended: Fri Aug 26 21:37:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530028085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530028085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530028085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1661530028085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1661530029308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530029323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:37:08 2022 " "Processing started: Fri Aug 26 21:37:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530029323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1661530029323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCP4921 -c MCP4921 " "Command: quartus_sta MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1661530029323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1661530029477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1661530029624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1661530029624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MCP4921.sdc " "Synopsys Design Constraints File file not found: 'MCP4921.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1661530029824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029824 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_25MHz CLK_25MHz " "create_clock -period 1.000 -name CLK_25MHz CLK_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661530029839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1661530029839 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661530029839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1661530029839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661530029839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1661530029839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1661530029839 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1661530029839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661530029839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.901 " "Worst-case setup slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -217.202 CLK_25MHz  " "   -3.901            -217.202 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057              -1.057 clk_50MHz  " "   -1.057              -1.057 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 CLK_25MHz  " "    0.361               0.000 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 clk_50MHz  " "    0.847               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530029855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530029855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 clk_50MHz  " "   -3.000              -4.487 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -105.577 CLK_25MHz  " "   -1.487            -105.577 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530029855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530029855 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661530029877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1661530029893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1661530030278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661530030357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661530030372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.708 " "Worst-case setup slack is -3.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.708            -202.344 CLK_25MHz  " "   -3.708            -202.344 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916              -0.916 clk_50MHz  " "   -0.916              -0.916 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK_25MHz  " "    0.322               0.000 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 clk_50MHz  " "    0.731               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530030378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530030378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 clk_50MHz  " "   -3.000              -4.487 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -105.577 CLK_25MHz  " "   -1.487            -105.577 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030378 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1661530030394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1661530030557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1661530030557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.915 " "Worst-case setup slack is -0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915             -42.649 CLK_25MHz  " "   -0.915             -42.649 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.287 clk_50MHz  " "   -0.287              -0.287 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK_25MHz  " "    0.151               0.000 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 clk_50MHz  " "    0.480               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530030578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1661530030578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.187 clk_50MHz  " "   -3.000              -4.187 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -71.000 CLK_25MHz  " "   -1.000             -71.000 CLK_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1661530030578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1661530030578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661530031213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1661530031213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530031244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:37:11 2022 " "Processing ended: Fri Aug 26 21:37:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530031244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530031244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530031244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1661530031244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1661530032245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661530032245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 21:37:12 2022 " "Processing started: Fri Aug 26 21:37:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661530032245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1661530032245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MCP4921 -c MCP4921" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1661530032245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1661530032662 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1661530032682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MCP4921.vho C:/Users/kakhi/Downloads/MCP4921/MCP4921/simulation/modelsim/ simulation " "Generated file MCP4921.vho in folder \"C:/Users/kakhi/Downloads/MCP4921/MCP4921/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1661530032783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661530032814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 21:37:12 2022 " "Processing ended: Fri Aug 26 21:37:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661530032814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661530032814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661530032814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1661530032814 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1661530033399 ""}
