// Input: a & b are 16-bit input and a 4-bit input alufn_signal
// Output: out is a 16-bit output
module shd (
    input a[16], 
    input b[16],
    input alufn_signal[4],
    output out[16]
  ) {
  
  sig s[16];
  sig s0[16];
  sig s1[16];

  always {
  s = 16b0;
  s0 = 16b0;
  s1=16b0;
    if (alufn_signal==b1101){
    s = a >> b0100;
    s0 = s << b0100;
    s1[3:0] = b[3:0] | s0[3:0];
      s1[15:4] = s0[15:4];
      }
    out = s1;
  }
}