ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jun 03, 2023 at 21:11:49 CST
ncverilog
	/home/YuChengWang/DIC/HW5/sim/testfixture_new.v
	/home/YuChengWang/DIC/HW5/syn/demosaic_syn.v
	-sv
	/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
	+nc64bit
	+access+r
	+define+FSDB_FILE="demosaic.fsdb"
	+define+SDF
	+define+SDFFILE="/home/YuChengWang/DIC/HW5/syn/demosaic_syn.sdf"
Recompiling... reason: file '../sim/testfixture_new.v' is newer than expected.
	expected: Sat Jun  3 20:28:44 2023
	actual:   Sat Jun  3 21:11:12 2023
file: /home/YuChengWang/DIC/HW5/sim/testfixture_new.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 latch_in_en_reg ( .D(in_en), .CK(clk), .RN(n633), .Q(latch_in_en) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,83|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[9]  ( .D(n190), .CK(clk), .RN(n635), .Q(Temp_R[9]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,99|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[7]  ( .D(n192), .CK(clk), .RN(n635), .Q(Temp_R[7]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,102|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[5]  ( .D(n194), .CK(clk), .RN(n635), .Q(Temp_R[5]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,105|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[3]  ( .D(n196), .CK(clk), .RN(n635), .Q(Temp_R[3]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,108|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[1]  ( .D(n198), .CK(clk), .RN(n635), .Q(Temp_R[1]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,111|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_R_reg[0]  ( .D(n199), .CK(clk), .RN(n635), .Q(Temp_R[0]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,112|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_B_reg[9]  ( .D(n209), .CK(clk), .RN(n635), .Q(Temp_B[9]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,113|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_B_reg[7]  ( .D(n211), .CK(clk), .RN(n635), .Q(Temp_B[7]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,116|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_B_reg[0]  ( .D(n218), .CK(clk), .RN(n634), .Q(Temp_B[0]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,129|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_G_reg[1]  ( .D(n208), .CK(clk), .RN(n634), .Q(Temp_G[1]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,146|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \Temp_G_reg[0]  ( .D(n219), .CK(clk), .RN(n634), .Q(Temp_G[0]) );
                       |
ncelab: *W,CUVWSP (../syn/demosaic_syn.v,147|23): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:v <0x46d4d9c6>
			streams:  22, words: 26553
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                  981     529
		UDPs:                     317      12
		Primitives:              2934      10
		Timing outputs:          1211     571
		Registers:                252     189
		Scalar wires:            1443       -
		Expanded wires:            32       4
		Always blocks:              6       6
		Initial blocks:             6       6
		Pseudo assignments:         2       2
		Timing checks:           2608      81
		Delayed tcheck signals:   794     653
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
********************************************************************
**                        Simulation Start                        **
********************************************************************
red           2 wrong :   0 expect 124
red           4 wrong :   0 expect 125
red           6 wrong :   0 expect 125
red           8 wrong :   0 expect 122
red          10 wrong :   0 expect 120
red          12 wrong :   0 expect 118
red          14 wrong :   0 expect 119
red          16 wrong :   0 expect 119
red          18 wrong :   0 expect 117
red          20 wrong :   0 expect 115
red          22 wrong :   0 expect 116
red          24 wrong :   0 expect 117
red          26 wrong :   0 expect 117
red          28 wrong :   0 expect 116
red          30 wrong :   0 expect 118
red          32 wrong :   0 expect 122
red          34 wrong :   0 expect 117
red          36 wrong :   0 expect 181
red          38 wrong :   0 expect 247
red          40 wrong :   0 expect 241
red          42 wrong :   0 expect 237
red          44 wrong :   0 expect 243
red          46 wrong :   0 expect 250
red          48 wrong :   0 expect 252
red          50 wrong :   0 expect 250
red          52 wrong :   0 expect 250
red          54 wrong :   0 expect 251
red          56 wrong :   0 expect 250
red          58 wrong :   0 expect 254
red          60 wrong :   0 expect 255
red          62 wrong :   0 expect 254
red          64 wrong :   0 expect 249
red          66 wrong :   0 expect 248
red          68 wrong :   0 expect 246
red          70 wrong :   0 expect 240
red          72 wrong :   0 expect 242
red          74 wrong :   0 expect 244
red          76 wrong :   0 expect 244
red          78 wrong :   0 expect 244
red          80 wrong :   0 expect 240
red          82 wrong :   0 expect 237
red          84 wrong :   0 expect 236
red          86 wrong :   0 expect 238
red          88 wrong :   0 expect 245
red          90 wrong :   0 expect 248
red          92 wrong :   0 expect 248
red          94 wrong :   0 expect 244
red          96 wrong :   0 expect 242
red          98 wrong :   0 expect 245
red         100 wrong :   0 expect 244
red         102 wrong :   0 expect 246
red         104 wrong :   0 expect 240
red         106 wrong :   0 expect 238
red         108 wrong :   0 expect 238
red         110 wrong :   0 expect 234
red         112 wrong :   0 expect 233
red         114 wrong :   0 expect 227
red         116 wrong :   0 expect 221
red         118 wrong :   0 expect 221
red         120 wrong :   0 expect 224
red         122 wrong :   0 expect 227
red         124 wrong :   0 expect 241
red         126 wrong :   0 expect 241
red         255 wrong : 239 expect   0
blue         255 wrong : 130 expect   0
red         256 wrong : 184 expect   0
blue         256 wrong :  99 expect   0
green         383 wrong : 189 expect   0
blue         383 wrong : 131 expect   0
red         384 wrong : 179 expect   0
green         384 wrong : 139 expect   0
red correct :       16006
green correct :       16195
blue correct :       16196
********************************************************************
**               Simulation completed successfully!               **
********************************************************************
Simulation complete via $finish(1) at time 3906500 NS + 0
../sim/testfixture_new.v:192 		$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jun 03, 2023 at 21:12:09 CST  (total: 00:00:20)
