// Seed: 931397403
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  supply1 id_5;
  ;
  assign id_5 = -1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5,
    output wire id_6,
    output wire id_7,
    input supply1 id_8,
    input wor id_9
    , id_24,
    input wor id_10,
    input tri1 id_11,
    output wand id_12,
    input tri id_13,
    input supply0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    input uwire id_18,
    input wire id_19,
    output tri1 id_20,
    input wor id_21,
    input wor id_22
);
  assign id_24 = -1 ? -1 : id_2++;
  and primCall (
      id_4,
      id_10,
      id_17,
      id_16,
      id_15,
      id_24,
      id_3,
      id_11,
      id_8,
      id_21,
      id_1,
      id_13,
      id_14,
      id_9,
      id_22,
      id_19
  );
  module_0 modCall_1 (
      id_24,
      id_24
  );
endmodule
