
*** Running vivado
    with args -log rocketchip_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source rocketchip_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source rocketchip_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/src/constrs/base.xdc]
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/src/constrs/base.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 269 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1277.402 ; gain = 337.105 ; free physical = 6105 ; free virtual = 26594
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1341.434 ; gain = 64.031 ; free physical = 6072 ; free virtual = 26588
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1014cee57

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1270cfe04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.926 ; gain = 0.000 ; free physical = 5816 ; free virtual = 26289

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 396 cells.
Phase 2 Constant Propagation | Checksum: b0e50106

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1750.926 ; gain = 0.000 ; free physical = 5823 ; free virtual = 26284

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2919 unconnected nets.
INFO: [Opt 31-11] Eliminated 326 unconnected cells.
Phase 3 Sweep | Checksum: 1abb37b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1750.926 ; gain = 0.000 ; free physical = 5838 ; free virtual = 26284

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1750.926 ; gain = 0.000 ; free physical = 5838 ; free virtual = 26285
Ending Logic Optimization Task | Checksum: 1abb37b79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.926 ; gain = 0.000 ; free physical = 5838 ; free virtual = 26285

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 3 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: da44dd00

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5603 ; free virtual = 26053
Ending Power Optimization Task | Checksum: da44dd00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.629 ; gain = 386.703 ; free physical = 5603 ; free virtual = 26053
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2137.629 ; gain = 860.227 ; free physical = 5603 ; free virtual = 26053
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5600 ; free virtual = 26053
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/impl_1/rocketchip_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5594 ; free virtual = 26052
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5588 ; free virtual = 26048

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 451ea348

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5588 ; free virtual = 26048

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 451ea348

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5584 ; free virtual = 26045

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker

Phase 1.1.1.6 ClockRegionPlacementChecker

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26042

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 451ea348

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5567 ; free virtual = 26041
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 451ea348

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5522 ; free virtual = 26043
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 451ea348

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 451ea348

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 451ea348

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: a47db16c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: a47db16c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1762e9bf0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5545 ; free virtual = 26047

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1a50279af

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5559 ; free virtual = 26047

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1a50279af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5559 ; free virtual = 26047
Phase 1.2.1 Place Init Design | Checksum: 1837598ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5565 ; free virtual = 26048
Phase 1.2 Build Placer Netlist Model | Checksum: 1837598ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5565 ; free virtual = 26048

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1837598ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5565 ; free virtual = 26048
Phase 1 Placer Initialization | Checksum: 1837598ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5565 ; free virtual = 26048

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 225e1e36e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5561 ; free virtual = 26038

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 225e1e36e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5568 ; free virtual = 26036

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1787db7dd

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5572 ; free virtual = 26043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15461ab76

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5572 ; free virtual = 26043

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15461ab76

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5571 ; free virtual = 26043

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17705fbc1

Time (s): cpu = 00:01:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5561 ; free virtual = 26036

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 191c39a88

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5562 ; free virtual = 26037

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17d3b1345

Time (s): cpu = 00:01:43 ; elapsed = 00:00:55 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5524 ; free virtual = 26013

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1def1a5be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5522 ; free virtual = 26012

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1def1a5be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:56 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5530 ; free virtual = 26011

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 22013dc07

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5526 ; free virtual = 26001
Phase 3 Detail Placement | Checksum: 22013dc07

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5494 ; free virtual = 25982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1ed36c564

Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5501 ; free virtual = 25980

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1538145a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5487 ; free virtual = 25982
Phase 4.1 Post Commit Optimization | Checksum: 1538145a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5482 ; free virtual = 25981

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1538145a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5482 ; free virtual = 25982

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 1538145a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5481 ; free virtual = 25981

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 1538145a2

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5481 ; free virtual = 25981

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 1538145a2

Time (s): cpu = 00:02:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5481 ; free virtual = 25981

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1e03f8230

Time (s): cpu = 00:02:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5481 ; free virtual = 25981
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e03f8230

Time (s): cpu = 00:02:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5486 ; free virtual = 25980
Ending Placer Task | Checksum: f1dedbfb

Time (s): cpu = 00:02:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5486 ; free virtual = 25981
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:08 ; elapsed = 00:01:07 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5486 ; free virtual = 25981
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5523 ; free virtual = 26034
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5485 ; free virtual = 26029
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5462 ; free virtual = 26023
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5394 ; free virtual = 26009
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1e66f0e1 ConstDB: 0 ShapeSum: d377eb1a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 92cfa2e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5461 ; free virtual = 25963

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92cfa2e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5457 ; free virtual = 25961

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92cfa2e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5439 ; free virtual = 25945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92cfa2e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5439 ; free virtual = 25945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d62a5892

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5475 ; free virtual = 25968
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.817  | TNS=0.000  | WHS=-0.183 | THS=-163.094|

Phase 2 Router Initialization | Checksum: 1ee6fa820

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5475 ; free virtual = 25975

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1162930e9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5472 ; free virtual = 25975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4414
 Number of Nodes with overlaps = 605
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 199d5d789

Time (s): cpu = 00:03:14 ; elapsed = 00:00:45 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5494 ; free virtual = 25975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.363 | TNS=-4.120 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1e0d67c9e

Time (s): cpu = 00:03:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5493 ; free virtual = 25976

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 169d8bf99

Time (s): cpu = 00:03:17 ; elapsed = 00:00:47 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5492 ; free virtual = 25976
Phase 4.1.2 GlobIterForTiming | Checksum: 1ab399637

Time (s): cpu = 00:03:17 ; elapsed = 00:00:47 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5491 ; free virtual = 25976
Phase 4.1 Global Iteration 0 | Checksum: 1ab399637

Time (s): cpu = 00:03:17 ; elapsed = 00:00:47 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5489 ; free virtual = 25976

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14f9d41cf

Time (s): cpu = 00:03:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5480 ; free virtual = 25977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: df9e6f8f

Time (s): cpu = 00:03:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5478 ; free virtual = 25977

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 179c40428

Time (s): cpu = 00:03:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5484 ; free virtual = 25976
Phase 4.2.2 GlobIterForTiming | Checksum: 1b96e87bd

Time (s): cpu = 00:03:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5485 ; free virtual = 25977
Phase 4.2 Global Iteration 1 | Checksum: 1b96e87bd

Time (s): cpu = 00:03:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5485 ; free virtual = 25977

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 17b5f7546

Time (s): cpu = 00:04:35 ; elapsed = 00:01:07 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5454 ; free virtual = 25949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 175a8bf19

Time (s): cpu = 00:04:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5453 ; free virtual = 25949
Phase 4 Rip-up And Reroute | Checksum: 175a8bf19

Time (s): cpu = 00:04:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5454 ; free virtual = 25949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 174031f44

Time (s): cpu = 00:04:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5454 ; free virtual = 25950
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 174031f44

Time (s): cpu = 00:04:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5453 ; free virtual = 25950

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174031f44

Time (s): cpu = 00:04:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5453 ; free virtual = 25950
Phase 5 Delay and Skew Optimization | Checksum: 174031f44

Time (s): cpu = 00:04:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5453 ; free virtual = 25950

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20148f453

Time (s): cpu = 00:04:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5474 ; free virtual = 25973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.248  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1805cd9a7

Time (s): cpu = 00:04:42 ; elapsed = 00:01:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5474 ; free virtual = 25973
Phase 6 Post Hold Fix | Checksum: 1805cd9a7

Time (s): cpu = 00:04:42 ; elapsed = 00:01:09 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5474 ; free virtual = 25973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.7052 %
  Global Horizontal Routing Utilization  = 25.756 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 114e75c00

Time (s): cpu = 00:04:42 ; elapsed = 00:01:10 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5474 ; free virtual = 25973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 114e75c00

Time (s): cpu = 00:04:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5474 ; free virtual = 25973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7ad0ec84

Time (s): cpu = 00:04:44 ; elapsed = 00:01:12 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5480 ; free virtual = 25973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.248  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 7ad0ec84

Time (s): cpu = 00:04:45 ; elapsed = 00:01:12 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5479 ; free virtual = 25973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:45 ; elapsed = 00:01:12 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5479 ; free virtual = 25973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:49 ; elapsed = 00:01:14 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5479 ; free virtual = 25973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2137.629 ; gain = 0.000 ; free physical = 5426 ; free virtual = 25950
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/fpga-zynq/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/impl_1/rocketchip_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rocketchip_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.594 ; gain = 229.965 ; free physical = 5113 ; free virtual = 25622
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 15:23:35 2021...
