INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/pa
   rt2_dec4/testing/sysgen/testing_cw.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/pa
   rt2_dec4/testing/sysgen/testing.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
