Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e340488522fd4b2b86b88ee9238ddc45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_testbench_behav xil_defaultlib.controller_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'd' [C:/Users/Aleck/Documents/UMD/Semesters/Fall2022/ENEE459D/FinalProject/Vivado_M_Version/Newest/working/project_3.xpr/project_2/project_2.srcs/sources_1/new/datapath.v:87]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd0' [C:/Users/Aleck/Documents/UMD/Semesters/Fall2022/ENEE459D/FinalProject/Vivado_M_Version/Newest/working/project_3.xpr/project_2/project_2.srcs/sources_1/new/datapath.v:112]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'y' [C:/Users/Aleck/Documents/UMD/Semesters/Fall2022/ENEE459D/FinalProject/Vivado_M_Version/Newest/working/project_3.xpr/project_2/project_2.srcs/sources_1/new/datapath.v:115]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'y' [C:/Users/Aleck/Documents/UMD/Semesters/Fall2022/ENEE459D/FinalProject/Vivado_M_Version/Newest/working/project_3.xpr/project_2/project_2.srcs/sources_1/new/datapath.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.Instructions
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=3)
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flopenr(WIDTH=12)
Compiling module xil_defaultlib.flopenr(WIDTH=4)
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flop(WIDTH=16)
Compiling module xil_defaultlib.flopen(WIDTH=16)
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux4(WIDTH=16)
Compiling module xil_defaultlib.regfile(WIDTH=16)
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.zerodetect(WIDTH=16)
Compiling module xil_defaultlib.datapath(WIDTH=16)
Compiling module xil_defaultlib.mips(WIDTH=16)
Compiling module xil_defaultlib.controller_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_testbench_behav
