#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  3 21:09:51 2025
# Process ID: 38732
# Current directory: D:/ps_pl_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21356 D:\ps_pl_bram\ps_pl_bram.xpr
# Log file: D:/ps_pl_bram/vivado.log
# Journal file: D:/ps_pl_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ps_pl_bram/ps_pl_bram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ps_pl_bram/ip_repo/pl_bram_rd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1108.758 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 21:26:44 2025...

INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.547 ; gain = 2.016
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ps_pl_bram/ip_repo/pl_bram_rd_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.254 ; gain = 19.723
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/ps_pl_bram/ip_repo/pl_bram_rd_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/ps_pl_bram/ip_repo/pl_bram_rd_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/ps_pl_bram/ip_repo/pl_bram_rd_1.0'
create_bd_design "design_1"
Wrote  : <D:\ps_pl_bram\ps_pl_bram.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd}
Reading block design file <D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:pl_bram_rd:1.0 - pl_bram_rd_0
Successfully read diagram <systembram> from block design file <D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:pl_bram_rd:1.0 [get_ips  systembram_pl_bram_rd_0_0] -log ip_upgrade.log
Upgrading 'D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ps_pl_bram/ps_pl_bram.runs/systembram_pl_bram_rd_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded systembram_pl_bram_rd_0_0 (pl_bram_rd_v1.0 1.0) from revision 36 to revision 37
Wrote  : <D:\ps_pl_bram\ps_pl_bram.srcs\sources_1\bd\systembram\systembram.bd> 
Wrote  : <D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/ui/bd_ccb25c6b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ps_pl_bram/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips systembram_pl_bram_rd_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd]
Wrote  : <D:\ps_pl_bram\ps_pl_bram.srcs\sources_1\bd\systembram\systembram.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
VHDL Output written to : d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/synth/systembram.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
VHDL Output written to : d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/sim/systembram.v
VHDL Output written to : d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/hdl/systembram_wrapper.v
Exporting to file d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/ip/systembram_axi_smc_1/bd_0/hw_handoff/systembram_axi_smc_1.hwh
Generated Block Design Tcl file d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/ip/systembram_axi_smc_1/bd_0/hw_handoff/systembram_axi_smc_1_bd.tcl
Generated Hardware Definition File d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/ip/systembram_axi_smc_1/bd_0/synth/systembram_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pl_bram_rd_0 .
Exporting to file d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/hw_handoff/systembram.hwh
Generated Block Design Tcl file d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/hw_handoff/systembram_bd.tcl
Generated Hardware Definition File d:/ps_pl_bram/ps_pl_bram.gen/sources_1/bd/systembram/synth/systembram.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1667.438 ; gain = 234.391
catch { config_ip_cache -export [get_ips -all systembram_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP systembram_axi_smc_1, cache-ID = 3c86db4c3cc565b2; cache size = 134.214 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1686.656 ; gain = 19.219
catch { config_ip_cache -export [get_ips -all systembram_pl_bram_rd_0_0] }
export_ip_user_files -of_objects [get_files D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd]
launch_runs systembram_pl_bram_rd_0_0_synth_1 -jobs 8
[Thu Jul  3 21:13:37 2025] Launched systembram_pl_bram_rd_0_0_synth_1...
Run output will be captured here: D:/ps_pl_bram/ps_pl_bram.runs/systembram_pl_bram_rd_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd] -directory D:/ps_pl_bram/ps_pl_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/ps_pl_bram/ps_pl_bram.ip_user_files -ipstatic_source_dir D:/ps_pl_bram/ps_pl_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/modelsim} {questa=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/questa} {riviera=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/riviera} {activehdl=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'systembram' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all systembram_pl_bram_rd_0_0] }
export_ip_user_files -of_objects [get_files D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd]
launch_runs systembram_pl_bram_rd_0_0_synth_1 -jobs 8
[Thu Jul  3 21:14:32 2025] Launched systembram_pl_bram_rd_0_0_synth_1...
Run output will be captured here: D:/ps_pl_bram/ps_pl_bram.runs/systembram_pl_bram_rd_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ps_pl_bram/ps_pl_bram.srcs/sources_1/bd/systembram/systembram.bd] -directory D:/ps_pl_bram/ps_pl_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/ps_pl_bram/ps_pl_bram.ip_user_files -ipstatic_source_dir D:/ps_pl_bram/ps_pl_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/modelsim} {questa=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/questa} {riviera=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/riviera} {activehdl=D:/ps_pl_bram/ps_pl_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ps_pl_bram/ps_pl_bram.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul  3 21:15:00 2025] Launched synth_1...
Run output will be captured here: D:/ps_pl_bram/ps_pl_bram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Jul  3 21:17:43 2025] Launched impl_1...
Run output will be captured here: D:/ps_pl_bram/ps_pl_bram.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul  3 21:22:47 2025] Launched impl_1...
Run output will be captured here: D:/ps_pl_bram/ps_pl_bram.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/ps_pl_bram/systembram_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ps_pl_bram/systembram_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (E:/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ps_pl_bram/systembram_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1873.855 ; gain = 179.281
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 21:26:48 2025...
