
cookie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec70  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800ee50  0800ee50  0000fe50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef94  0800ef94  00010068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ef94  0800ef94  0000ff94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef9c  0800ef9c  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef9c  0800ef9c  0000ff9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800efa0  0800efa0  0000ffa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800efa4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c94  20000068  0800f00c  00010068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003cfc  0800f00c  00010cfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e26e  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ea7  00000000  00000000  0003e306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002590  00000000  00000000  000431b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d4d  00000000  00000000  00045740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004f36  00000000  00000000  0004748d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028d5f  00000000  00000000  0004c3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001469f0  00000000  00000000  00075122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bbb12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a774  00000000  00000000  001bbb58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003d  00000000  00000000  001c62cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ee38 	.word	0x0800ee38

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	0800ee38 	.word	0x0800ee38

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b988 	b.w	8000558 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	468e      	mov	lr, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4617      	mov	r7, r2
 8000274:	d962      	bls.n	800033c <__udivmoddi4+0xdc>
 8000276:	fab2 f682 	clz	r6, r2
 800027a:	b14e      	cbz	r6, 8000290 <__udivmoddi4+0x30>
 800027c:	f1c6 0320 	rsb	r3, r6, #32
 8000280:	fa01 f806 	lsl.w	r8, r1, r6
 8000284:	fa20 f303 	lsr.w	r3, r0, r3
 8000288:	40b7      	lsls	r7, r6
 800028a:	ea43 0808 	orr.w	r8, r3, r8
 800028e:	40b4      	lsls	r4, r6
 8000290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000294:	fa1f fc87 	uxth.w	ip, r7
 8000298:	fbb8 f1fe 	udiv	r1, r8, lr
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fb0e 8811 	mls	r8, lr, r1, r8
 80002a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b4:	f080 80ea 	bcs.w	800048c <__udivmoddi4+0x22c>
 80002b8:	429a      	cmp	r2, r3
 80002ba:	f240 80e7 	bls.w	800048c <__udivmoddi4+0x22c>
 80002be:	3902      	subs	r1, #2
 80002c0:	443b      	add	r3, r7
 80002c2:	1a9a      	subs	r2, r3, r2
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d6:	459c      	cmp	ip, r3
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0x8e>
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	f080 80d6 	bcs.w	8000490 <__udivmoddi4+0x230>
 80002e4:	459c      	cmp	ip, r3
 80002e6:	f240 80d3 	bls.w	8000490 <__udivmoddi4+0x230>
 80002ea:	443b      	add	r3, r7
 80002ec:	3802      	subs	r0, #2
 80002ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f2:	eba3 030c 	sub.w	r3, r3, ip
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11d      	cbz	r5, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40f3      	lsrs	r3, r6
 80002fc:	2200      	movs	r2, #0
 80002fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d905      	bls.n	8000316 <__udivmoddi4+0xb6>
 800030a:	b10d      	cbz	r5, 8000310 <__udivmoddi4+0xb0>
 800030c:	e9c5 0100 	strd	r0, r1, [r5]
 8000310:	2100      	movs	r1, #0
 8000312:	4608      	mov	r0, r1
 8000314:	e7f5      	b.n	8000302 <__udivmoddi4+0xa2>
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d146      	bne.n	80003ac <__udivmoddi4+0x14c>
 800031e:	4573      	cmp	r3, lr
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xc8>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 8105 	bhi.w	8000532 <__udivmoddi4+0x2d2>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb6e 0203 	sbc.w	r2, lr, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4690      	mov	r8, r2
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e5      	beq.n	8000302 <__udivmoddi4+0xa2>
 8000336:	e9c5 4800 	strd	r4, r8, [r5]
 800033a:	e7e2      	b.n	8000302 <__udivmoddi4+0xa2>
 800033c:	2a00      	cmp	r2, #0
 800033e:	f000 8090 	beq.w	8000462 <__udivmoddi4+0x202>
 8000342:	fab2 f682 	clz	r6, r2
 8000346:	2e00      	cmp	r6, #0
 8000348:	f040 80a4 	bne.w	8000494 <__udivmoddi4+0x234>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	0c03      	lsrs	r3, r0, #16
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	b280      	uxth	r0, r0
 8000356:	b2bc      	uxth	r4, r7
 8000358:	2101      	movs	r1, #1
 800035a:	fbb2 fcfe 	udiv	ip, r2, lr
 800035e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000366:	fb04 f20c 	mul.w	r2, r4, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x11e>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x11c>
 8000376:	429a      	cmp	r2, r3
 8000378:	f200 80e0 	bhi.w	800053c <__udivmoddi4+0x2dc>
 800037c:	46c4      	mov	ip, r8
 800037e:	1a9b      	subs	r3, r3, r2
 8000380:	fbb3 f2fe 	udiv	r2, r3, lr
 8000384:	fb0e 3312 	mls	r3, lr, r2, r3
 8000388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800038c:	fb02 f404 	mul.w	r4, r2, r4
 8000390:	429c      	cmp	r4, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x144>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f102 30ff 	add.w	r0, r2, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x142>
 800039c:	429c      	cmp	r4, r3
 800039e:	f200 80ca 	bhi.w	8000536 <__udivmoddi4+0x2d6>
 80003a2:	4602      	mov	r2, r0
 80003a4:	1b1b      	subs	r3, r3, r4
 80003a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003aa:	e7a5      	b.n	80002f8 <__udivmoddi4+0x98>
 80003ac:	f1c1 0620 	rsb	r6, r1, #32
 80003b0:	408b      	lsls	r3, r1
 80003b2:	fa22 f706 	lsr.w	r7, r2, r6
 80003b6:	431f      	orrs	r7, r3
 80003b8:	fa0e f401 	lsl.w	r4, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c8:	4323      	orrs	r3, r4
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	fa1f fc87 	uxth.w	ip, r7
 80003d2:	fbbe f0f9 	udiv	r0, lr, r9
 80003d6:	0c1c      	lsrs	r4, r3, #16
 80003d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1a0>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80003f2:	f080 809c 	bcs.w	800052e <__udivmoddi4+0x2ce>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f240 8099 	bls.w	800052e <__udivmoddi4+0x2ce>
 80003fc:	3802      	subs	r0, #2
 80003fe:	443c      	add	r4, r7
 8000400:	eba4 040e 	sub.w	r4, r4, lr
 8000404:	fa1f fe83 	uxth.w	lr, r3
 8000408:	fbb4 f3f9 	udiv	r3, r4, r9
 800040c:	fb09 4413 	mls	r4, r9, r3, r4
 8000410:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000414:	fb03 fc0c 	mul.w	ip, r3, ip
 8000418:	45a4      	cmp	ip, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x1ce>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000422:	f080 8082 	bcs.w	800052a <__udivmoddi4+0x2ca>
 8000426:	45a4      	cmp	ip, r4
 8000428:	d97f      	bls.n	800052a <__udivmoddi4+0x2ca>
 800042a:	3b02      	subs	r3, #2
 800042c:	443c      	add	r4, r7
 800042e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000432:	eba4 040c 	sub.w	r4, r4, ip
 8000436:	fba0 ec02 	umull	lr, ip, r0, r2
 800043a:	4564      	cmp	r4, ip
 800043c:	4673      	mov	r3, lr
 800043e:	46e1      	mov	r9, ip
 8000440:	d362      	bcc.n	8000508 <__udivmoddi4+0x2a8>
 8000442:	d05f      	beq.n	8000504 <__udivmoddi4+0x2a4>
 8000444:	b15d      	cbz	r5, 800045e <__udivmoddi4+0x1fe>
 8000446:	ebb8 0203 	subs.w	r2, r8, r3
 800044a:	eb64 0409 	sbc.w	r4, r4, r9
 800044e:	fa04 f606 	lsl.w	r6, r4, r6
 8000452:	fa22 f301 	lsr.w	r3, r2, r1
 8000456:	431e      	orrs	r6, r3
 8000458:	40cc      	lsrs	r4, r1
 800045a:	e9c5 6400 	strd	r6, r4, [r5]
 800045e:	2100      	movs	r1, #0
 8000460:	e74f      	b.n	8000302 <__udivmoddi4+0xa2>
 8000462:	fbb1 fcf2 	udiv	ip, r1, r2
 8000466:	0c01      	lsrs	r1, r0, #16
 8000468:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800046c:	b280      	uxth	r0, r0
 800046e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000472:	463b      	mov	r3, r7
 8000474:	4638      	mov	r0, r7
 8000476:	463c      	mov	r4, r7
 8000478:	46b8      	mov	r8, r7
 800047a:	46be      	mov	lr, r7
 800047c:	2620      	movs	r6, #32
 800047e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000482:	eba2 0208 	sub.w	r2, r2, r8
 8000486:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800048a:	e766      	b.n	800035a <__udivmoddi4+0xfa>
 800048c:	4601      	mov	r1, r0
 800048e:	e718      	b.n	80002c2 <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e72c      	b.n	80002ee <__udivmoddi4+0x8e>
 8000494:	f1c6 0220 	rsb	r2, r6, #32
 8000498:	fa2e f302 	lsr.w	r3, lr, r2
 800049c:	40b7      	lsls	r7, r6
 800049e:	40b1      	lsls	r1, r6
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	430a      	orrs	r2, r1
 80004aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ae:	b2bc      	uxth	r4, r7
 80004b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb08 f904 	mul.w	r9, r8, r4
 80004be:	40b0      	lsls	r0, r6
 80004c0:	4589      	cmp	r9, r1
 80004c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c6:	b280      	uxth	r0, r0
 80004c8:	d93e      	bls.n	8000548 <__udivmoddi4+0x2e8>
 80004ca:	1879      	adds	r1, r7, r1
 80004cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d0:	d201      	bcs.n	80004d6 <__udivmoddi4+0x276>
 80004d2:	4589      	cmp	r9, r1
 80004d4:	d81f      	bhi.n	8000516 <__udivmoddi4+0x2b6>
 80004d6:	eba1 0109 	sub.w	r1, r1, r9
 80004da:	fbb1 f9fe 	udiv	r9, r1, lr
 80004de:	fb09 f804 	mul.w	r8, r9, r4
 80004e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e6:	b292      	uxth	r2, r2
 80004e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ec:	4542      	cmp	r2, r8
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2e4>
 80004f0:	18ba      	adds	r2, r7, r2
 80004f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f6:	d2c4      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004f8:	4542      	cmp	r2, r8
 80004fa:	d2c2      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000500:	443a      	add	r2, r7
 8000502:	e7be      	b.n	8000482 <__udivmoddi4+0x222>
 8000504:	45f0      	cmp	r8, lr
 8000506:	d29d      	bcs.n	8000444 <__udivmoddi4+0x1e4>
 8000508:	ebbe 0302 	subs.w	r3, lr, r2
 800050c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000510:	3801      	subs	r0, #1
 8000512:	46e1      	mov	r9, ip
 8000514:	e796      	b.n	8000444 <__udivmoddi4+0x1e4>
 8000516:	eba7 0909 	sub.w	r9, r7, r9
 800051a:	4449      	add	r1, r9
 800051c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000520:	fbb1 f9fe 	udiv	r9, r1, lr
 8000524:	fb09 f804 	mul.w	r8, r9, r4
 8000528:	e7db      	b.n	80004e2 <__udivmoddi4+0x282>
 800052a:	4673      	mov	r3, lr
 800052c:	e77f      	b.n	800042e <__udivmoddi4+0x1ce>
 800052e:	4650      	mov	r0, sl
 8000530:	e766      	b.n	8000400 <__udivmoddi4+0x1a0>
 8000532:	4608      	mov	r0, r1
 8000534:	e6fd      	b.n	8000332 <__udivmoddi4+0xd2>
 8000536:	443b      	add	r3, r7
 8000538:	3a02      	subs	r2, #2
 800053a:	e733      	b.n	80003a4 <__udivmoddi4+0x144>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	443b      	add	r3, r7
 8000542:	e71c      	b.n	800037e <__udivmoddi4+0x11e>
 8000544:	4649      	mov	r1, r9
 8000546:	e79c      	b.n	8000482 <__udivmoddi4+0x222>
 8000548:	eba1 0109 	sub.w	r1, r1, r9
 800054c:	46c4      	mov	ip, r8
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	e7c4      	b.n	80004e2 <__udivmoddi4+0x282>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000560:	f001 fd8b 	bl	800207a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000564:	f000 f87c 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000568:	f000 fc48 	bl	8000dfc <MX_GPIO_Init>
  MX_COMP2_Init();
 800056c:	f000 f948 	bl	8000800 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000570:	f000 f96c 	bl	800084c <MX_COMP3_Init>
  MX_COMP4_Init();
 8000574:	f000 f990 	bl	8000898 <MX_COMP4_Init>
  MX_COMP6_Init();
 8000578:	f000 f9b4 	bl	80008e4 <MX_COMP6_Init>
  MX_HRTIM1_Init();
 800057c:	f000 f9d8 	bl	8000930 <MX_HRTIM1_Init>
  MX_USART3_UART_Init();
 8000580:	f000 fbc8 	bl	8000d14 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000584:	f000 fc12 	bl	8000dac <MX_USB_PCD_Init>
  MX_ADC2_Init();
 8000588:	f000 f8c4 	bl	8000714 <MX_ADC2_Init>
  MX_TIM3_Init();
 800058c:	f000 fb4a 	bl	8000c24 <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000590:	f000 f8b3 	bl	80006fa <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000594:	217f      	movs	r1, #127	@ 0x7f
 8000596:	481f      	ldr	r0, [pc, #124]	@ (8000614 <main+0xb8>)
 8000598:	f003 fba0 	bl	8003cdc <HAL_ADCEx_Calibration_Start>
HAL_UART_Transmit(&huart3, (uint8_t *) Message, strlen(Message), 10);
 800059c:	481e      	ldr	r0, [pc, #120]	@ (8000618 <main+0xbc>)
 800059e:	f7ff fe3f 	bl	8000220 <strlen>
 80005a2:	4603      	mov	r3, r0
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	230a      	movs	r3, #10
 80005a8:	491b      	ldr	r1, [pc, #108]	@ (8000618 <main+0xbc>)
 80005aa:	481c      	ldr	r0, [pc, #112]	@ (800061c <main+0xc0>)
 80005ac:	f009 fc5e 	bl	8009e6c <HAL_UART_Transmit>
HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80005b0:	210c      	movs	r1, #12
 80005b2:	481b      	ldr	r0, [pc, #108]	@ (8000620 <main+0xc4>)
 80005b4:	f008 f9da 	bl	800896c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005b8:	f00b fda2 	bl	800c100 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005bc:	4a19      	ldr	r2, [pc, #100]	@ (8000624 <main+0xc8>)
 80005be:	2100      	movs	r1, #0
 80005c0:	4819      	ldr	r0, [pc, #100]	@ (8000628 <main+0xcc>)
 80005c2:	f00b fde7 	bl	800c194 <osThreadNew>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a18      	ldr	r2, [pc, #96]	@ (800062c <main+0xd0>)
 80005ca:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80005cc:	4a18      	ldr	r2, [pc, #96]	@ (8000630 <main+0xd4>)
 80005ce:	2100      	movs	r1, #0
 80005d0:	4818      	ldr	r0, [pc, #96]	@ (8000634 <main+0xd8>)
 80005d2:	f00b fddf 	bl	800c194 <osThreadNew>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a17      	ldr	r2, [pc, #92]	@ (8000638 <main+0xdc>)
 80005da:	6013      	str	r3, [r2, #0]

  /* creation of Position */
  PositionHandle = osThreadNew(StartTask03, NULL, &Position_attributes);
 80005dc:	4a17      	ldr	r2, [pc, #92]	@ (800063c <main+0xe0>)
 80005de:	2100      	movs	r1, #0
 80005e0:	4817      	ldr	r0, [pc, #92]	@ (8000640 <main+0xe4>)
 80005e2:	f00b fdd7 	bl	800c194 <osThreadNew>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a16      	ldr	r2, [pc, #88]	@ (8000644 <main+0xe8>)
 80005ea:	6013      	str	r3, [r2, #0]

  /* creation of Task_5m */
  Task_5mHandle = osThreadNew(StartTask04, NULL, &Task_5m_attributes);
 80005ec:	4a16      	ldr	r2, [pc, #88]	@ (8000648 <main+0xec>)
 80005ee:	2100      	movs	r1, #0
 80005f0:	4816      	ldr	r0, [pc, #88]	@ (800064c <main+0xf0>)
 80005f2:	f00b fdcf 	bl	800c194 <osThreadNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a15      	ldr	r2, [pc, #84]	@ (8000650 <main+0xf4>)
 80005fa:	6013      	str	r3, [r2, #0]

  /* creation of myTask05 */
  myTask05Handle = osThreadNew(DeadZone, NULL, &myTask05_attributes);
 80005fc:	4a15      	ldr	r2, [pc, #84]	@ (8000654 <main+0xf8>)
 80005fe:	2100      	movs	r1, #0
 8000600:	4815      	ldr	r0, [pc, #84]	@ (8000658 <main+0xfc>)
 8000602:	f00b fdc7 	bl	800c194 <osThreadNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a14      	ldr	r2, [pc, #80]	@ (800065c <main+0x100>)
 800060a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060c:	f00b fd9c 	bl	800c148 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000610:	bf00      	nop
 8000612:	e7fd      	b.n	8000610 <main+0xb4>
 8000614:	200000a8 	.word	0x200000a8
 8000618:	20000000 	.word	0x20000000
 800061c:	200002ec 	.word	0x200002ec
 8000620:	200002a0 	.word	0x200002a0
 8000624:	0800eea0 	.word	0x0800eea0
 8000628:	08001189 	.word	0x08001189
 800062c:	2000065c 	.word	0x2000065c
 8000630:	0800eec4 	.word	0x0800eec4
 8000634:	08001435 	.word	0x08001435
 8000638:	20000660 	.word	0x20000660
 800063c:	0800eee8 	.word	0x0800eee8
 8000640:	080015d5 	.word	0x080015d5
 8000644:	20000664 	.word	0x20000664
 8000648:	0800ef0c 	.word	0x0800ef0c
 800064c:	0800177d 	.word	0x0800177d
 8000650:	20000668 	.word	0x20000668
 8000654:	0800ef30 	.word	0x0800ef30
 8000658:	080017c9 	.word	0x080017c9
 800065c:	2000066c 	.word	0x2000066c

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	@ 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	2238      	movs	r2, #56	@ 0x38
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f00e faf2 	bl	800ec58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000682:	2000      	movs	r0, #0
 8000684:	f006 ffde 	bl	8007644 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000688:	2322      	movs	r3, #34	@ 0x22
 800068a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000690:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000692:	2340      	movs	r3, #64	@ 0x40
 8000694:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000696:	2301      	movs	r3, #1
 8000698:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069a:	2302      	movs	r3, #2
 800069c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069e:	2302      	movs	r3, #2
 80006a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80006a2:	2304      	movs	r3, #4
 80006a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80006a6:	2355      	movs	r3, #85	@ 0x55
 80006a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80006aa:	2308      	movs	r3, #8
 80006ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80006ae:	2308      	movs	r3, #8
 80006b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 0318 	add.w	r3, r7, #24
 80006ba:	4618      	mov	r0, r3
 80006bc:	f007 f876 	bl	80077ac <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80006c6:	f001 f8f1 	bl	80018ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2303      	movs	r3, #3
 80006d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006da:	2300      	movs	r3, #0
 80006dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2104      	movs	r1, #4
 80006e2:	4618      	mov	r0, r3
 80006e4:	f007 fb74 	bl	8007dd0 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80006ee:	f001 f8dd 	bl	80018ac <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3750      	adds	r7, #80	@ 0x50
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2105      	movs	r1, #5
 8000702:	2012      	movs	r0, #18
 8000704:	f003 ff20 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000708:	2012      	movs	r0, #18
 800070a:	f003 ff37 	bl	800457c <HAL_NVIC_EnableIRQ>
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800071a:	463b      	mov	r3, r7
 800071c:	2220      	movs	r2, #32
 800071e:	2100      	movs	r1, #0
 8000720:	4618      	mov	r0, r3
 8000722:	f00e fa99 	bl	800ec58 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000726:	4b32      	ldr	r3, [pc, #200]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000728:	4a32      	ldr	r2, [pc, #200]	@ (80007f4 <MX_ADC2_Init+0xe0>)
 800072a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 800072c:	4b30      	ldr	r3, [pc, #192]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800072e:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000732:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000734:	4b2e      	ldr	r3, [pc, #184]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800073a:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800073c:	2200      	movs	r2, #0
 800073e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000740:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000746:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000748:	2201      	movs	r2, #1
 800074a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800074c:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800074e:	2204      	movs	r2, #4
 8000750:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000752:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000754:	2200      	movs	r2, #0
 8000756:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000758:	4b25      	ldr	r3, [pc, #148]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800075a:	2200      	movs	r2, #0
 800075c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800075e:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000760:	2202      	movs	r2, #2
 8000762:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000764:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000766:	2200      	movs	r2, #0
 8000768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800076e:	2200      	movs	r2, #0
 8000770:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000772:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000774:	2200      	movs	r2, #0
 8000776:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000778:	4b1d      	ldr	r3, [pc, #116]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 800077a:	2200      	movs	r2, #0
 800077c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000782:	2200      	movs	r2, #0
 8000784:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000786:	4b1a      	ldr	r3, [pc, #104]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800078e:	4818      	ldr	r0, [pc, #96]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 8000790:	f001 ff10 	bl	80025b4 <HAL_ADC_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800079a:	f001 f887 	bl	80018ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800079e:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <MX_ADC2_Init+0xe4>)
 80007a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a2:	2306      	movs	r3, #6
 80007a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80007a6:	2307      	movs	r3, #7
 80007a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007aa:	237f      	movs	r3, #127	@ 0x7f
 80007ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ae:	2304      	movs	r3, #4
 80007b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007b6:	463b      	mov	r3, r7
 80007b8:	4619      	mov	r1, r3
 80007ba:	480d      	ldr	r0, [pc, #52]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 80007bc:	f002 fd2c 	bl	8003218 <HAL_ADC_ConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007c6:	f001 f871 	bl	80018ac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_ADC2_Init+0xe8>)
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007ce:	230c      	movs	r3, #12
 80007d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007d2:	463b      	mov	r3, r7
 80007d4:	4619      	mov	r1, r3
 80007d6:	4806      	ldr	r0, [pc, #24]	@ (80007f0 <MX_ADC2_Init+0xdc>)
 80007d8:	f002 fd1e 	bl	8003218 <HAL_ADC_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 80007e2:	f001 f863 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	3720      	adds	r7, #32
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200000a8 	.word	0x200000a8
 80007f4:	50000100 	.word	0x50000100
 80007f8:	0c900008 	.word	0x0c900008
 80007fc:	36902000 	.word	0x36902000

08000800 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <MX_COMP2_Init+0x44>)
 8000806:	4a10      	ldr	r2, [pc, #64]	@ (8000848 <MX_COMP2_Init+0x48>)
 8000808:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_COMP2_Init+0x44>)
 800080c:	2200      	movs	r2, #0
 800080e:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <MX_COMP2_Init+0x44>)
 8000812:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000816:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000818:	4b0a      	ldr	r3, [pc, #40]	@ (8000844 <MX_COMP2_Init+0x44>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800081e:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_COMP2_Init+0x44>)
 8000820:	2200      	movs	r2, #0
 8000822:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000824:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <MX_COMP2_Init+0x44>)
 8000826:	2200      	movs	r2, #0
 8000828:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <MX_COMP2_Init+0x44>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000830:	4804      	ldr	r0, [pc, #16]	@ (8000844 <MX_COMP2_Init+0x44>)
 8000832:	f003 fc37 	bl	80040a4 <HAL_COMP_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 800083c:	f001 f836 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}
 8000844:	20000114 	.word	0x20000114
 8000848:	40010204 	.word	0x40010204

0800084c <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000850:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <MX_COMP3_Init+0x44>)
 8000852:	4a10      	ldr	r2, [pc, #64]	@ (8000894 <MX_COMP3_Init+0x48>)
 8000854:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_COMP3_Init+0x44>)
 8000858:	2200      	movs	r2, #0
 800085a:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_COMP3_Init+0x44>)
 800085e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000862:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000864:	4b0a      	ldr	r3, [pc, #40]	@ (8000890 <MX_COMP3_Init+0x44>)
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800086a:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_COMP3_Init+0x44>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000870:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <MX_COMP3_Init+0x44>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_COMP3_Init+0x44>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 800087c:	4804      	ldr	r0, [pc, #16]	@ (8000890 <MX_COMP3_Init+0x44>)
 800087e:	f003 fc11 	bl	80040a4 <HAL_COMP_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_COMP3_Init+0x40>
  {
    Error_Handler();
 8000888:	f001 f810 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000138 	.word	0x20000138
 8000894:	40010208 	.word	0x40010208

08000898 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_COMP4_Init+0x44>)
 800089e:	4a10      	ldr	r2, [pc, #64]	@ (80008e0 <MX_COMP4_Init+0x48>)
 80008a0:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008aa:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008ae:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008be:	2200      	movs	r2, #0
 80008c0:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_COMP4_Init+0x44>)
 80008ca:	f003 fbeb 	bl	80040a4 <HAL_COMP_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_COMP4_Init+0x40>
  {
    Error_Handler();
 80008d4:	f000 ffea 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2000015c 	.word	0x2000015c
 80008e0:	4001020c 	.word	0x4001020c

080008e4 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_COMP6_Init+0x44>)
 80008ea:	4a10      	ldr	r2, [pc, #64]	@ (800092c <MX_COMP6_Init+0x48>)
 80008ec:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80008ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000928 <MX_COMP6_Init+0x44>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 80008f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <MX_COMP6_Init+0x44>)
 80008f6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008fa:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <MX_COMP6_Init+0x44>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000902:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <MX_COMP6_Init+0x44>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000908:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <MX_COMP6_Init+0x44>)
 800090a:	2200      	movs	r2, #0
 800090c:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800090e:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <MX_COMP6_Init+0x44>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_COMP6_Init+0x44>)
 8000916:	f003 fbc5 	bl	80040a4 <HAL_COMP_Init>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_COMP6_Init+0x40>
  {
    Error_Handler();
 8000920:	f000 ffc4 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20000180 	.word	0x20000180
 800092c:	40010214 	.word	0x40010214

08000930 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b0ac      	sub	sp, #176	@ 0xb0
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000936:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
 8000942:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000944:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	605a      	str	r2, [r3, #4]
 800094e:	609a      	str	r2, [r3, #8]
 8000950:	60da      	str	r2, [r3, #12]
 8000952:	611a      	str	r2, [r3, #16]
 8000954:	615a      	str	r2, [r3, #20]
 8000956:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000958:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095c:	2260      	movs	r2, #96	@ 0x60
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00e f979 	bl	800ec58 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2220      	movs	r2, #32
 800096a:	2100      	movs	r1, #0
 800096c:	4618      	mov	r0, r3
 800096e:	f00e f973 	bl	800ec58 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000972:	4baa      	ldr	r3, [pc, #680]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000974:	4aaa      	ldr	r2, [pc, #680]	@ (8000c20 <MX_HRTIM1_Init+0x2f0>)
 8000976:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000978:	4ba8      	ldr	r3, [pc, #672]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800097e:	4ba7      	ldr	r3, [pc, #668]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000984:	48a5      	ldr	r0, [pc, #660]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000986:	f004 f8b7 	bl	8004af8 <HAL_HRTIM_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000990:	f000 ff8c 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000994:	210c      	movs	r1, #12
 8000996:	48a1      	ldr	r0, [pc, #644]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000998:	f004 f97e 	bl	8004c98 <HAL_HRTIM_DLLCalibrationStart>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 80009a2:	f000 ff83 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80009a6:	210a      	movs	r1, #10
 80009a8:	489c      	ldr	r0, [pc, #624]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 80009aa:	f004 f9cd 	bl	8004d48 <HAL_HRTIM_PollForDLLCalibration>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 80009b4:	f000 ff7a 	bl	80018ac <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 80009b8:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 80009bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80009c0:	2300      	movs	r3, #0
 80009c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 80009c6:	2300      	movs	r3, #0
 80009c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80009cc:	2308      	movs	r3, #8
 80009ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80009d2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80009d6:	461a      	mov	r2, r3
 80009d8:	2100      	movs	r1, #0
 80009da:	4890      	ldr	r0, [pc, #576]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 80009dc:	f004 f9e8 	bl	8004db0 <HAL_HRTIM_TimeBaseConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 80009e6:	f000 ff61 	bl	80018ac <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 80009ea:	2300      	movs	r3, #0
 80009ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 80009f6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80009fa:	461a      	mov	r2, r3
 80009fc:	2100      	movs	r1, #0
 80009fe:	4887      	ldr	r0, [pc, #540]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000a00:	f004 fa8b 	bl	8004f1a <HAL_HRTIM_WaveformTimerControl>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000a0a:	f000 ff4f 	bl	80018ac <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000a16:	2300      	movs	r3, #0
 8000a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000a22:	2300      	movs	r3, #0
 8000a24:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000a26:	2300      	movs	r3, #0
 8000a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000a36:	2300      	movs	r3, #0
 8000a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000a42:	2300      	movs	r3, #0
 8000a44:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000a46:	2300      	movs	r3, #0
 8000a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000a52:	2300      	movs	r3, #0
 8000a54:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000a56:	2300      	movs	r3, #0
 8000a58:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000a62:	2300      	movs	r3, #0
 8000a64:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a70:	461a      	mov	r2, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	4869      	ldr	r0, [pc, #420]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000a76:	f004 f9c3 	bl	8004e00 <HAL_HRTIM_WaveformTimerConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000a80:	f000 ff14 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000a84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a88:	461a      	mov	r2, r3
 8000a8a:	2102      	movs	r1, #2
 8000a8c:	4863      	ldr	r0, [pc, #396]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000a8e:	f004 f9b7 	bl	8004e00 <HAL_HRTIM_WaveformTimerConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000a98:	f000 ff08 	bl	80018ac <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000aa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	2104      	movs	r1, #4
 8000aa8:	485c      	ldr	r0, [pc, #368]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000aaa:	f004 f9a9 	bl	8004e00 <HAL_HRTIM_WaveformTimerConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000ab4:	f000 fefa 	bl	80018ac <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	2105      	movs	r1, #5
 8000ac4:	4855      	ldr	r0, [pc, #340]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000ac6:	f004 f99b 	bl	8004e00 <HAL_HRTIM_WaveformTimerConfig>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_HRTIM1_Init+0x1a4>
  {
    Error_Handler();
 8000ad0:	f000 feec 	bl	80018ac <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000af0:	2300      	movs	r3, #0
 8000af2:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	2201      	movs	r2, #1
 8000af8:	2100      	movs	r1, #0
 8000afa:	4848      	ldr	r0, [pc, #288]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000afc:	f004 fa40 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_HRTIM1_Init+0x1da>
  {
    Error_Handler();
 8000b06:	f000 fed1 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2210      	movs	r2, #16
 8000b0e:	2102      	movs	r1, #2
 8000b10:	4842      	ldr	r0, [pc, #264]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b12:	f004 fa35 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_HRTIM1_Init+0x1f0>
  {
    Error_Handler();
 8000b1c:	f000 fec6 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b26:	2104      	movs	r1, #4
 8000b28:	483c      	ldr	r0, [pc, #240]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b2a:	f004 fa29 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000b34:	f000 feba 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b3e:	2105      	movs	r1, #5
 8000b40:	4836      	ldr	r0, [pc, #216]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b42:	f004 fa1d 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_HRTIM1_Init+0x220>
  {
    Error_Handler();
 8000b4c:	f000 feae 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000b50:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b54:	461a      	mov	r2, r3
 8000b56:	2102      	movs	r1, #2
 8000b58:	4830      	ldr	r0, [pc, #192]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b5a:	f004 f929 	bl	8004db0 <HAL_HRTIM_TimeBaseConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_HRTIM1_Init+0x238>
  {
    Error_Handler();
 8000b64:	f000 fea2 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000b68:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	2102      	movs	r1, #2
 8000b70:	482a      	ldr	r0, [pc, #168]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b72:	f004 f9d2 	bl	8004f1a <HAL_HRTIM_WaveformTimerControl>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_HRTIM1_Init+0x250>
  {
    Error_Handler();
 8000b7c:	f000 fe96 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2220      	movs	r2, #32
 8000b84:	2102      	movs	r1, #2
 8000b86:	4825      	ldr	r0, [pc, #148]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000b88:	f004 f9fa 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000b92:	f000 fe8b 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b9c:	2105      	movs	r1, #5
 8000b9e:	481f      	ldr	r0, [pc, #124]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000ba0:	f004 f9ee 	bl	8004f80 <HAL_HRTIM_WaveformOutputConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000baa:	f000 fe7f 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000bae:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	2104      	movs	r1, #4
 8000bb6:	4819      	ldr	r0, [pc, #100]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000bb8:	f004 f8fa 	bl	8004db0 <HAL_HRTIM_TimeBaseConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_HRTIM1_Init+0x296>
  {
    Error_Handler();
 8000bc2:	f000 fe73 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000bc6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bca:	461a      	mov	r2, r3
 8000bcc:	2104      	movs	r1, #4
 8000bce:	4813      	ldr	r0, [pc, #76]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000bd0:	f004 f9a3 	bl	8004f1a <HAL_HRTIM_WaveformTimerControl>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_HRTIM1_Init+0x2ae>
  {
    Error_Handler();
 8000bda:	f000 fe67 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000bde:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000be2:	461a      	mov	r2, r3
 8000be4:	2105      	movs	r1, #5
 8000be6:	480d      	ldr	r0, [pc, #52]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000be8:	f004 f8e2 	bl	8004db0 <HAL_HRTIM_TimeBaseConfig>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_HRTIM1_Init+0x2c6>
  {
    Error_Handler();
 8000bf2:	f000 fe5b 	bl	80018ac <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000bf6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2105      	movs	r1, #5
 8000bfe:	4807      	ldr	r0, [pc, #28]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000c00:	f004 f98b 	bl	8004f1a <HAL_HRTIM_WaveformTimerControl>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_HRTIM1_Init+0x2de>
  {
    Error_Handler();
 8000c0a:	f000 fe4f 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000c0e:	4803      	ldr	r0, [pc, #12]	@ (8000c1c <MX_HRTIM1_Init+0x2ec>)
 8000c10:	f000 ff96 	bl	8001b40 <HAL_HRTIM_MspPostInit>

}
 8000c14:	bf00      	nop
 8000c16:	37b0      	adds	r7, #176	@ 0xb0
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200001a4 	.word	0x200001a4
 8000c20:	40016800 	.word	0x40016800

08000c24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08e      	sub	sp, #56	@ 0x38
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c44:	463b      	mov	r3, r7
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]
 8000c52:	615a      	str	r2, [r3, #20]
 8000c54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c56:	4b2d      	ldr	r3, [pc, #180]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c58:	4a2d      	ldr	r2, [pc, #180]	@ (8000d10 <MX_TIM3_Init+0xec>)
 8000c5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32;
 8000c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c5e:	2220      	movs	r2, #32
 8000c60:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c62:	4b2a      	ldr	r3, [pc, #168]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000c68:	4b28      	ldr	r3, [pc, #160]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c6a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000c6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c70:	4b26      	ldr	r3, [pc, #152]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c76:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c7c:	4823      	ldr	r0, [pc, #140]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c7e:	f007 fd43 	bl	8008708 <HAL_TIM_Base_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000c88:	f000 fe10 	bl	80018ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c90:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c96:	4619      	mov	r1, r3
 8000c98:	481c      	ldr	r0, [pc, #112]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000c9a:	f008 f9dd 	bl	8009058 <HAL_TIM_ConfigClockSource>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000ca4:	f000 fe02 	bl	80018ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ca8:	4818      	ldr	r0, [pc, #96]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000caa:	f007 fdfd 	bl	80088a8 <HAL_TIM_PWM_Init>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000cb4:	f000 fdfa 	bl	80018ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4811      	ldr	r0, [pc, #68]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000cc8:	f008 ffa4 	bl	8009c14 <HAL_TIMEx_MasterConfigSynchronization>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000cd2:	f000 fdeb 	bl	80018ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cd6:	2360      	movs	r3, #96	@ 0x60
 8000cd8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	220c      	movs	r2, #12
 8000cea:	4619      	mov	r1, r3
 8000cec:	4807      	ldr	r0, [pc, #28]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000cee:	f008 f89f 	bl	8008e30 <HAL_TIM_PWM_ConfigChannel>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000cf8:	f000 fdd8 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000cfc:	4803      	ldr	r0, [pc, #12]	@ (8000d0c <MX_TIM3_Init+0xe8>)
 8000cfe:	f000 ffc5 	bl	8001c8c <HAL_TIM_MspPostInit>

}
 8000d02:	bf00      	nop
 8000d04:	3738      	adds	r7, #56	@ 0x38
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200002a0 	.word	0x200002a0
 8000d10:	40000400 	.word	0x40000400

08000d14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d18:	4b22      	ldr	r3, [pc, #136]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d1a:	4a23      	ldr	r2, [pc, #140]	@ (8000da8 <MX_USART3_UART_Init+0x94>)
 8000d1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d1e:	4b21      	ldr	r3, [pc, #132]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d26:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d32:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d38:	4b1a      	ldr	r3, [pc, #104]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d3e:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d44:	4b17      	ldr	r3, [pc, #92]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000d50:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d52:	2202      	movs	r2, #2
 8000d54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d56:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d5c:	4811      	ldr	r0, [pc, #68]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d5e:	f009 f835 	bl	8009dcc <HAL_UART_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d68:	f000 fda0 	bl	80018ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	480d      	ldr	r0, [pc, #52]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d70:	f00a fa1b 	bl	800b1aa <HAL_UARTEx_SetTxFifoThreshold>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d7a:	f000 fd97 	bl	80018ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4808      	ldr	r0, [pc, #32]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d82:	f00a fa50 	bl	800b226 <HAL_UARTEx_SetRxFifoThreshold>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d8c:	f000 fd8e 	bl	80018ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d90:	4804      	ldr	r0, [pc, #16]	@ (8000da4 <MX_USART3_UART_Init+0x90>)
 8000d92:	f00a f9d1 	bl	800b138 <HAL_UARTEx_DisableFifoMode>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d9c:	f000 fd86 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200002ec 	.word	0x200002ec
 8000da8:	40004800 	.word	0x40004800

08000dac <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000db0:	4b10      	ldr	r3, [pc, #64]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000db2:	4a11      	ldr	r2, [pc, #68]	@ (8000df8 <MX_USB_PCD_Init+0x4c>)
 8000db4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000db6:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000db8:	2208      	movs	r2, #8
 8000dba:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000de0:	4804      	ldr	r0, [pc, #16]	@ (8000df4 <MX_USB_PCD_Init+0x48>)
 8000de2:	f005 f909 	bl	8005ff8 <HAL_PCD_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000dec:	f000 fd5e 	bl	80018ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000380 	.word	0x20000380
 8000df8:	40005c00 	.word	0x40005c00

08000dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	@ 0x28
 8000e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	4b8a      	ldr	r3, [pc, #552]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e16:	4a89      	ldr	r2, [pc, #548]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1e:	4b87      	ldr	r3, [pc, #540]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e2a:	4b84      	ldr	r3, [pc, #528]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	4a83      	ldr	r2, [pc, #524]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e30:	f043 0320 	orr.w	r3, r3, #32
 8000e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e36:	4b81      	ldr	r3, [pc, #516]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	f003 0320 	and.w	r3, r3, #32
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	4b7e      	ldr	r3, [pc, #504]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e46:	4a7d      	ldr	r2, [pc, #500]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e4e:	4b7b      	ldr	r3, [pc, #492]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5a:	4b78      	ldr	r3, [pc, #480]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5e:	4a77      	ldr	r2, [pc, #476]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e60:	f043 0302 	orr.w	r3, r3, #2
 8000e64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e66:	4b75      	ldr	r3, [pc, #468]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e72:	4b72      	ldr	r3, [pc, #456]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a71      	ldr	r2, [pc, #452]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e78:	f043 0308 	orr.w	r3, r3, #8
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b6f      	ldr	r3, [pc, #444]	@ (800103c <MX_GPIO_Init+0x240>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	603b      	str	r3, [r7, #0]
 8000e88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|Button_R_L_SEL_0_Pin|Button_R_L_PWM_Pin
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f24d 010b 	movw	r1, #53259	@ 0xd00b
 8000e90:	486b      	ldr	r0, [pc, #428]	@ (8001040 <MX_GPIO_Init+0x244>)
 8000e92:	f003 fddb 	bl	8004a4c <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Button_R_L_IN_A_Pin|Button_R_L_IN_B_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2103      	movs	r1, #3
 8000e9a:	486a      	ldr	r0, [pc, #424]	@ (8001044 <MX_GPIO_Init+0x248>)
 8000e9c:	f003 fdd6 	bl	8004a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Button_LED_IN_B_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eaa:	f003 fdcf 	bl	8004a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|Button_U_D_PWM_Pin|Button_U_D_SEL_0_Pin|Button_U_D_IN_B_Pin
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8000eb4:	4864      	ldr	r0, [pc, #400]	@ (8001048 <MX_GPIO_Init+0x24c>)
 8000eb6:	f003 fdc9 	bl	8004a4c <HAL_GPIO_WritePin>
                          |Button_U_D_IN_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	4863      	ldr	r0, [pc, #396]	@ (800104c <MX_GPIO_Init+0x250>)
 8000ec0:	f003 fdc4 	bl	8004a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Button_OK_Pin Button_LEFT_Pin Button_DOWN_Pin */
  GPIO_InitStruct.Pin = Button_OK_Pin|Button_LEFT_Pin|Button_DOWN_Pin;
 8000ec4:	f242 0330 	movw	r3, #8240	@ 0x2030
 8000ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4859      	ldr	r0, [pc, #356]	@ (8001040 <MX_GPIO_Init+0x244>)
 8000edc:	f003 fc1c 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin Button_R_L_SEL_0_Pin Button_R_L_PWM_Pin
                           BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|Button_R_L_SEL_0_Pin|Button_R_L_PWM_Pin
 8000ee0:	f24d 030b 	movw	r3, #53259	@ 0xd00b
 8000ee4:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4851      	ldr	r0, [pc, #324]	@ (8001040 <MX_GPIO_Init+0x244>)
 8000efa:	f003 fc0d 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_R_L_IN_A_Pin Button_R_L_IN_B_Pin */
  GPIO_InitStruct.Pin = Button_R_L_IN_A_Pin|Button_R_L_IN_B_Pin;
 8000efe:	2303      	movs	r3, #3
 8000f00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4619      	mov	r1, r3
 8000f14:	484b      	ldr	r0, [pc, #300]	@ (8001044 <MX_GPIO_Init+0x248>)
 8000f16:	f003 fbff 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_VIN_Pin */
  GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4844      	ldr	r0, [pc, #272]	@ (8001040 <MX_GPIO_Init+0x244>)
 8000f2e:	f003 fbf3 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_VIN_Pin BUCKBOOST_I_IN_AVG_Pin BUCKBOOST_VOUT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 8000f32:	230e      	movs	r3, #14
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f36:	2303      	movs	r3, #3
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f48:	f003 fbe6 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_LED_IN_B_Pin LD2_Pin */
  GPIO_InitStruct.Pin = Button_LED_IN_B_Pin|LD2_Pin;
 8000f4c:	f248 0310 	movw	r3, #32784	@ 0x8010
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f68:	f003 fbd6 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin Button_U_D_PWM_Pin Button_U_D_SEL_0_Pin Button_U_D_IN_B_Pin
                           Button_U_D_IN_A_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|Button_U_D_PWM_Pin|Button_U_D_SEL_0_Pin|Button_U_D_IN_B_Pin
 8000f6c:	f240 33a2 	movw	r3, #930	@ 0x3a2
 8000f70:	617b      	str	r3, [r7, #20]
                          |Button_U_D_IN_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4830      	ldr	r0, [pc, #192]	@ (8001048 <MX_GPIO_Init+0x24c>)
 8000f86:	f003 fbc7 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_RIGHT_Pin Button_UP_Pin */
  GPIO_InitStruct.Pin = Button_RIGHT_Pin|Button_UP_Pin;
 8000f8a:	f240 4304 	movw	r3, #1028	@ 0x404
 8000f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f90:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f96:	2301      	movs	r3, #1
 8000f98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4829      	ldr	r0, [pc, #164]	@ (8001048 <MX_GPIO_Init+0x24c>)
 8000fa2:	f003 fbb9 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Deadzone_Pin */
  GPIO_InitStruct.Pin = Button_Deadzone_Pin;
 8000fa6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_Deadzone_GPIO_Port, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4823      	ldr	r0, [pc, #140]	@ (8001048 <MX_GPIO_Init+0x24c>)
 8000fbc:	f003 fbac 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8000fd0:	f107 0314 	add.w	r3, r7, #20
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	481d      	ldr	r0, [pc, #116]	@ (800104c <MX_GPIO_Init+0x250>)
 8000fd8:	f003 fb9e 	bl	8004718 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fdc:	2310      	movs	r3, #16
 8000fde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0314 	add.w	r3, r7, #20
 8000fec:	4619      	mov	r1, r3
 8000fee:	4816      	ldr	r0, [pc, #88]	@ (8001048 <MX_GPIO_Init+0x24c>)
 8000ff0:	f003 fb92 	bl	8004718 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2105      	movs	r1, #5
 8000ff8:	2008      	movs	r0, #8
 8000ffa:	f003 faa5 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ffe:	2008      	movs	r0, #8
 8001000:	f003 fabc 	bl	800457c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001004:	2200      	movs	r2, #0
 8001006:	2105      	movs	r1, #5
 8001008:	200a      	movs	r0, #10
 800100a:	f003 fa9d 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800100e:	200a      	movs	r0, #10
 8001010:	f003 fab4 	bl	800457c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001014:	2200      	movs	r2, #0
 8001016:	2105      	movs	r1, #5
 8001018:	2017      	movs	r0, #23
 800101a:	f003 fa95 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800101e:	2017      	movs	r0, #23
 8001020:	f003 faac 	bl	800457c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001024:	2200      	movs	r2, #0
 8001026:	2105      	movs	r1, #5
 8001028:	2028      	movs	r0, #40	@ 0x28
 800102a:	f003 fa8d 	bl	8004548 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800102e:	2028      	movs	r0, #40	@ 0x28
 8001030:	f003 faa4 	bl	800457c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40021000 	.word	0x40021000
 8001040:	48000800 	.word	0x48000800
 8001044:	48001400 	.word	0x48001400
 8001048:	48000400 	.word	0x48000400
 800104c:	48000c00 	.word	0x48000c00

08001050 <PWM_setduty>:

/* USER CODE BEGIN 4 */

static void PWM_setduty(uint8_t channel, uint16_t dutycycle)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	460a      	mov	r2, r1
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	4613      	mov	r3, r2
 800105e:	80bb      	strh	r3, [r7, #4]
	uint16_t calcduty=(htim3.Init.Period/100)*dutycycle;
 8001060:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <PWM_setduty+0x8c>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	4a1e      	ldr	r2, [pc, #120]	@ (80010e0 <PWM_setduty+0x90>)
 8001066:	fba2 2303 	umull	r2, r3, r2, r3
 800106a:	095b      	lsrs	r3, r3, #5
 800106c:	b29b      	uxth	r3, r3
 800106e:	88ba      	ldrh	r2, [r7, #4]
 8001070:	fb12 f303 	smulbb	r3, r2, r3
 8001074:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d104      	bne.n	8001086 <PWM_setduty+0x36>
 800107c:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <PWM_setduty+0x8c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	89fa      	ldrh	r2, [r7, #14]
 8001082:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001084:	e023      	b.n	80010ce <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	2b04      	cmp	r3, #4
 800108a:	d104      	bne.n	8001096 <PWM_setduty+0x46>
 800108c:	4b13      	ldr	r3, [pc, #76]	@ (80010dc <PWM_setduty+0x8c>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	89fb      	ldrh	r3, [r7, #14]
 8001092:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001094:	e01b      	b.n	80010ce <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b08      	cmp	r3, #8
 800109a:	d104      	bne.n	80010a6 <PWM_setduty+0x56>
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <PWM_setduty+0x8c>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	89fb      	ldrh	r3, [r7, #14]
 80010a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80010a4:	e013      	b.n	80010ce <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	2b0c      	cmp	r3, #12
 80010aa:	d104      	bne.n	80010b6 <PWM_setduty+0x66>
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <PWM_setduty+0x8c>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	89fb      	ldrh	r3, [r7, #14]
 80010b2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80010b4:	e00b      	b.n	80010ce <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b10      	cmp	r3, #16
 80010ba:	d104      	bne.n	80010c6 <PWM_setduty+0x76>
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <PWM_setduty+0x8c>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	89fb      	ldrh	r3, [r7, #14]
 80010c2:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80010c4:	e003      	b.n	80010ce <PWM_setduty+0x7e>
	__HAL_TIM_SET_COMPARE(&htim3,channel,calcduty);
 80010c6:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <PWM_setduty+0x8c>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	89fb      	ldrh	r3, [r7, #14]
 80010cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80010ce:	bf00      	nop
 80010d0:	3714      	adds	r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200002a0 	.word	0x200002a0
 80010e0:	51eb851f 	.word	0x51eb851f

080010e4 <StartADC>:

void StartADC(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 80010e8:	4820      	ldr	r0, [pc, #128]	@ (800116c <StartADC+0x88>)
 80010ea:	f001 fc1f 	bl	800292c <HAL_ADC_Start>
	   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 80010ee:	bf00      	nop
 80010f0:	491f      	ldr	r1, [pc, #124]	@ (8001170 <StartADC+0x8c>)
 80010f2:	481e      	ldr	r0, [pc, #120]	@ (800116c <StartADC+0x88>)
 80010f4:	f001 fcfe 	bl	8002af4 <HAL_ADC_PollForConversion>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1f8      	bne.n	80010f0 <StartADC+0xc>
	  {

	  }
	   value1 = HAL_ADC_GetValue(&hadc2);
 80010fe:	481b      	ldr	r0, [pc, #108]	@ (800116c <StartADC+0x88>)
 8001100:	f001 fdfe 	bl	8002d00 <HAL_ADC_GetValue>
 8001104:	4603      	mov	r3, r0
 8001106:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <StartADC+0x90>)
 8001108:	6013      	str	r3, [r2, #0]
	   value1_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value1,ADC_RESOLUTION_12B);
 800110a:	4b1a      	ldr	r3, [pc, #104]	@ (8001174 <StartADC+0x90>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001112:	fb03 f202 	mul.w	r2, r3, r2
 8001116:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <StartADC+0x94>)
 8001118:	fba3 1302 	umull	r1, r3, r3, r2
 800111c:	1ad2      	subs	r2, r2, r3
 800111e:	0852      	lsrs	r2, r2, #1
 8001120:	4413      	add	r3, r2
 8001122:	0adb      	lsrs	r3, r3, #11
 8001124:	4a15      	ldr	r2, [pc, #84]	@ (800117c <StartADC+0x98>)
 8001126:	6013      	str	r3, [r2, #0]
	   HAL_ADC_Start(&hadc2);
 8001128:	4810      	ldr	r0, [pc, #64]	@ (800116c <StartADC+0x88>)
 800112a:	f001 fbff 	bl	800292c <HAL_ADC_Start>
	   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 800112e:	bf00      	nop
 8001130:	490f      	ldr	r1, [pc, #60]	@ (8001170 <StartADC+0x8c>)
 8001132:	480e      	ldr	r0, [pc, #56]	@ (800116c <StartADC+0x88>)
 8001134:	f001 fcde 	bl	8002af4 <HAL_ADC_PollForConversion>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f8      	bne.n	8001130 <StartADC+0x4c>
	  {

	  }
	   value2 = HAL_ADC_GetValue(&hadc2);
 800113e:	480b      	ldr	r0, [pc, #44]	@ (800116c <StartADC+0x88>)
 8001140:	f001 fdde 	bl	8002d00 <HAL_ADC_GetValue>
 8001144:	4603      	mov	r3, r0
 8001146:	4a0e      	ldr	r2, [pc, #56]	@ (8001180 <StartADC+0x9c>)
 8001148:	6013      	str	r3, [r2, #0]
	   value2_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value2,ADC_RESOLUTION_12B);
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <StartADC+0x9c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001152:	fb03 f202 	mul.w	r2, r3, r2
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <StartADC+0x94>)
 8001158:	fba3 1302 	umull	r1, r3, r3, r2
 800115c:	1ad2      	subs	r2, r2, r3
 800115e:	0852      	lsrs	r2, r2, #1
 8001160:	4413      	add	r3, r2
 8001162:	0adb      	lsrs	r3, r3, #11
 8001164:	4a07      	ldr	r2, [pc, #28]	@ (8001184 <StartADC+0xa0>)
 8001166:	6013      	str	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200000a8 	.word	0x200000a8
 8001170:	0009eb10 	.word	0x0009eb10
 8001174:	20000084 	.word	0x20000084
 8001178:	00100101 	.word	0x00100101
 800117c:	2000008c 	.word	0x2000008c
 8001180:	20000088 	.word	0x20000088
 8001184:	20000090 	.word	0x20000090

08001188 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

	  if(buttonState[Button_LEFT]==1 && buttonState[Button_RIGHT]==0 &&buttonState[Button_DOWN]==0&&buttonState[Button_UP]==0)
 8001190:	4ba4      	ldr	r3, [pc, #656]	@ (8001424 <StartDefaultTask+0x29c>)
 8001192:	789b      	ldrb	r3, [r3, #2]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d120      	bne.n	80011da <StartDefaultTask+0x52>
 8001198:	4ba2      	ldr	r3, [pc, #648]	@ (8001424 <StartDefaultTask+0x29c>)
 800119a:	78db      	ldrb	r3, [r3, #3]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d11c      	bne.n	80011da <StartDefaultTask+0x52>
 80011a0:	4ba0      	ldr	r3, [pc, #640]	@ (8001424 <StartDefaultTask+0x29c>)
 80011a2:	785b      	ldrb	r3, [r3, #1]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d118      	bne.n	80011da <StartDefaultTask+0x52>
 80011a8:	4b9e      	ldr	r3, [pc, #632]	@ (8001424 <StartDefaultTask+0x29c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d114      	bne.n	80011da <StartDefaultTask+0x52>
	  {
		  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 1);
 80011b0:	2201      	movs	r2, #1
 80011b2:	2101      	movs	r1, #1
 80011b4:	489c      	ldr	r0, [pc, #624]	@ (8001428 <StartDefaultTask+0x2a0>)
 80011b6:	f003 fc49 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2102      	movs	r1, #2
 80011be:	489a      	ldr	r0, [pc, #616]	@ (8001428 <StartDefaultTask+0x2a0>)
 80011c0:	f003 fc44 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 1);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2101      	movs	r1, #1
 80011c8:	4898      	ldr	r0, [pc, #608]	@ (800142c <StartDefaultTask+0x2a4>)
 80011ca:	f003 fc3f 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 1);
 80011ce:	2201      	movs	r2, #1
 80011d0:	2102      	movs	r1, #2
 80011d2:	4896      	ldr	r0, [pc, #600]	@ (800142c <StartDefaultTask+0x2a4>)
 80011d4:	f003 fc3a 	bl	8004a4c <HAL_GPIO_WritePin>
 80011d8:	e01b      	b.n	8001212 <StartDefaultTask+0x8a>
	  }
	  else if(buttonState[Button_LEFT]==0 && buttonState[Button_RIGHT]==0)
 80011da:	4b92      	ldr	r3, [pc, #584]	@ (8001424 <StartDefaultTask+0x29c>)
 80011dc:	789b      	ldrb	r3, [r3, #2]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d117      	bne.n	8001212 <StartDefaultTask+0x8a>
 80011e2:	4b90      	ldr	r3, [pc, #576]	@ (8001424 <StartDefaultTask+0x29c>)
 80011e4:	78db      	ldrb	r3, [r3, #3]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d113      	bne.n	8001212 <StartDefaultTask+0x8a>
	  {
		  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 1);
 80011ea:	2201      	movs	r2, #1
 80011ec:	2101      	movs	r1, #1
 80011ee:	488e      	ldr	r0, [pc, #568]	@ (8001428 <StartDefaultTask+0x2a0>)
 80011f0:	f003 fc2c 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2102      	movs	r1, #2
 80011f8:	488b      	ldr	r0, [pc, #556]	@ (8001428 <StartDefaultTask+0x2a0>)
 80011fa:	f003 fc27 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 1);
 80011fe:	2201      	movs	r2, #1
 8001200:	2101      	movs	r1, #1
 8001202:	488a      	ldr	r0, [pc, #552]	@ (800142c <StartDefaultTask+0x2a4>)
 8001204:	f003 fc22 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2102      	movs	r1, #2
 800120c:	4887      	ldr	r0, [pc, #540]	@ (800142c <StartDefaultTask+0x2a4>)
 800120e:	f003 fc1d 	bl	8004a4c <HAL_GPIO_WritePin>
	  }
	  if(buttonState[Button_RIGHT]==1&&buttonState[Button_LEFT]==0&&buttonState[Button_DOWN]==0&&buttonState[Button_UP]==0)
 8001212:	4b84      	ldr	r3, [pc, #528]	@ (8001424 <StartDefaultTask+0x29c>)
 8001214:	78db      	ldrb	r3, [r3, #3]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d120      	bne.n	800125c <StartDefaultTask+0xd4>
 800121a:	4b82      	ldr	r3, [pc, #520]	@ (8001424 <StartDefaultTask+0x29c>)
 800121c:	789b      	ldrb	r3, [r3, #2]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d11c      	bne.n	800125c <StartDefaultTask+0xd4>
 8001222:	4b80      	ldr	r3, [pc, #512]	@ (8001424 <StartDefaultTask+0x29c>)
 8001224:	785b      	ldrb	r3, [r3, #1]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d118      	bne.n	800125c <StartDefaultTask+0xd4>
 800122a:	4b7e      	ldr	r3, [pc, #504]	@ (8001424 <StartDefaultTask+0x29c>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d114      	bne.n	800125c <StartDefaultTask+0xd4>
	  {
		  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2101      	movs	r1, #1
 8001236:	487c      	ldr	r0, [pc, #496]	@ (8001428 <StartDefaultTask+0x2a0>)
 8001238:	f003 fc08 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 1);
 800123c:	2201      	movs	r2, #1
 800123e:	2102      	movs	r1, #2
 8001240:	4879      	ldr	r0, [pc, #484]	@ (8001428 <StartDefaultTask+0x2a0>)
 8001242:	f003 fc03 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2101      	movs	r1, #1
 800124a:	4878      	ldr	r0, [pc, #480]	@ (800142c <StartDefaultTask+0x2a4>)
 800124c:	f003 fbfe 	bl	8004a4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 1);
 8001250:	2201      	movs	r2, #1
 8001252:	2102      	movs	r1, #2
 8001254:	4875      	ldr	r0, [pc, #468]	@ (800142c <StartDefaultTask+0x2a4>)
 8001256:	f003 fbf9 	bl	8004a4c <HAL_GPIO_WritePin>
 800125a:	e031      	b.n	80012c0 <StartDefaultTask+0x138>
	  }
	  else if(buttonState[Button_RIGHT]==0&&buttonState[Button_LEFT]==0)
 800125c:	4b71      	ldr	r3, [pc, #452]	@ (8001424 <StartDefaultTask+0x29c>)
 800125e:	78db      	ldrb	r3, [r3, #3]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d12d      	bne.n	80012c0 <StartDefaultTask+0x138>
 8001264:	4b6f      	ldr	r3, [pc, #444]	@ (8001424 <StartDefaultTask+0x29c>)
 8001266:	789b      	ldrb	r3, [r3, #2]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d129      	bne.n	80012c0 <StartDefaultTask+0x138>
	  	  {
	  		  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001272:	486f      	ldr	r0, [pc, #444]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001274:	f003 fbea 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800127e:	486c      	ldr	r0, [pc, #432]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001280:	f003 fbe4 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2180      	movs	r1, #128	@ 0x80
 8001288:	4869      	ldr	r0, [pc, #420]	@ (8001430 <StartDefaultTask+0x2a8>)
 800128a:	f003 fbdf 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 0);
 800128e:	2200      	movs	r2, #0
 8001290:	2120      	movs	r1, #32
 8001292:	4867      	ldr	r0, [pc, #412]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001294:	f003 fbda 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 0);
 8001298:	2200      	movs	r2, #0
 800129a:	2101      	movs	r1, #1
 800129c:	4862      	ldr	r0, [pc, #392]	@ (8001428 <StartDefaultTask+0x2a0>)
 800129e:	f003 fbd5 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2102      	movs	r1, #2
 80012a6:	4860      	ldr	r0, [pc, #384]	@ (8001428 <StartDefaultTask+0x2a0>)
 80012a8:	f003 fbd0 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2101      	movs	r1, #1
 80012b0:	485e      	ldr	r0, [pc, #376]	@ (800142c <StartDefaultTask+0x2a4>)
 80012b2:	f003 fbcb 	bl	8004a4c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2102      	movs	r1, #2
 80012ba:	485c      	ldr	r0, [pc, #368]	@ (800142c <StartDefaultTask+0x2a4>)
 80012bc:	f003 fbc6 	bl	8004a4c <HAL_GPIO_WritePin>
	  	  }
	  if(buttonState[Button_UP]==1 && buttonState[Button_DOWN]==0 && buttonState[Button_RIGHT]==0&&buttonState[Button_LEFT]==0)
 80012c0:	4b58      	ldr	r3, [pc, #352]	@ (8001424 <StartDefaultTask+0x29c>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d122      	bne.n	800130e <StartDefaultTask+0x186>
 80012c8:	4b56      	ldr	r3, [pc, #344]	@ (8001424 <StartDefaultTask+0x29c>)
 80012ca:	785b      	ldrb	r3, [r3, #1]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d11e      	bne.n	800130e <StartDefaultTask+0x186>
 80012d0:	4b54      	ldr	r3, [pc, #336]	@ (8001424 <StartDefaultTask+0x29c>)
 80012d2:	78db      	ldrb	r3, [r3, #3]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d11a      	bne.n	800130e <StartDefaultTask+0x186>
 80012d8:	4b52      	ldr	r3, [pc, #328]	@ (8001424 <StartDefaultTask+0x29c>)
 80012da:	789b      	ldrb	r3, [r3, #2]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d116      	bne.n	800130e <StartDefaultTask+0x186>
	 	  {
	 		  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012e6:	4852      	ldr	r0, [pc, #328]	@ (8001430 <StartDefaultTask+0x2a8>)
 80012e8:	f003 fbb0 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012f2:	484f      	ldr	r0, [pc, #316]	@ (8001430 <StartDefaultTask+0x2a8>)
 80012f4:	f003 fbaa 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 1);
 80012f8:	2201      	movs	r2, #1
 80012fa:	2180      	movs	r1, #128	@ 0x80
 80012fc:	484c      	ldr	r0, [pc, #304]	@ (8001430 <StartDefaultTask+0x2a8>)
 80012fe:	f003 fba5 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 1);
 8001302:	2201      	movs	r2, #1
 8001304:	2120      	movs	r1, #32
 8001306:	484a      	ldr	r0, [pc, #296]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001308:	f003 fba0 	bl	8004a4c <HAL_GPIO_WritePin>
 800130c:	e025      	b.n	800135a <StartDefaultTask+0x1d2>
	 	  }
	 	  else if(buttonState[Button_UP]==0 && buttonState[Button_DOWN]==0&& buttonState[Button_RIGHT]==0&&buttonState[Button_LEFT]==0)
 800130e:	4b45      	ldr	r3, [pc, #276]	@ (8001424 <StartDefaultTask+0x29c>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d121      	bne.n	800135a <StartDefaultTask+0x1d2>
 8001316:	4b43      	ldr	r3, [pc, #268]	@ (8001424 <StartDefaultTask+0x29c>)
 8001318:	785b      	ldrb	r3, [r3, #1]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d11d      	bne.n	800135a <StartDefaultTask+0x1d2>
 800131e:	4b41      	ldr	r3, [pc, #260]	@ (8001424 <StartDefaultTask+0x29c>)
 8001320:	78db      	ldrb	r3, [r3, #3]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d119      	bne.n	800135a <StartDefaultTask+0x1d2>
 8001326:	4b3f      	ldr	r3, [pc, #252]	@ (8001424 <StartDefaultTask+0x29c>)
 8001328:	789b      	ldrb	r3, [r3, #2]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d115      	bne.n	800135a <StartDefaultTask+0x1d2>
	 	  {
	 		  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 1);
 800132e:	2201      	movs	r2, #1
 8001330:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001334:	483e      	ldr	r0, [pc, #248]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001336:	f003 fb89 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001340:	483b      	ldr	r0, [pc, #236]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001342:	f003 fb83 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 1);
 8001346:	2201      	movs	r2, #1
 8001348:	2180      	movs	r1, #128	@ 0x80
 800134a:	4839      	ldr	r0, [pc, #228]	@ (8001430 <StartDefaultTask+0x2a8>)
 800134c:	f003 fb7e 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2120      	movs	r1, #32
 8001354:	4836      	ldr	r0, [pc, #216]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001356:	f003 fb79 	bl	8004a4c <HAL_GPIO_WritePin>
	 	  }
	 	  if(buttonState[Button_DOWN]==1&&buttonState[Button_UP]==0 && buttonState[Button_RIGHT]==0&&buttonState[Button_LEFT]==0)
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <StartDefaultTask+0x29c>)
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d122      	bne.n	80013a8 <StartDefaultTask+0x220>
 8001362:	4b30      	ldr	r3, [pc, #192]	@ (8001424 <StartDefaultTask+0x29c>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d11e      	bne.n	80013a8 <StartDefaultTask+0x220>
 800136a:	4b2e      	ldr	r3, [pc, #184]	@ (8001424 <StartDefaultTask+0x29c>)
 800136c:	78db      	ldrb	r3, [r3, #3]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d11a      	bne.n	80013a8 <StartDefaultTask+0x220>
 8001372:	4b2c      	ldr	r3, [pc, #176]	@ (8001424 <StartDefaultTask+0x29c>)
 8001374:	789b      	ldrb	r3, [r3, #2]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d116      	bne.n	80013a8 <StartDefaultTask+0x220>
	 	  {
	 		  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001380:	482b      	ldr	r0, [pc, #172]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001382:	f003 fb63 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 1);
 8001386:	2201      	movs	r2, #1
 8001388:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800138c:	4828      	ldr	r0, [pc, #160]	@ (8001430 <StartDefaultTask+0x2a8>)
 800138e:	f003 fb5d 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 0);
 8001392:	2200      	movs	r2, #0
 8001394:	2180      	movs	r1, #128	@ 0x80
 8001396:	4826      	ldr	r0, [pc, #152]	@ (8001430 <StartDefaultTask+0x2a8>)
 8001398:	f003 fb58 	bl	8004a4c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 1);
 800139c:	2201      	movs	r2, #1
 800139e:	2120      	movs	r1, #32
 80013a0:	4823      	ldr	r0, [pc, #140]	@ (8001430 <StartDefaultTask+0x2a8>)
 80013a2:	f003 fb53 	bl	8004a4c <HAL_GPIO_WritePin>
 80013a6:	e039      	b.n	800141c <StartDefaultTask+0x294>
	 	  }
	 	  else if(buttonState[Button_DOWN]==0&&buttonState[Button_UP]==0&& buttonState[Button_RIGHT]==0&&buttonState[Button_LEFT]==0)
 80013a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <StartDefaultTask+0x29c>)
 80013aa:	785b      	ldrb	r3, [r3, #1]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d135      	bne.n	800141c <StartDefaultTask+0x294>
 80013b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <StartDefaultTask+0x29c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d131      	bne.n	800141c <StartDefaultTask+0x294>
 80013b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001424 <StartDefaultTask+0x29c>)
 80013ba:	78db      	ldrb	r3, [r3, #3]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d12d      	bne.n	800141c <StartDefaultTask+0x294>
 80013c0:	4b18      	ldr	r3, [pc, #96]	@ (8001424 <StartDefaultTask+0x29c>)
 80013c2:	789b      	ldrb	r3, [r3, #2]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d129      	bne.n	800141c <StartDefaultTask+0x294>
	 	  	  {
	 	  		  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 0);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013ce:	4818      	ldr	r0, [pc, #96]	@ (8001430 <StartDefaultTask+0x2a8>)
 80013d0:	f003 fb3c 	bl	8004a4c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013da:	4815      	ldr	r0, [pc, #84]	@ (8001430 <StartDefaultTask+0x2a8>)
 80013dc:	f003 fb36 	bl	8004a4c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 0);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2180      	movs	r1, #128	@ 0x80
 80013e4:	4812      	ldr	r0, [pc, #72]	@ (8001430 <StartDefaultTask+0x2a8>)
 80013e6:	f003 fb31 	bl	8004a4c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2120      	movs	r1, #32
 80013ee:	4810      	ldr	r0, [pc, #64]	@ (8001430 <StartDefaultTask+0x2a8>)
 80013f0:	f003 fb2c 	bl	8004a4c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 0);
 80013f4:	2200      	movs	r2, #0
 80013f6:	2101      	movs	r1, #1
 80013f8:	480b      	ldr	r0, [pc, #44]	@ (8001428 <StartDefaultTask+0x2a0>)
 80013fa:	f003 fb27 	bl	8004a4c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2102      	movs	r1, #2
 8001402:	4809      	ldr	r0, [pc, #36]	@ (8001428 <StartDefaultTask+0x2a0>)
 8001404:	f003 fb22 	bl	8004a4c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2101      	movs	r1, #1
 800140c:	4807      	ldr	r0, [pc, #28]	@ (800142c <StartDefaultTask+0x2a4>)
 800140e:	f003 fb1d 	bl	8004a4c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2102      	movs	r1, #2
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <StartDefaultTask+0x2a4>)
 8001418:	f003 fb18 	bl	8004a4c <HAL_GPIO_WritePin>
	 	  	  }
    osDelay(5);
 800141c:	2005      	movs	r0, #5
 800141e:	f00a ff4b 	bl	800c2b8 <osDelay>
	  if(buttonState[Button_LEFT]==1 && buttonState[Button_RIGHT]==0 &&buttonState[Button_DOWN]==0&&buttonState[Button_UP]==0)
 8001422:	e6b5      	b.n	8001190 <StartDefaultTask+0x8>
 8001424:	20000098 	.word	0x20000098
 8001428:	48001400 	.word	0x48001400
 800142c:	48000800 	.word	0x48000800
 8001430:	48000400 	.word	0x48000400

08001434 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(Button_UP_GPIO_Port, Button_UP_Pin) == 0)
 800143c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001440:	4860      	ldr	r0, [pc, #384]	@ (80015c4 <StartTask02+0x190>)
 8001442:	f003 faeb 	bl	8004a1c <HAL_GPIO_ReadPin>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d110      	bne.n	800146e <StartTask02+0x3a>
	  	  {
	  		  debounceCounter[Button_UP]++;
 800144c:	4b5e      	ldr	r3, [pc, #376]	@ (80015c8 <StartTask02+0x194>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b5c      	ldr	r3, [pc, #368]	@ (80015c8 <StartTask02+0x194>)
 8001456:	701a      	strb	r2, [r3, #0]
	  		  if(debounceCounter[Button_UP] >= 5u)
 8001458:	4b5b      	ldr	r3, [pc, #364]	@ (80015c8 <StartTask02+0x194>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b04      	cmp	r3, #4
 800145e:	d90c      	bls.n	800147a <StartTask02+0x46>
	  		  {
	  			  debounceCounter[Button_UP] = 0;
 8001460:	4b59      	ldr	r3, [pc, #356]	@ (80015c8 <StartTask02+0x194>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
	  			  buttonState[Button_UP] = True;
 8001466:	4b59      	ldr	r3, [pc, #356]	@ (80015cc <StartTask02+0x198>)
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	e005      	b.n	800147a <StartTask02+0x46>
	  		  }
	  	  }
	  	  else {
	  		  debounceCounter[Button_UP] = 0;
 800146e:	4b56      	ldr	r3, [pc, #344]	@ (80015c8 <StartTask02+0x194>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
	  		  buttonState[Button_UP] = False;
 8001474:	4b55      	ldr	r3, [pc, #340]	@ (80015cc <StartTask02+0x198>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
	  	  }
	  	  if(HAL_GPIO_ReadPin(Button_DOWN_GPIO_Port, Button_DOWN_Pin) == 0)
 800147a:	2120      	movs	r1, #32
 800147c:	4854      	ldr	r0, [pc, #336]	@ (80015d0 <StartTask02+0x19c>)
 800147e:	f003 facd 	bl	8004a1c <HAL_GPIO_ReadPin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d110      	bne.n	80014aa <StartTask02+0x76>
	  	  	  {
	  	  		  debounceCounter[Button_DOWN]++;
 8001488:	4b4f      	ldr	r3, [pc, #316]	@ (80015c8 <StartTask02+0x194>)
 800148a:	785b      	ldrb	r3, [r3, #1]
 800148c:	3301      	adds	r3, #1
 800148e:	b2da      	uxtb	r2, r3
 8001490:	4b4d      	ldr	r3, [pc, #308]	@ (80015c8 <StartTask02+0x194>)
 8001492:	705a      	strb	r2, [r3, #1]
	  	  		  if(debounceCounter[Button_DOWN] >= 5u)
 8001494:	4b4c      	ldr	r3, [pc, #304]	@ (80015c8 <StartTask02+0x194>)
 8001496:	785b      	ldrb	r3, [r3, #1]
 8001498:	2b04      	cmp	r3, #4
 800149a:	d90c      	bls.n	80014b6 <StartTask02+0x82>
	  	  		  {
	  	  			  debounceCounter[Button_DOWN] = 0;
 800149c:	4b4a      	ldr	r3, [pc, #296]	@ (80015c8 <StartTask02+0x194>)
 800149e:	2200      	movs	r2, #0
 80014a0:	705a      	strb	r2, [r3, #1]
	  	  			  buttonState[Button_DOWN] = True;
 80014a2:	4b4a      	ldr	r3, [pc, #296]	@ (80015cc <StartTask02+0x198>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	705a      	strb	r2, [r3, #1]
 80014a8:	e005      	b.n	80014b6 <StartTask02+0x82>
	  	  		  }
	  	  	  }
	  	  	  else {
	  	  		  debounceCounter[Button_DOWN] = 0;
 80014aa:	4b47      	ldr	r3, [pc, #284]	@ (80015c8 <StartTask02+0x194>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	705a      	strb	r2, [r3, #1]
	  	  		  buttonState[Button_DOWN] = False;
 80014b0:	4b46      	ldr	r3, [pc, #280]	@ (80015cc <StartTask02+0x198>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	705a      	strb	r2, [r3, #1]
	  	  	  }
	  	  if(HAL_GPIO_ReadPin(Button_RIGHT_GPIO_Port, Button_RIGHT_Pin) == 0)
 80014b6:	2104      	movs	r1, #4
 80014b8:	4842      	ldr	r0, [pc, #264]	@ (80015c4 <StartTask02+0x190>)
 80014ba:	f003 faaf 	bl	8004a1c <HAL_GPIO_ReadPin>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d110      	bne.n	80014e6 <StartTask02+0xb2>
	  	  	  {
	  	  		  debounceCounter[Button_RIGHT]++;
 80014c4:	4b40      	ldr	r3, [pc, #256]	@ (80015c8 <StartTask02+0x194>)
 80014c6:	78db      	ldrb	r3, [r3, #3]
 80014c8:	3301      	adds	r3, #1
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b3e      	ldr	r3, [pc, #248]	@ (80015c8 <StartTask02+0x194>)
 80014ce:	70da      	strb	r2, [r3, #3]
	  	  		  if(debounceCounter[Button_RIGHT] >= 5u)
 80014d0:	4b3d      	ldr	r3, [pc, #244]	@ (80015c8 <StartTask02+0x194>)
 80014d2:	78db      	ldrb	r3, [r3, #3]
 80014d4:	2b04      	cmp	r3, #4
 80014d6:	d90c      	bls.n	80014f2 <StartTask02+0xbe>
	  	  		  {
	  	  			  debounceCounter[Button_RIGHT] = 0;
 80014d8:	4b3b      	ldr	r3, [pc, #236]	@ (80015c8 <StartTask02+0x194>)
 80014da:	2200      	movs	r2, #0
 80014dc:	70da      	strb	r2, [r3, #3]
	  	  			  buttonState[Button_RIGHT] = True;
 80014de:	4b3b      	ldr	r3, [pc, #236]	@ (80015cc <StartTask02+0x198>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	70da      	strb	r2, [r3, #3]
 80014e4:	e005      	b.n	80014f2 <StartTask02+0xbe>
	  	  		  }
	  	  	  }
	  	  	  else {
	  	  		  debounceCounter[Button_RIGHT] = 0;
 80014e6:	4b38      	ldr	r3, [pc, #224]	@ (80015c8 <StartTask02+0x194>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	70da      	strb	r2, [r3, #3]
	  	  		  buttonState[Button_RIGHT] = False;
 80014ec:	4b37      	ldr	r3, [pc, #220]	@ (80015cc <StartTask02+0x198>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	70da      	strb	r2, [r3, #3]
	  	  	  }
	  	  if(HAL_GPIO_ReadPin(Button_LEFT_GPIO_Port, Button_LEFT_Pin) == 0)
 80014f2:	2110      	movs	r1, #16
 80014f4:	4836      	ldr	r0, [pc, #216]	@ (80015d0 <StartTask02+0x19c>)
 80014f6:	f003 fa91 	bl	8004a1c <HAL_GPIO_ReadPin>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d110      	bne.n	8001522 <StartTask02+0xee>
	  	  	  {
	  	  		  debounceCounter[Button_LEFT]++;
 8001500:	4b31      	ldr	r3, [pc, #196]	@ (80015c8 <StartTask02+0x194>)
 8001502:	789b      	ldrb	r3, [r3, #2]
 8001504:	3301      	adds	r3, #1
 8001506:	b2da      	uxtb	r2, r3
 8001508:	4b2f      	ldr	r3, [pc, #188]	@ (80015c8 <StartTask02+0x194>)
 800150a:	709a      	strb	r2, [r3, #2]
	  	  		  if(debounceCounter[Button_LEFT] >= 5u)
 800150c:	4b2e      	ldr	r3, [pc, #184]	@ (80015c8 <StartTask02+0x194>)
 800150e:	789b      	ldrb	r3, [r3, #2]
 8001510:	2b04      	cmp	r3, #4
 8001512:	d90c      	bls.n	800152e <StartTask02+0xfa>
	  	  		  {
	  	  			  debounceCounter[Button_LEFT] = 0;
 8001514:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <StartTask02+0x194>)
 8001516:	2200      	movs	r2, #0
 8001518:	709a      	strb	r2, [r3, #2]
	  	  			  buttonState[Button_LEFT] = True;
 800151a:	4b2c      	ldr	r3, [pc, #176]	@ (80015cc <StartTask02+0x198>)
 800151c:	2201      	movs	r2, #1
 800151e:	709a      	strb	r2, [r3, #2]
 8001520:	e005      	b.n	800152e <StartTask02+0xfa>
	  	  		  }
	  	  	  }
	  	  	  else {
	  	  		  debounceCounter[Button_LEFT] = 0;
 8001522:	4b29      	ldr	r3, [pc, #164]	@ (80015c8 <StartTask02+0x194>)
 8001524:	2200      	movs	r2, #0
 8001526:	709a      	strb	r2, [r3, #2]
	  	  		  buttonState[Button_LEFT] = False;
 8001528:	4b28      	ldr	r3, [pc, #160]	@ (80015cc <StartTask02+0x198>)
 800152a:	2200      	movs	r2, #0
 800152c:	709a      	strb	r2, [r3, #2]
	  	  	  }
	  	  if(HAL_GPIO_ReadPin(Button_OK_GPIO_Port, Button_OK_Pin) == 0)
 800152e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001532:	4827      	ldr	r0, [pc, #156]	@ (80015d0 <StartTask02+0x19c>)
 8001534:	f003 fa72 	bl	8004a1c <HAL_GPIO_ReadPin>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d110      	bne.n	8001560 <StartTask02+0x12c>
	  	  	  	  {
	  	  	  		  debounceCounter[Button_LED]++;
 800153e:	4b22      	ldr	r3, [pc, #136]	@ (80015c8 <StartTask02+0x194>)
 8001540:	791b      	ldrb	r3, [r3, #4]
 8001542:	3301      	adds	r3, #1
 8001544:	b2da      	uxtb	r2, r3
 8001546:	4b20      	ldr	r3, [pc, #128]	@ (80015c8 <StartTask02+0x194>)
 8001548:	711a      	strb	r2, [r3, #4]
	  	  	  		  if(debounceCounter[Button_LED] >= 5u)
 800154a:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <StartTask02+0x194>)
 800154c:	791b      	ldrb	r3, [r3, #4]
 800154e:	2b04      	cmp	r3, #4
 8001550:	d90c      	bls.n	800156c <StartTask02+0x138>
	  	  	  		  {
	  	  	  			  debounceCounter[Button_LED] = 0;
 8001552:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <StartTask02+0x194>)
 8001554:	2200      	movs	r2, #0
 8001556:	711a      	strb	r2, [r3, #4]
	  	  	  			  buttonState[Button_LED] = True;
 8001558:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <StartTask02+0x198>)
 800155a:	2201      	movs	r2, #1
 800155c:	711a      	strb	r2, [r3, #4]
 800155e:	e005      	b.n	800156c <StartTask02+0x138>
	  	  	  		  }
	  	  	  	  }
	  	  	  	  else {
	  	  	  		  debounceCounter[Button_LED] = 0;
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <StartTask02+0x194>)
 8001562:	2200      	movs	r2, #0
 8001564:	711a      	strb	r2, [r3, #4]
	  	  	  		  buttonState[Button_LED] = False;
 8001566:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <StartTask02+0x198>)
 8001568:	2200      	movs	r2, #0
 800156a:	711a      	strb	r2, [r3, #4]
	  	  	  	  }
	  	  if(HAL_GPIO_ReadPin(Button_Deadzone_GPIO_Port, Button_Deadzone_Pin) == 1)
 800156c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001570:	4814      	ldr	r0, [pc, #80]	@ (80015c4 <StartTask02+0x190>)
 8001572:	f003 fa53 	bl	8004a1c <HAL_GPIO_ReadPin>
 8001576:	4603      	mov	r3, r0
 8001578:	2b01      	cmp	r3, #1
 800157a:	d11a      	bne.n	80015b2 <StartTask02+0x17e>
	  	  	  	  {
	  	  	  		  debounceCounter[Button_LEDOFF]++;
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <StartTask02+0x194>)
 800157e:	795b      	ldrb	r3, [r3, #5]
 8001580:	3301      	adds	r3, #1
 8001582:	b2da      	uxtb	r2, r3
 8001584:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <StartTask02+0x194>)
 8001586:	715a      	strb	r2, [r3, #5]
	  	  	  		  if(debounceCounter[Button_LEDOFF] >= 50u)
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <StartTask02+0x194>)
 800158a:	795b      	ldrb	r3, [r3, #5]
 800158c:	2b31      	cmp	r3, #49	@ 0x31
 800158e:	d913      	bls.n	80015b8 <StartTask02+0x184>
	  	  	  		  {
	  	  	  			  debounceCounter[Button_LEDOFF] = 0;
 8001590:	4b0d      	ldr	r3, [pc, #52]	@ (80015c8 <StartTask02+0x194>)
 8001592:	2200      	movs	r2, #0
 8001594:	715a      	strb	r2, [r3, #5]
	  	  	  			  buttonState[Button_LEDOFF]++;
 8001596:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <StartTask02+0x198>)
 8001598:	795b      	ldrb	r3, [r3, #5]
 800159a:	3301      	adds	r3, #1
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <StartTask02+0x198>)
 80015a0:	715a      	strb	r2, [r3, #5]
	  	  	  			  if(buttonState[Button_LEDOFF]>=3)
 80015a2:	4b0a      	ldr	r3, [pc, #40]	@ (80015cc <StartTask02+0x198>)
 80015a4:	795b      	ldrb	r3, [r3, #5]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d906      	bls.n	80015b8 <StartTask02+0x184>
	  	  	  			  {
	  	  	  				  buttonState[Button_LEDOFF]=0;
 80015aa:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <StartTask02+0x198>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	715a      	strb	r2, [r3, #5]
 80015b0:	e002      	b.n	80015b8 <StartTask02+0x184>
	  	  	  			  }
	  	  	  		  }
	  	  	  	  }
	  	  	  	  else {
	  	  	  		  debounceCounter[Button_LEDOFF] = 0;
 80015b2:	4b05      	ldr	r3, [pc, #20]	@ (80015c8 <StartTask02+0x194>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	715a      	strb	r2, [r3, #5]
	  	  	  	  }
				StartADC();
 80015b8:	f7ff fd94 	bl	80010e4 <StartADC>


    osDelay(10);
 80015bc:	200a      	movs	r0, #10
 80015be:	f00a fe7b 	bl	800c2b8 <osDelay>
	  if(HAL_GPIO_ReadPin(Button_UP_GPIO_Port, Button_UP_Pin) == 0)
 80015c2:	e73b      	b.n	800143c <StartTask02+0x8>
 80015c4:	48000400 	.word	0x48000400
 80015c8:	200000a0 	.word	0x200000a0
 80015cc:	20000098 	.word	0x20000098
 80015d0:	48000800 	.word	0x48000800

080015d4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  if(PositioningPhase==True)
 80015dc:	4b61      	ldr	r3, [pc, #388]	@ (8001764 <StartTask03+0x190>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	f040 80bb 	bne.w	800175c <StartTask03+0x188>
	  {

		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 80015e6:	e04b      	b.n	8001680 <StartTask03+0xac>
		  {
			  StartADC();
 80015e8:	f7ff fd7c 	bl	80010e4 <StartADC>
			  if(value2_conv>Position_L_R)
 80015ec:	4b5e      	ldr	r3, [pc, #376]	@ (8001768 <StartTask03+0x194>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d914      	bls.n	8001622 <StartTask03+0x4e>
			  {
				  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 0);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2101      	movs	r1, #1
 80015fc:	485b      	ldr	r0, [pc, #364]	@ (800176c <StartTask03+0x198>)
 80015fe:	f003 fa25 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 1);
 8001602:	2201      	movs	r2, #1
 8001604:	2102      	movs	r1, #2
 8001606:	4859      	ldr	r0, [pc, #356]	@ (800176c <StartTask03+0x198>)
 8001608:	f003 fa20 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	2101      	movs	r1, #1
 8001610:	4857      	ldr	r0, [pc, #348]	@ (8001770 <StartTask03+0x19c>)
 8001612:	f003 fa1b 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 1);
 8001616:	2201      	movs	r2, #1
 8001618:	2102      	movs	r1, #2
 800161a:	4855      	ldr	r0, [pc, #340]	@ (8001770 <StartTask03+0x19c>)
 800161c:	f003 fa16 	bl	8004a4c <HAL_GPIO_WritePin>
 8001620:	e02e      	b.n	8001680 <StartTask03+0xac>
			  }
			  else if(value2_conv<Position_L_R)
 8001622:	4b51      	ldr	r3, [pc, #324]	@ (8001768 <StartTask03+0x194>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800162a:	4293      	cmp	r3, r2
 800162c:	d814      	bhi.n	8001658 <StartTask03+0x84>
			  {
				  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 1);
 800162e:	2201      	movs	r2, #1
 8001630:	2101      	movs	r1, #1
 8001632:	484e      	ldr	r0, [pc, #312]	@ (800176c <StartTask03+0x198>)
 8001634:	f003 fa0a 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2102      	movs	r1, #2
 800163c:	484b      	ldr	r0, [pc, #300]	@ (800176c <StartTask03+0x198>)
 800163e:	f003 fa05 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 1);
 8001642:	2201      	movs	r2, #1
 8001644:	2101      	movs	r1, #1
 8001646:	484a      	ldr	r0, [pc, #296]	@ (8001770 <StartTask03+0x19c>)
 8001648:	f003 fa00 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 1);
 800164c:	2201      	movs	r2, #1
 800164e:	2102      	movs	r1, #2
 8001650:	4847      	ldr	r0, [pc, #284]	@ (8001770 <StartTask03+0x19c>)
 8001652:	f003 f9fb 	bl	8004a4c <HAL_GPIO_WritePin>
 8001656:	e013      	b.n	8001680 <StartTask03+0xac>
			  }
			  else
			  {
				  HAL_GPIO_WritePin(Button_R_L_IN_A_GPIO_Port, Button_R_L_IN_A_Pin, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2101      	movs	r1, #1
 800165c:	4843      	ldr	r0, [pc, #268]	@ (800176c <StartTask03+0x198>)
 800165e:	f003 f9f5 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_IN_B_GPIO_Port, Button_R_L_IN_B_Pin, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2102      	movs	r1, #2
 8001666:	4841      	ldr	r0, [pc, #260]	@ (800176c <StartTask03+0x198>)
 8001668:	f003 f9f0 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_SEL_0_GPIO_Port, Button_R_L_SEL_0_Pin, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2101      	movs	r1, #1
 8001670:	483f      	ldr	r0, [pc, #252]	@ (8001770 <StartTask03+0x19c>)
 8001672:	f003 f9eb 	bl	8004a4c <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(Button_R_L_PWM_GPIO_Port, Button_R_L_PWM_Pin, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2102      	movs	r1, #2
 800167a:	483d      	ldr	r0, [pc, #244]	@ (8001770 <StartTask03+0x19c>)
 800167c:	f003 f9e6 	bl	8004a4c <HAL_GPIO_WritePin>
		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 8001680:	4b39      	ldr	r3, [pc, #228]	@ (8001768 <StartTask03+0x194>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8001688:	4293      	cmp	r3, r2
 800168a:	d8ad      	bhi.n	80015e8 <StartTask03+0x14>
 800168c:	4b36      	ldr	r3, [pc, #216]	@ (8001768 <StartTask03+0x194>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f640 02fb 	movw	r2, #2299	@ 0x8fb
 8001694:	4293      	cmp	r3, r2
 8001696:	d9a7      	bls.n	80015e8 <StartTask03+0x14>
			  }


		  }

		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 8001698:	e051      	b.n	800173e <StartTask03+0x16a>
		  {
			  StartADC();
 800169a:	f7ff fd23 	bl	80010e4 <StartADC>
			  if(value1_conv>Position_U_D)
 800169e:	4b35      	ldr	r3, [pc, #212]	@ (8001774 <StartTask03+0x1a0>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f640 228c 	movw	r2, #2700	@ 0xa8c
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d916      	bls.n	80016d8 <StartTask03+0x104>
			  			  {
				  	  	  	  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 1);
 80016aa:	2201      	movs	r2, #1
 80016ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016b0:	4831      	ldr	r0, [pc, #196]	@ (8001778 <StartTask03+0x1a4>)
 80016b2:	f003 f9cb 	bl	8004a4c <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016bc:	482e      	ldr	r0, [pc, #184]	@ (8001778 <StartTask03+0x1a4>)
 80016be:	f003 f9c5 	bl	8004a4c <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 1);
 80016c2:	2201      	movs	r2, #1
 80016c4:	2180      	movs	r1, #128	@ 0x80
 80016c6:	482c      	ldr	r0, [pc, #176]	@ (8001778 <StartTask03+0x1a4>)
 80016c8:	f003 f9c0 	bl	8004a4c <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 1);
 80016cc:	2201      	movs	r2, #1
 80016ce:	2120      	movs	r1, #32
 80016d0:	4829      	ldr	r0, [pc, #164]	@ (8001778 <StartTask03+0x1a4>)
 80016d2:	f003 f9bb 	bl	8004a4c <HAL_GPIO_WritePin>
 80016d6:	e032      	b.n	800173e <StartTask03+0x16a>
			  			  }
			  			  else if(value1_conv<Position_U_D)
 80016d8:	4b26      	ldr	r3, [pc, #152]	@ (8001774 <StartTask03+0x1a0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f640 228b 	movw	r2, #2699	@ 0xa8b
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d816      	bhi.n	8001712 <StartTask03+0x13e>
			  			  {
			  				  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 1);
 80016e4:	2201      	movs	r2, #1
 80016e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ea:	4823      	ldr	r0, [pc, #140]	@ (8001778 <StartTask03+0x1a4>)
 80016ec:	f003 f9ae 	bl	8004a4c <HAL_GPIO_WritePin>
			  				  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016f6:	4820      	ldr	r0, [pc, #128]	@ (8001778 <StartTask03+0x1a4>)
 80016f8:	f003 f9a8 	bl	8004a4c <HAL_GPIO_WritePin>
			  				  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 1);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2180      	movs	r1, #128	@ 0x80
 8001700:	481d      	ldr	r0, [pc, #116]	@ (8001778 <StartTask03+0x1a4>)
 8001702:	f003 f9a3 	bl	8004a4c <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2120      	movs	r1, #32
 800170a:	481b      	ldr	r0, [pc, #108]	@ (8001778 <StartTask03+0x1a4>)
 800170c:	f003 f99e 	bl	8004a4c <HAL_GPIO_WritePin>
 8001710:	e015      	b.n	800173e <StartTask03+0x16a>
			  			  }
			  			  else
								{
			  				  HAL_GPIO_WritePin(Button_U_D_IN_A_GPIO_Port, Button_U_D_IN_A_Pin, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001718:	4817      	ldr	r0, [pc, #92]	@ (8001778 <StartTask03+0x1a4>)
 800171a:	f003 f997 	bl	8004a4c <HAL_GPIO_WritePin>
			  				  HAL_GPIO_WritePin(Button_U_D_IN_B_GPIO_Port, Button_U_D_IN_B_Pin, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001724:	4814      	ldr	r0, [pc, #80]	@ (8001778 <StartTask03+0x1a4>)
 8001726:	f003 f991 	bl	8004a4c <HAL_GPIO_WritePin>
			  				  HAL_GPIO_WritePin(Button_U_D_SEL_0_GPIO_Port, Button_U_D_SEL_0_Pin, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2180      	movs	r1, #128	@ 0x80
 800172e:	4812      	ldr	r0, [pc, #72]	@ (8001778 <StartTask03+0x1a4>)
 8001730:	f003 f98c 	bl	8004a4c <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(Button_U_D_PWM_GPIO_Port, Button_U_D_PWM_Pin, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	2120      	movs	r1, #32
 8001738:	480f      	ldr	r0, [pc, #60]	@ (8001778 <StartTask03+0x1a4>)
 800173a:	f003 f987 	bl	8004a4c <HAL_GPIO_WritePin>
		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <StartTask03+0x1a0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f640 3254 	movw	r2, #2900	@ 0xb54
 8001746:	4293      	cmp	r3, r2
 8001748:	d8a7      	bhi.n	800169a <StartTask03+0xc6>
 800174a:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <StartTask03+0x194>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001752:	4293      	cmp	r3, r2
 8001754:	d9a1      	bls.n	800169a <StartTask03+0xc6>
								}

		  }
		  PositioningPhase=False;
 8001756:	4b03      	ldr	r3, [pc, #12]	@ (8001764 <StartTask03+0x190>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(1);
 800175c:	2001      	movs	r0, #1
 800175e:	f00a fdab 	bl	800c2b8 <osDelay>
	  if(PositioningPhase==True)
 8001762:	e73b      	b.n	80015dc <StartTask03+0x8>
 8001764:	20000094 	.word	0x20000094
 8001768:	20000090 	.word	0x20000090
 800176c:	48001400 	.word	0x48001400
 8001770:	48000800 	.word	0x48000800
 8001774:	2000008c 	.word	0x2000008c
 8001778:	48000400 	.word	0x48000400

0800177c <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	  switch (buttonState[Button_LED]) {
 8001784:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <StartTask04+0x48>)
 8001786:	791b      	ldrb	r3, [r3, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d002      	beq.n	8001792 <StartTask04+0x16>
 800178c:	2b01      	cmp	r3, #1
 800178e:	d007      	beq.n	80017a0 <StartTask04+0x24>
 8001790:	e00c      	b.n	80017ac <StartTask04+0x30>
		case 0:
		  HAL_GPIO_WritePin(Button_LED_IN_B_GPIO_Port, Button_LED_IN_B_Pin, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2110      	movs	r1, #16
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f003 f957 	bl	8004a4c <HAL_GPIO_WritePin>
		  break;
 800179e:	e00c      	b.n	80017ba <StartTask04+0x3e>
		case 1:
			HAL_GPIO_TogglePin(Button_LED_IN_B_GPIO_Port, Button_LED_IN_B_Pin);
 80017a0:	2110      	movs	r1, #16
 80017a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a6:	f003 f969 	bl	8004a7c <HAL_GPIO_TogglePin>
			break;
 80017aa:	e006      	b.n	80017ba <StartTask04+0x3e>
		default:
			HAL_GPIO_WritePin(Button_LED_IN_B_GPIO_Port, Button_LED_IN_B_Pin, 0);
 80017ac:	2200      	movs	r2, #0
 80017ae:	2110      	movs	r1, #16
 80017b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b4:	f003 f94a 	bl	8004a4c <HAL_GPIO_WritePin>
			break;
 80017b8:	bf00      	nop
		}
    osDelay(500);
 80017ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017be:	f00a fd7b 	bl	800c2b8 <osDelay>
	  switch (buttonState[Button_LED]) {
 80017c2:	e7df      	b.n	8001784 <StartTask04+0x8>
 80017c4:	20000098 	.word	0x20000098

080017c8 <DeadZone>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DeadZone */
void DeadZone(void *argument)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  static uint8_t duty = 100;
  static uint8_t delayCnt = 5;
  /* Infinite loop */
  for(;;)
  {
	  switch (buttonState[Button_LEDOFF]) {
 80017d0:	4b29      	ldr	r3, [pc, #164]	@ (8001878 <DeadZone+0xb0>)
 80017d2:	795b      	ldrb	r3, [r3, #5]
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d02d      	beq.n	8001834 <DeadZone+0x6c>
 80017d8:	2b02      	cmp	r3, #2
 80017da:	dc41      	bgt.n	8001860 <DeadZone+0x98>
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <DeadZone+0x1e>
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d005      	beq.n	80017f0 <DeadZone+0x28>
		  {
			  PWM_setduty(TIM_CHANNEL_4, 0);
		  }
		  break;
	  default:
		 break;
 80017e4:	e03c      	b.n	8001860 <DeadZone+0x98>
		  PWM_setduty(TIM_CHANNEL_4, 0);
 80017e6:	2100      	movs	r1, #0
 80017e8:	200c      	movs	r0, #12
 80017ea:	f7ff fc31 	bl	8001050 <PWM_setduty>
		  break;
 80017ee:	e038      	b.n	8001862 <DeadZone+0x9a>
		  PWM_setduty(TIM_CHANNEL_4, duty);
 80017f0:	4b22      	ldr	r3, [pc, #136]	@ (800187c <DeadZone+0xb4>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	200c      	movs	r0, #12
 80017f8:	f7ff fc2a 	bl	8001050 <PWM_setduty>
		  if(delayCnt == 0)
 80017fc:	4b20      	ldr	r3, [pc, #128]	@ (8001880 <DeadZone+0xb8>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d110      	bne.n	8001826 <DeadZone+0x5e>
			  delayCnt = 5;
 8001804:	4b1e      	ldr	r3, [pc, #120]	@ (8001880 <DeadZone+0xb8>)
 8001806:	2205      	movs	r2, #5
 8001808:	701a      	strb	r2, [r3, #0]
			  if(duty != 0)
 800180a:	4b1c      	ldr	r3, [pc, #112]	@ (800187c <DeadZone+0xb4>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d006      	beq.n	8001820 <DeadZone+0x58>
				  duty--;
 8001812:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <DeadZone+0xb4>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b18      	ldr	r3, [pc, #96]	@ (800187c <DeadZone+0xb4>)
 800181c:	701a      	strb	r2, [r3, #0]
 800181e:	e002      	b.n	8001826 <DeadZone+0x5e>
				  duty = 100;
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <DeadZone+0xb4>)
 8001822:	2264      	movs	r2, #100	@ 0x64
 8001824:	701a      	strb	r2, [r3, #0]
		  delayCnt--;
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <DeadZone+0xb8>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	3b01      	subs	r3, #1
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <DeadZone+0xb8>)
 8001830:	701a      	strb	r2, [r3, #0]
		  break;
 8001832:	e016      	b.n	8001862 <DeadZone+0x9a>
		  if(cnt >= 20)
 8001834:	4b13      	ldr	r3, [pc, #76]	@ (8001884 <DeadZone+0xbc>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b13      	cmp	r3, #19
 800183a:	d90c      	bls.n	8001856 <DeadZone+0x8e>
			  if(cnt < 40)
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <DeadZone+0xbc>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b27      	cmp	r3, #39	@ 0x27
 8001842:	d804      	bhi.n	800184e <DeadZone+0x86>
				  PWM_setduty(TIM_CHANNEL_4, 100);
 8001844:	2164      	movs	r1, #100	@ 0x64
 8001846:	200c      	movs	r0, #12
 8001848:	f7ff fc02 	bl	8001050 <PWM_setduty>
		  break;
 800184c:	e009      	b.n	8001862 <DeadZone+0x9a>
				  cnt = 0;
 800184e:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <DeadZone+0xbc>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
		  break;
 8001854:	e005      	b.n	8001862 <DeadZone+0x9a>
			  PWM_setduty(TIM_CHANNEL_4, 0);
 8001856:	2100      	movs	r1, #0
 8001858:	200c      	movs	r0, #12
 800185a:	f7ff fbf9 	bl	8001050 <PWM_setduty>
		  break;
 800185e:	e000      	b.n	8001862 <DeadZone+0x9a>
		 break;
 8001860:	bf00      	nop
	  }
	  cnt++;
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <DeadZone+0xbc>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	3301      	adds	r3, #1
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <DeadZone+0xbc>)
 800186c:	701a      	strb	r2, [r3, #0]
    osDelay(5);
 800186e:	2005      	movs	r0, #5
 8001870:	f00a fd22 	bl	800c2b8 <osDelay>
	  switch (buttonState[Button_LEDOFF]) {
 8001874:	e7ac      	b.n	80017d0 <DeadZone+0x8>
 8001876:	bf00      	nop
 8001878:	20000098 	.word	0x20000098
 800187c:	20000005 	.word	0x20000005
 8001880:	20000006 	.word	0x20000006
 8001884:	20000670 	.word	0x20000670

08001888 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800189a:	f000 fc07 	bl	80020ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40012c00 	.word	0x40012c00

080018ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018b0:	b672      	cpsid	i
}
 80018b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018b4:	bf00      	nop
 80018b6:	e7fd      	b.n	80018b4 <Error_Handler+0x8>

080018b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_MspInit+0x50>)
 80018c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c2:	4a11      	ldr	r2, [pc, #68]	@ (8001908 <HAL_MspInit+0x50>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <HAL_MspInit+0x50>)
 80018cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <HAL_MspInit+0x50>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a0b      	ldr	r2, [pc, #44]	@ (8001908 <HAL_MspInit+0x50>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <HAL_MspInit+0x50>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	210f      	movs	r1, #15
 80018f2:	f06f 0001 	mvn.w	r0, #1
 80018f6:	f002 fe27 	bl	8004548 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018fa:	f005 ff47 	bl	800778c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40021000 	.word	0x40021000

0800190c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b09e      	sub	sp, #120	@ 0x78
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	2254      	movs	r2, #84	@ 0x54
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f00d f993 	bl	800ec58 <memset>
  if(hadc->Instance==ADC2)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a1e      	ldr	r2, [pc, #120]	@ (80019b0 <HAL_ADC_MspInit+0xa4>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d134      	bne.n	80019a6 <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800193c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001940:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001942:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001946:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	4618      	mov	r0, r3
 800194e:	f006 fc8d 	bl	800826c <HAL_RCCEx_PeriphCLKConfig>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001958:	f7ff ffa8 	bl	80018ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800195c:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 800195e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001960:	4a14      	ldr	r2, [pc, #80]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 8001962:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001966:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001974:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	4a0e      	ldr	r2, [pc, #56]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <HAL_ADC_MspInit+0xa8>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN13
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800198c:	2360      	movs	r3, #96	@ 0x60
 800198e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001990:	2303      	movs	r3, #3
 8001992:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800199c:	4619      	mov	r1, r3
 800199e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019a2:	f002 feb9 	bl	8004718 <HAL_GPIO_Init>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 80019a6:	bf00      	nop
 80019a8:	3778      	adds	r7, #120	@ 0x78
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	50000100 	.word	0x50000100
 80019b4:	40021000 	.word	0x40021000

080019b8 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08c      	sub	sp, #48	@ 0x30
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 031c 	add.w	r3, r7, #28
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a3d      	ldr	r2, [pc, #244]	@ (8001acc <HAL_COMP_MspInit+0x114>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d119      	bne.n	8001a0e <HAL_COMP_MspInit+0x56>
  {
    /* USER CODE BEGIN COMP2_MspInit 0 */

    /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 80019dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019de:	4a3c      	ldr	r2, [pc, #240]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 80019e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
 80019f0:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 80019f2:	2380      	movs	r3, #128	@ 0x80
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f6:	2303      	movs	r3, #3
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a08:	f002 fe86 	bl	8004718 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP6_MspInit 1 */

    /* USER CODE END COMP6_MspInit 1 */
  }

}
 8001a0c:	e05a      	b.n	8001ac4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a30      	ldr	r2, [pc, #192]	@ (8001ad4 <HAL_COMP_MspInit+0x11c>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d119      	bne.n	8001a4c <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a18:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a24:	4b2a      	ldr	r3, [pc, #168]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a34:	2303      	movs	r3, #3
 8001a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a46:	f002 fe67 	bl	8004718 <HAL_GPIO_Init>
}
 8001a4a:	e03b      	b.n	8001ac4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a21      	ldr	r2, [pc, #132]	@ (8001ad8 <HAL_COMP_MspInit+0x120>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d118      	bne.n	8001a88 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a62:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a72:	2303      	movs	r3, #3
 8001a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001a7a:	f107 031c 	add.w	r3, r7, #28
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4816      	ldr	r0, [pc, #88]	@ (8001adc <HAL_COMP_MspInit+0x124>)
 8001a82:	f002 fe49 	bl	8004718 <HAL_GPIO_Init>
}
 8001a86:	e01d      	b.n	8001ac4 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <HAL_COMP_MspInit+0x128>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d118      	bne.n	8001ac4 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <HAL_COMP_MspInit+0x118>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 8001aaa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 031c 	add.w	r3, r7, #28
 8001abc:	4619      	mov	r1, r3
 8001abe:	4807      	ldr	r0, [pc, #28]	@ (8001adc <HAL_COMP_MspInit+0x124>)
 8001ac0:	f002 fe2a 	bl	8004718 <HAL_GPIO_Init>
}
 8001ac4:	bf00      	nop
 8001ac6:	3730      	adds	r7, #48	@ 0x30
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40010204 	.word	0x40010204
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40010208 	.word	0x40010208
 8001ad8:	4001020c 	.word	0x4001020c
 8001adc:	48000400 	.word	0x48000400
 8001ae0:	40010214 	.word	0x40010214

08001ae4 <HAL_HRTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhrtim: HRTIM handle pointer
  * @retval None
  */
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a11      	ldr	r2, [pc, #68]	@ (8001b38 <HAL_HRTIM_MspInit+0x54>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d11b      	bne.n	8001b2e <HAL_HRTIM_MspInit+0x4a>
  {
    /* USER CODE BEGIN HRTIM1_MspInit 0 */

    /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001af6:	4b11      	ldr	r3, [pc, #68]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001af8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001afa:	4a10      	ldr	r2, [pc, #64]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001afc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b00:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b02:	4b0e      	ldr	r3, [pc, #56]	@ (8001b3c <HAL_HRTIM_MspInit+0x58>)
 8001b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 5, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2105      	movs	r1, #5
 8001b12:	2043      	movs	r0, #67	@ 0x43
 8001b14:	f002 fd18 	bl	8004548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 8001b18:	2043      	movs	r0, #67	@ 0x43
 8001b1a:	f002 fd2f 	bl	800457c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 5, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2105      	movs	r1, #5
 8001b22:	204a      	movs	r0, #74	@ 0x4a
 8001b24:	f002 fd10 	bl	8004548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 8001b28:	204a      	movs	r0, #74	@ 0x4a
 8001b2a:	f002 fd27 	bl	800457c <HAL_NVIC_EnableIRQ>

    /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40016800 	.word	0x40016800
 8001b3c:	40021000 	.word	0x40021000

08001b40 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08a      	sub	sp, #40	@ 0x28
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a37      	ldr	r2, [pc, #220]	@ (8001c3c <HAL_HRTIM_MspPostInit+0xfc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d167      	bne.n	8001c32 <HAL_HRTIM_MspPostInit+0xf2>
  {
    /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

    /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	4b37      	ldr	r3, [pc, #220]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	4a36      	ldr	r2, [pc, #216]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6e:	4b34      	ldr	r3, [pc, #208]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7a:	4b31      	ldr	r3, [pc, #196]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	4a30      	ldr	r2, [pc, #192]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b86:	4b2e      	ldr	r3, [pc, #184]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b2b      	ldr	r3, [pc, #172]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	4a2a      	ldr	r2, [pc, #168]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9e:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <HAL_HRTIM_MspPostInit+0x100>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 8001baa:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001bbc:	230d      	movs	r3, #13
 8001bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	481f      	ldr	r0, [pc, #124]	@ (8001c44 <HAL_HRTIM_MspPostInit+0x104>)
 8001bc8:	f002 fda6 	bl	8004718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001bcc:	23c0      	movs	r3, #192	@ 0xc0
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001bdc:	230d      	movs	r3, #13
 8001bde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	4619      	mov	r1, r3
 8001be6:	4818      	ldr	r0, [pc, #96]	@ (8001c48 <HAL_HRTIM_MspPostInit+0x108>)
 8001be8:	f002 fd96 	bl	8004718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001bec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	4619      	mov	r1, r3
 8001c08:	480f      	ldr	r0, [pc, #60]	@ (8001c48 <HAL_HRTIM_MspPostInit+0x108>)
 8001c0a:	f002 fd85 	bl	8004718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001c20:	230d      	movs	r3, #13
 8001c22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c2e:	f002 fd73 	bl	8004718 <HAL_GPIO_Init>
    /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

    /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40016800 	.word	0x40016800
 8001c40:	40021000 	.word	0x40021000
 8001c44:	48000400 	.word	0x48000400
 8001c48:	48000800 	.word	0x48000800

08001c4c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_TIM_Base_MspInit+0x38>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10b      	bne.n	8001c76 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c62:	4a09      	ldr	r2, [pc, #36]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c6a:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <HAL_TIM_Base_MspInit+0x3c>)
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40000400 	.word	0x40000400
 8001c88:	40021000 	.word	0x40021000

08001c8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 030c 	add.w	r3, r7, #12
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a11      	ldr	r2, [pc, #68]	@ (8001cf0 <HAL_TIM_MspPostInit+0x64>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d11c      	bne.n	8001ce8 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb2:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cb4:	f043 0304 	orr.w	r3, r3, #4
 8001cb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cba:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <HAL_TIM_MspPostInit+0x68>)
 8001cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cbe:	f003 0304 	and.w	r3, r3, #4
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <HAL_TIM_MspPostInit+0x6c>)
 8001ce4:	f002 fd18 	bl	8004718 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001ce8:	bf00      	nop
 8001cea:	3720      	adds	r7, #32
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40000400 	.word	0x40000400
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	48000800 	.word	0x48000800

08001cfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b09e      	sub	sp, #120	@ 0x78
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2254      	movs	r2, #84	@ 0x54
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f00c ff9b 	bl	800ec58 <memset>
  if(huart->Instance==USART3)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a23      	ldr	r2, [pc, #140]	@ (8001db4 <HAL_UART_MspInit+0xb8>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d13e      	bne.n	8001daa <HAL_UART_MspInit+0xae>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f006 fa97 	bl	800826c <HAL_RCCEx_PeriphCLKConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d44:	f7ff fdb2 	bl	80018ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d48:	4b1b      	ldr	r3, [pc, #108]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d52:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d54:	4b18      	ldr	r3, [pc, #96]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d60:	4b15      	ldr	r3, [pc, #84]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	4a14      	ldr	r2, [pc, #80]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d66:	f043 0304 	orr.w	r3, r3, #4
 8001d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <HAL_UART_MspInit+0xbc>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001d78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d7c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001d86:	2301      	movs	r3, #1
 8001d88:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d8a:	2307      	movs	r3, #7
 8001d8c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d8e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d92:	4619      	mov	r1, r3
 8001d94:	4809      	ldr	r0, [pc, #36]	@ (8001dbc <HAL_UART_MspInit+0xc0>)
 8001d96:	f002 fcbf 	bl	8004718 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2105      	movs	r1, #5
 8001d9e:	2027      	movs	r0, #39	@ 0x27
 8001da0:	f002 fbd2 	bl	8004548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001da4:	2027      	movs	r0, #39	@ 0x27
 8001da6:	f002 fbe9 	bl	800457c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001daa:	bf00      	nop
 8001dac:	3778      	adds	r7, #120	@ 0x78
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40004800 	.word	0x40004800
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	48000800 	.word	0x48000800

08001dc0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b098      	sub	sp, #96	@ 0x60
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	2254      	movs	r2, #84	@ 0x54
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f00c ff41 	bl	800ec58 <memset>
  if(hpcd->Instance==USB)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <HAL_PCD_MspInit+0x70>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d122      	bne.n	8001e26 <HAL_PCD_MspInit+0x66>

    /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001de0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001de6:	2300      	movs	r3, #0
 8001de8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dea:	f107 030c 	add.w	r3, r7, #12
 8001dee:	4618      	mov	r0, r3
 8001df0:	f006 fa3c 	bl	800826c <HAL_RCCEx_PeriphCLKConfig>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001dfa:	f7ff fd57 	bl	80018ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	4a0c      	ldr	r2, [pc, #48]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_PCD_MspInit+0x74>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 5, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2105      	movs	r1, #5
 8001e1a:	2013      	movs	r0, #19
 8001e1c:	f002 fb94 	bl	8004548 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001e20:	2013      	movs	r0, #19
 8001e22:	f002 fbab 	bl	800457c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_MspInit 1 */

  }

}
 8001e26:	bf00      	nop
 8001e28:	3760      	adds	r7, #96	@ 0x60
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40005c00 	.word	0x40005c00
 8001e34:	40021000 	.word	0x40021000

08001e38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	@ 0x30
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e48:	4b2c      	ldr	r3, [pc, #176]	@ (8001efc <HAL_InitTick+0xc4>)
 8001e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001efc <HAL_InitTick+0xc4>)
 8001e4e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e52:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e54:	4b29      	ldr	r3, [pc, #164]	@ (8001efc <HAL_InitTick+0xc4>)
 8001e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e60:	f107 020c 	add.w	r2, r7, #12
 8001e64:	f107 0310 	add.w	r3, r7, #16
 8001e68:	4611      	mov	r1, r2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f006 f986 	bl	800817c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e70:	f006 f96e 	bl	8008150 <HAL_RCC_GetPCLK2Freq>
 8001e74:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e78:	4a21      	ldr	r2, [pc, #132]	@ (8001f00 <HAL_InitTick+0xc8>)
 8001e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7e:	0c9b      	lsrs	r3, r3, #18
 8001e80:	3b01      	subs	r3, #1
 8001e82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e84:	4b1f      	ldr	r3, [pc, #124]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001e86:	4a20      	ldr	r2, [pc, #128]	@ (8001f08 <HAL_InitTick+0xd0>)
 8001e88:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001e8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e90:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e92:	4a1c      	ldr	r2, [pc, #112]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e96:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9e:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001ea4:	4817      	ldr	r0, [pc, #92]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001ea6:	f006 fc2f 	bl	8008708 <HAL_TIM_Base_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001eb0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d11b      	bne.n	8001ef0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001eb8:	4812      	ldr	r0, [pc, #72]	@ (8001f04 <HAL_InitTick+0xcc>)
 8001eba:	f006 fc7d 	bl	80087b8 <HAL_TIM_Base_Start_IT>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ec4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d111      	bne.n	8001ef0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001ecc:	2019      	movs	r0, #25
 8001ece:	f002 fb55 	bl	800457c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b0f      	cmp	r3, #15
 8001ed6:	d808      	bhi.n	8001eea <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	2019      	movs	r0, #25
 8001ede:	f002 fb33 	bl	8004548 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f0c <HAL_InitTick+0xd4>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	e002      	b.n	8001ef0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ef0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3730      	adds	r7, #48	@ 0x30
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	431bde83 	.word	0x431bde83
 8001f04:	20000674 	.word	0x20000674
 8001f08:	40012c00 	.word	0x40012c00
 8001f0c:	2000000c 	.word	0x2000000c

08001f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <NMI_Handler+0x4>

08001f18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <HardFault_Handler+0x4>

08001f20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <MemManage_Handler+0x4>

08001f28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <BusFault_Handler+0x4>

08001f30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <UsageFault_Handler+0x4>

08001f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_RIGHT_Pin);
 8001f4a:	2004      	movs	r0, #4
 8001f4c:	f002 fdb0 	bl	8004ab0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_LEFT_Pin);
 8001f58:	2010      	movs	r0, #16
 8001f5a:	f002 fda9 	bl	8004ab0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001f68:	4802      	ldr	r0, [pc, #8]	@ (8001f74 <ADC1_2_IRQHandler+0x10>)
 8001f6a:	f000 fed7 	bl	8002d1c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200000a8 	.word	0x200000a8

08001f78 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <USB_HP_IRQHandler+0x10>)
 8001f7e:	f004 f909 	bl	8006194 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000380 	.word	0x20000380

08001f8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_DOWN_Pin);
 8001f90:	2020      	movs	r0, #32
 8001f92:	f002 fd8d 	bl	8004ab0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fa0:	4802      	ldr	r0, [pc, #8]	@ (8001fac <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001fa2:	f006 fdf5 	bl	8008b90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000674 	.word	0x20000674

08001fb0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fb4:	4802      	ldr	r0, [pc, #8]	@ (8001fc0 <USART3_IRQHandler+0x10>)
 8001fb6:	f007 ffe7 	bl	8009f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	200002ec 	.word	0x200002ec

08001fc4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_UP_Pin);
 8001fc8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001fcc:	f002 fd70 	bl	8004ab0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Button_OK_Pin);
 8001fd0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fd4:	f002 fd6c 	bl	8004ab0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001fe0:	2106      	movs	r1, #6
 8001fe2:	4802      	ldr	r0, [pc, #8]	@ (8001fec <HRTIM1_Master_IRQHandler+0x10>)
 8001fe4:	f002 fffd 	bl	8004fe2 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	200001a4 	.word	0x200001a4

08001ff0 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001ff4:	2105      	movs	r1, #5
 8001ff6:	4802      	ldr	r0, [pc, #8]	@ (8002000 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001ff8:	f002 fff3 	bl	8004fe2 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	200001a4 	.word	0x200001a4

08002004 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002008:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <SystemInit+0x20>)
 800200a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800200e:	4a05      	ldr	r2, [pc, #20]	@ (8002024 <SystemInit+0x20>)
 8002010:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002014:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
 ldr   r0, =_estack
 8002028:	480d      	ldr	r0, [pc, #52]	@ (8002060 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800202a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800202c:	f7ff ffea 	bl	8002004 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002030:	480c      	ldr	r0, [pc, #48]	@ (8002064 <LoopForever+0x6>)
  ldr r1, =_edata
 8002032:	490d      	ldr	r1, [pc, #52]	@ (8002068 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002034:	4a0d      	ldr	r2, [pc, #52]	@ (800206c <LoopForever+0xe>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002038:	e002      	b.n	8002040 <LoopCopyDataInit>

0800203a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800203c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800203e:	3304      	adds	r3, #4

08002040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002044:	d3f9      	bcc.n	800203a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002046:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002048:	4c0a      	ldr	r4, [pc, #40]	@ (8002074 <LoopForever+0x16>)
  movs r3, #0
 800204a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800204c:	e001      	b.n	8002052 <LoopFillZerobss>

0800204e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800204e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002050:	3204      	adds	r2, #4

08002052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002054:	d3fb      	bcc.n	800204e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002056:	f00c fe65 	bl	800ed24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800205a:	f7fe fa7f 	bl	800055c <main>

0800205e <LoopForever>:

LoopForever:
    b LoopForever
 800205e:	e7fe      	b.n	800205e <LoopForever>
 ldr   r0, =_estack
 8002060:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002068:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800206c:	0800efa4 	.word	0x0800efa4
  ldr r2, =_sbss
 8002070:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002074:	20003cfc 	.word	0x20003cfc

08002078 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002078:	e7fe      	b.n	8002078 <ADC3_IRQHandler>

0800207a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800207a:	b580      	push	{r7, lr}
 800207c:	b082      	sub	sp, #8
 800207e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002084:	2003      	movs	r0, #3
 8002086:	f002 fa54 	bl	8004532 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800208a:	200f      	movs	r0, #15
 800208c:	f7ff fed4 	bl	8001e38 <HAL_InitTick>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d002      	beq.n	800209c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	71fb      	strb	r3, [r7, #7]
 800209a:	e001      	b.n	80020a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800209c:	f7ff fc0c 	bl	80018b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020a0:	79fb      	ldrb	r3, [r7, #7]

}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b0:	4b05      	ldr	r3, [pc, #20]	@ (80020c8 <HAL_IncTick+0x1c>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b05      	ldr	r3, [pc, #20]	@ (80020cc <HAL_IncTick+0x20>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4413      	add	r3, r2
 80020ba:	4a03      	ldr	r2, [pc, #12]	@ (80020c8 <HAL_IncTick+0x1c>)
 80020bc:	6013      	str	r3, [r2, #0]
}
 80020be:	bf00      	nop
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	200006c0 	.word	0x200006c0
 80020cc:	20000010 	.word	0x20000010

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	200006c0 	.word	0x200006c0

080020e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	609a      	str	r2, [r3, #8]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
 8002116:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	609a      	str	r2, [r3, #8]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002150:	b480      	push	{r7}
 8002152:	b087      	sub	sp, #28
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	3360      	adds	r3, #96	@ 0x60
 8002162:	461a      	mov	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <LL_ADC_SetOffset+0x44>)
 8002172:	4013      	ands	r3, r2
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	4313      	orrs	r3, r2
 8002180:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002188:	bf00      	nop
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	03fff000 	.word	0x03fff000

08002198 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3360      	adds	r3, #96	@ 0x60
 80021a6:	461a      	mov	r2, r3
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b087      	sub	sp, #28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3360      	adds	r3, #96	@ 0x60
 80021d4:	461a      	mov	r2, r3
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	431a      	orrs	r2, r3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80021ee:	bf00      	nop
 80021f0:	371c      	adds	r7, #28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b087      	sub	sp, #28
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	60b9      	str	r1, [r7, #8]
 8002204:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3360      	adds	r3, #96	@ 0x60
 800220a:	461a      	mov	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	431a      	orrs	r2, r3
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002224:	bf00      	nop
 8002226:	371c      	adds	r7, #28
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002230:	b480      	push	{r7}
 8002232:	b087      	sub	sp, #28
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	3360      	adds	r3, #96	@ 0x60
 8002240:	461a      	mov	r2, r3
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	431a      	orrs	r2, r3
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800225a:	bf00      	nop
 800225c:	371c      	adds	r7, #28
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
 800226e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	615a      	str	r2, [r3, #20]
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b087      	sub	sp, #28
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	3330      	adds	r3, #48	@ 0x30
 80022c2:	461a      	mov	r2, r3
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	f003 030c 	and.w	r3, r3, #12
 80022ce:	4413      	add	r3, r2
 80022d0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f003 031f 	and.w	r3, r3, #31
 80022dc:	211f      	movs	r1, #31
 80022de:	fa01 f303 	lsl.w	r3, r1, r3
 80022e2:	43db      	mvns	r3, r3
 80022e4:	401a      	ands	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	0e9b      	lsrs	r3, r3, #26
 80022ea:	f003 011f 	and.w	r1, r3, #31
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	fa01 f303 	lsl.w	r3, r1, r3
 80022f8:	431a      	orrs	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022fe:	bf00      	nop
 8002300:	371c      	adds	r7, #28
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr

0800230a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002316:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002330:	b480      	push	{r7}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	3314      	adds	r3, #20
 8002340:	461a      	mov	r2, r3
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	0e5b      	lsrs	r3, r3, #25
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	4413      	add	r3, r2
 800234e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	0d1b      	lsrs	r3, r3, #20
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	2107      	movs	r1, #7
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	401a      	ands	r2, r3
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	0d1b      	lsrs	r3, r3, #20
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	431a      	orrs	r2, r3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800237a:	bf00      	nop
 800237c:	371c      	adds	r7, #28
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a0:	43db      	mvns	r3, r3
 80023a2:	401a      	ands	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f003 0318 	and.w	r3, r3, #24
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80023ac:	40d9      	lsrs	r1, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	400b      	ands	r3, r1
 80023b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023b6:	431a      	orrs	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80023be:	bf00      	nop
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	0007ffff 	.word	0x0007ffff

080023d0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f003 031f 	and.w	r3, r3, #31
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002418:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6093      	str	r3, [r2, #8]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800243c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002440:	d101      	bne.n	8002446 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002442:	2301      	movs	r3, #1
 8002444:	e000      	b.n	8002448 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002464:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002468:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002490:	d101      	bne.n	8002496 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002492:	2301      	movs	r3, #1
 8002494:	e000      	b.n	8002498 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024b8:	f043 0201 	orr.w	r2, r3, #1
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024e0:	f043 0202 	orr.w	r2, r3, #2
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <LL_ADC_IsEnabled+0x18>
 8002508:	2301      	movs	r3, #1
 800250a:	e000      	b.n	800250e <LL_ADC_IsEnabled+0x1a>
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800251a:	b480      	push	{r7}
 800251c:	b083      	sub	sp, #12
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b02      	cmp	r3, #2
 800252c:	d101      	bne.n	8002532 <LL_ADC_IsDisableOngoing+0x18>
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <LL_ADC_IsDisableOngoing+0x1a>
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002550:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002554:	f043 0204 	orr.w	r2, r3, #4
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b04      	cmp	r3, #4
 800257a:	d101      	bne.n	8002580 <LL_ADC_REG_IsConversionOngoing+0x18>
 800257c:	2301      	movs	r3, #1
 800257e:	e000      	b.n	8002582 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 0308 	and.w	r3, r3, #8
 800259e:	2b08      	cmp	r3, #8
 80025a0:	d101      	bne.n	80025a6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e000      	b.n	80025a8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b089      	sub	sp, #36	@ 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025bc:	2300      	movs	r3, #0
 80025be:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e1a9      	b.n	8002922 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d109      	bne.n	80025f0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff f995 	bl	800190c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff19 	bl	800242c <LL_ADC_IsDeepPowerDownEnabled>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d004      	beq.n	800260a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff feff 	bl	8002408 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff ff34 	bl	800247c <LL_ADC_IsInternalRegulatorEnabled>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d115      	bne.n	8002646 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff ff18 	bl	8002454 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002624:	4b9c      	ldr	r3, [pc, #624]	@ (8002898 <HAL_ADC_Init+0x2e4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	099b      	lsrs	r3, r3, #6
 800262a:	4a9c      	ldr	r2, [pc, #624]	@ (800289c <HAL_ADC_Init+0x2e8>)
 800262c:	fba2 2303 	umull	r2, r3, r2, r3
 8002630:	099b      	lsrs	r3, r3, #6
 8002632:	3301      	adds	r3, #1
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002638:	e002      	b.n	8002640 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	3b01      	subs	r3, #1
 800263e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f9      	bne.n	800263a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff ff16 	bl	800247c <LL_ADC_IsInternalRegulatorEnabled>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10d      	bne.n	8002672 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265a:	f043 0210 	orr.w	r2, r3, #16
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002666:	f043 0201 	orr.w	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ff76 	bl	8002568 <LL_ADC_REG_IsConversionOngoing>
 800267c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	f040 8142 	bne.w	8002910 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 813e 	bne.w	8002910 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002698:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800269c:	f043 0202 	orr.w	r2, r3, #2
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff23 	bl	80024f4 <LL_ADC_IsEnabled>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d141      	bne.n	8002738 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026bc:	d004      	beq.n	80026c8 <HAL_ADC_Init+0x114>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a77      	ldr	r2, [pc, #476]	@ (80028a0 <HAL_ADC_Init+0x2ec>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d10f      	bne.n	80026e8 <HAL_ADC_Init+0x134>
 80026c8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80026cc:	f7ff ff12 	bl	80024f4 <LL_ADC_IsEnabled>
 80026d0:	4604      	mov	r4, r0
 80026d2:	4873      	ldr	r0, [pc, #460]	@ (80028a0 <HAL_ADC_Init+0x2ec>)
 80026d4:	f7ff ff0e 	bl	80024f4 <LL_ADC_IsEnabled>
 80026d8:	4603      	mov	r3, r0
 80026da:	4323      	orrs	r3, r4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	e012      	b.n	800270e <HAL_ADC_Init+0x15a>
 80026e8:	486e      	ldr	r0, [pc, #440]	@ (80028a4 <HAL_ADC_Init+0x2f0>)
 80026ea:	f7ff ff03 	bl	80024f4 <LL_ADC_IsEnabled>
 80026ee:	4604      	mov	r4, r0
 80026f0:	486d      	ldr	r0, [pc, #436]	@ (80028a8 <HAL_ADC_Init+0x2f4>)
 80026f2:	f7ff feff 	bl	80024f4 <LL_ADC_IsEnabled>
 80026f6:	4603      	mov	r3, r0
 80026f8:	431c      	orrs	r4, r3
 80026fa:	486c      	ldr	r0, [pc, #432]	@ (80028ac <HAL_ADC_Init+0x2f8>)
 80026fc:	f7ff fefa 	bl	80024f4 <LL_ADC_IsEnabled>
 8002700:	4603      	mov	r3, r0
 8002702:	4323      	orrs	r3, r4
 8002704:	2b00      	cmp	r3, #0
 8002706:	bf0c      	ite	eq
 8002708:	2301      	moveq	r3, #1
 800270a:	2300      	movne	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d012      	beq.n	8002738 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800271a:	d004      	beq.n	8002726 <HAL_ADC_Init+0x172>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a5f      	ldr	r2, [pc, #380]	@ (80028a0 <HAL_ADC_Init+0x2ec>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d101      	bne.n	800272a <HAL_ADC_Init+0x176>
 8002726:	4a62      	ldr	r2, [pc, #392]	@ (80028b0 <HAL_ADC_Init+0x2fc>)
 8002728:	e000      	b.n	800272c <HAL_ADC_Init+0x178>
 800272a:	4a62      	ldr	r2, [pc, #392]	@ (80028b4 <HAL_ADC_Init+0x300>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	4619      	mov	r1, r3
 8002732:	4610      	mov	r0, r2
 8002734:	f7ff fcd8 	bl	80020e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7f5b      	ldrb	r3, [r3, #29]
 800273c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002742:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002748:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800274e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002756:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002758:	4313      	orrs	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002762:	2b01      	cmp	r3, #1
 8002764:	d106      	bne.n	8002774 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276a:	3b01      	subs	r3, #1
 800276c:	045b      	lsls	r3, r3, #17
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4313      	orrs	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002788:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	4b48      	ldr	r3, [pc, #288]	@ (80028b8 <HAL_ADC_Init+0x304>)
 8002798:	4013      	ands	r3, r2
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6812      	ldr	r2, [r2, #0]
 800279e:	69b9      	ldr	r1, [r7, #24]
 80027a0:	430b      	orrs	r3, r1
 80027a2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff fee5 	bl	800258e <LL_ADC_INJ_IsConversionOngoing>
 80027c4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d17f      	bne.n	80028cc <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d17c      	bne.n	80028cc <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027d6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027de:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027e0:	4313      	orrs	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027ee:	f023 0302 	bic.w	r3, r3, #2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6812      	ldr	r2, [r2, #0]
 80027f6:	69b9      	ldr	r1, [r7, #24]
 80027f8:	430b      	orrs	r3, r1
 80027fa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d017      	beq.n	8002834 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002812:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800281c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002820:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	6911      	ldr	r1, [r2, #16]
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	430b      	orrs	r3, r1
 800282e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002832:	e013      	b.n	800285c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	691a      	ldr	r2, [r3, #16]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002842:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002854:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002858:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002862:	2b01      	cmp	r3, #1
 8002864:	d12a      	bne.n	80028bc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002870:	f023 0304 	bic.w	r3, r3, #4
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800287c:	4311      	orrs	r1, r2
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002882:	4311      	orrs	r1, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002888:	430a      	orrs	r2, r1
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0201 	orr.w	r2, r2, #1
 8002894:	611a      	str	r2, [r3, #16]
 8002896:	e019      	b.n	80028cc <HAL_ADC_Init+0x318>
 8002898:	20000008 	.word	0x20000008
 800289c:	053e2d63 	.word	0x053e2d63
 80028a0:	50000100 	.word	0x50000100
 80028a4:	50000400 	.word	0x50000400
 80028a8:	50000500 	.word	0x50000500
 80028ac:	50000600 	.word	0x50000600
 80028b0:	50000300 	.word	0x50000300
 80028b4:	50000700 	.word	0x50000700
 80028b8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691a      	ldr	r2, [r3, #16]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d10c      	bne.n	80028ee <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f023 010f 	bic.w	r1, r3, #15
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	1e5a      	subs	r2, r3, #1
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80028ec:	e007      	b.n	80028fe <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 020f 	bic.w	r2, r2, #15
 80028fc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002902:	f023 0303 	bic.w	r3, r3, #3
 8002906:	f043 0201 	orr.w	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800290e:	e007      	b.n	8002920 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002914:	f043 0210 	orr.w	r2, r3, #16
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002920:	7ffb      	ldrb	r3, [r7, #31]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	@ 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd90      	pop	{r4, r7, pc}
 800292a:	bf00      	nop

0800292c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800293c:	d004      	beq.n	8002948 <HAL_ADC_Start+0x1c>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a67      	ldr	r2, [pc, #412]	@ (8002ae0 <HAL_ADC_Start+0x1b4>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d101      	bne.n	800294c <HAL_ADC_Start+0x20>
 8002948:	4b66      	ldr	r3, [pc, #408]	@ (8002ae4 <HAL_ADC_Start+0x1b8>)
 800294a:	e000      	b.n	800294e <HAL_ADC_Start+0x22>
 800294c:	4b66      	ldr	r3, [pc, #408]	@ (8002ae8 <HAL_ADC_Start+0x1bc>)
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fd3e 	bl	80023d0 <LL_ADC_GetMultimode>
 8002954:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff fe04 	bl	8002568 <LL_ADC_REG_IsConversionOngoing>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	f040 80b4 	bne.w	8002ad0 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800296e:	2b01      	cmp	r3, #1
 8002970:	d101      	bne.n	8002976 <HAL_ADC_Start+0x4a>
 8002972:	2302      	movs	r3, #2
 8002974:	e0af      	b.n	8002ad6 <HAL_ADC_Start+0x1aa>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f001 f88a 	bl	8003a98 <ADC_Enable>
 8002984:	4603      	mov	r3, r0
 8002986:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002988:	7dfb      	ldrb	r3, [r7, #23]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f040 809b 	bne.w	8002ac6 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ae0 <HAL_ADC_Start+0x1b4>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d009      	beq.n	80029c2 <HAL_ADC_Start+0x96>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a4e      	ldr	r2, [pc, #312]	@ (8002aec <HAL_ADC_Start+0x1c0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d002      	beq.n	80029be <HAL_ADC_Start+0x92>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	e003      	b.n	80029c6 <HAL_ADC_Start+0x9a>
 80029be:	4b4c      	ldr	r3, [pc, #304]	@ (8002af0 <HAL_ADC_Start+0x1c4>)
 80029c0:	e001      	b.n	80029c6 <HAL_ADC_Start+0x9a>
 80029c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d002      	beq.n	80029d4 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d105      	bne.n	80029e0 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029ec:	d106      	bne.n	80029fc <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f2:	f023 0206 	bic.w	r2, r3, #6
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	661a      	str	r2, [r3, #96]	@ 0x60
 80029fa:	e002      	b.n	8002a02 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	221c      	movs	r2, #28
 8002a08:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a32      	ldr	r2, [pc, #200]	@ (8002ae0 <HAL_ADC_Start+0x1b4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d009      	beq.n	8002a30 <HAL_ADC_Start+0x104>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a32      	ldr	r2, [pc, #200]	@ (8002aec <HAL_ADC_Start+0x1c0>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d002      	beq.n	8002a2c <HAL_ADC_Start+0x100>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	e003      	b.n	8002a34 <HAL_ADC_Start+0x108>
 8002a2c:	4b30      	ldr	r3, [pc, #192]	@ (8002af0 <HAL_ADC_Start+0x1c4>)
 8002a2e:	e001      	b.n	8002a34 <HAL_ADC_Start+0x108>
 8002a30:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d008      	beq.n	8002a4e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d005      	beq.n	8002a4e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2b05      	cmp	r3, #5
 8002a46:	d002      	beq.n	8002a4e <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	2b09      	cmp	r3, #9
 8002a4c:	d114      	bne.n	8002a78 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d007      	beq.n	8002a6c <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a60:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a64:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff fd65 	bl	8002540 <LL_ADC_REG_StartConversion>
 8002a76:	e02d      	b.n	8002ad4 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a15      	ldr	r2, [pc, #84]	@ (8002ae0 <HAL_ADC_Start+0x1b4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d009      	beq.n	8002aa2 <HAL_ADC_Start+0x176>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a16      	ldr	r2, [pc, #88]	@ (8002aec <HAL_ADC_Start+0x1c0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d002      	beq.n	8002a9e <HAL_ADC_Start+0x172>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	e003      	b.n	8002aa6 <HAL_ADC_Start+0x17a>
 8002a9e:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <HAL_ADC_Start+0x1c4>)
 8002aa0:	e001      	b.n	8002aa6 <HAL_ADC_Start+0x17a>
 8002aa2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002aa6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00f      	beq.n	8002ad4 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002abc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ac4:	e006      	b.n	8002ad4 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002ace:	e001      	b.n	8002ad4 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	50000100 	.word	0x50000100
 8002ae4:	50000300 	.word	0x50000300
 8002ae8:	50000700 	.word	0x50000700
 8002aec:	50000500 	.word	0x50000500
 8002af0:	50000400 	.word	0x50000400

08002af4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b06:	d004      	beq.n	8002b12 <HAL_ADC_PollForConversion+0x1e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a77      	ldr	r2, [pc, #476]	@ (8002cec <HAL_ADC_PollForConversion+0x1f8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d101      	bne.n	8002b16 <HAL_ADC_PollForConversion+0x22>
 8002b12:	4b77      	ldr	r3, [pc, #476]	@ (8002cf0 <HAL_ADC_PollForConversion+0x1fc>)
 8002b14:	e000      	b.n	8002b18 <HAL_ADC_PollForConversion+0x24>
 8002b16:	4b77      	ldr	r3, [pc, #476]	@ (8002cf4 <HAL_ADC_PollForConversion+0x200>)
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fc59 	bl	80023d0 <LL_ADC_GetMultimode>
 8002b1e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d102      	bne.n	8002b2e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002b28:	2308      	movs	r3, #8
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	e037      	b.n	8002b9e <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b05      	cmp	r3, #5
 8002b38:	d002      	beq.n	8002b40 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b09      	cmp	r3, #9
 8002b3e:	d111      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d007      	beq.n	8002b5e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e0c1      	b.n	8002ce2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b5e:	2304      	movs	r3, #4
 8002b60:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b62:	e01c      	b.n	8002b9e <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b6c:	d004      	beq.n	8002b78 <HAL_ADC_PollForConversion+0x84>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a5e      	ldr	r2, [pc, #376]	@ (8002cec <HAL_ADC_PollForConversion+0x1f8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d101      	bne.n	8002b7c <HAL_ADC_PollForConversion+0x88>
 8002b78:	4b5d      	ldr	r3, [pc, #372]	@ (8002cf0 <HAL_ADC_PollForConversion+0x1fc>)
 8002b7a:	e000      	b.n	8002b7e <HAL_ADC_PollForConversion+0x8a>
 8002b7c:	4b5d      	ldr	r3, [pc, #372]	@ (8002cf4 <HAL_ADC_PollForConversion+0x200>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fc34 	bl	80023ec <LL_ADC_GetMultiDMATransfer>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	f043 0220 	orr.w	r2, r3, #32
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e0a3      	b.n	8002ce2 <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b9a:	2304      	movs	r3, #4
 8002b9c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b9e:	f7ff fa97 	bl	80020d0 <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ba4:	e021      	b.n	8002bea <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d01d      	beq.n	8002bea <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002bae:	f7ff fa8f 	bl	80020d0 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <HAL_ADC_PollForConversion+0xd0>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d112      	bne.n	8002bea <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10b      	bne.n	8002bea <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd6:	f043 0204 	orr.w	r2, r3, #4
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e07b      	b.n	8002ce2 <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0d6      	beq.n	8002ba6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fb3f 	bl	800228c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d01c      	beq.n	8002c4e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7f5b      	ldrb	r3, [r3, #29]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d118      	bne.n	8002c4e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b08      	cmp	r3, #8
 8002c28:	d111      	bne.n	8002c4e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d105      	bne.n	8002c4e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c46:	f043 0201 	orr.w	r2, r3, #1
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a26      	ldr	r2, [pc, #152]	@ (8002cec <HAL_ADC_PollForConversion+0x1f8>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d009      	beq.n	8002c6c <HAL_ADC_PollForConversion+0x178>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a26      	ldr	r2, [pc, #152]	@ (8002cf8 <HAL_ADC_PollForConversion+0x204>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d002      	beq.n	8002c68 <HAL_ADC_PollForConversion+0x174>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	e003      	b.n	8002c70 <HAL_ADC_PollForConversion+0x17c>
 8002c68:	4b24      	ldr	r3, [pc, #144]	@ (8002cfc <HAL_ADC_PollForConversion+0x208>)
 8002c6a:	e001      	b.n	8002c70 <HAL_ADC_PollForConversion+0x17c>
 8002c6c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6812      	ldr	r2, [r2, #0]
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d008      	beq.n	8002c8a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b05      	cmp	r3, #5
 8002c82:	d002      	beq.n	8002c8a <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	2b09      	cmp	r3, #9
 8002c88:	d104      	bne.n	8002c94 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	61bb      	str	r3, [r7, #24]
 8002c92:	e014      	b.n	8002cbe <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a14      	ldr	r2, [pc, #80]	@ (8002cec <HAL_ADC_PollForConversion+0x1f8>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d009      	beq.n	8002cb2 <HAL_ADC_PollForConversion+0x1be>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a15      	ldr	r2, [pc, #84]	@ (8002cf8 <HAL_ADC_PollForConversion+0x204>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d002      	beq.n	8002cae <HAL_ADC_PollForConversion+0x1ba>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	e003      	b.n	8002cb6 <HAL_ADC_PollForConversion+0x1c2>
 8002cae:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <HAL_ADC_PollForConversion+0x208>)
 8002cb0:	e001      	b.n	8002cb6 <HAL_ADC_PollForConversion+0x1c2>
 8002cb2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002cb6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	2b08      	cmp	r3, #8
 8002cc2:	d104      	bne.n	8002cce <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2208      	movs	r2, #8
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	e008      	b.n	8002ce0 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d103      	bne.n	8002ce0 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	220c      	movs	r2, #12
 8002cde:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	50000100 	.word	0x50000100
 8002cf0:	50000300 	.word	0x50000300
 8002cf4:	50000700 	.word	0x50000700
 8002cf8:	50000500 	.word	0x50000500
 8002cfc:	50000400 	.word	0x50000400

08002d00 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
	...

08002d1c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	@ 0x28
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002d24:	2300      	movs	r3, #0
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d40:	d004      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x30>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a8e      	ldr	r2, [pc, #568]	@ (8002f80 <HAL_ADC_IRQHandler+0x264>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d101      	bne.n	8002d50 <HAL_ADC_IRQHandler+0x34>
 8002d4c:	4b8d      	ldr	r3, [pc, #564]	@ (8002f84 <HAL_ADC_IRQHandler+0x268>)
 8002d4e:	e000      	b.n	8002d52 <HAL_ADC_IRQHandler+0x36>
 8002d50:	4b8d      	ldr	r3, [pc, #564]	@ (8002f88 <HAL_ADC_IRQHandler+0x26c>)
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff fb3c 	bl	80023d0 <LL_ADC_GetMultimode>
 8002d58:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d017      	beq.n	8002d94 <HAL_ADC_IRQHandler+0x78>
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d012      	beq.n	8002d94 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	f003 0310 	and.w	r3, r3, #16
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d105      	bne.n	8002d86 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d7e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f001 f832 	bl	8003df0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2202      	movs	r2, #2
 8002d92:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d004      	beq.n	8002da8 <HAL_ADC_IRQHandler+0x8c>
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10b      	bne.n	8002dc0 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 8094 	beq.w	8002edc <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	f003 0308 	and.w	r3, r3, #8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 808e 	beq.w	8002edc <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc4:	f003 0310 	and.w	r3, r3, #16
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d105      	bne.n	8002dd8 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fa55 	bl	800228c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d072      	beq.n	8002ece <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a64      	ldr	r2, [pc, #400]	@ (8002f80 <HAL_ADC_IRQHandler+0x264>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d009      	beq.n	8002e06 <HAL_ADC_IRQHandler+0xea>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a65      	ldr	r2, [pc, #404]	@ (8002f8c <HAL_ADC_IRQHandler+0x270>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d002      	beq.n	8002e02 <HAL_ADC_IRQHandler+0xe6>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	e003      	b.n	8002e0a <HAL_ADC_IRQHandler+0xee>
 8002e02:	4b63      	ldr	r3, [pc, #396]	@ (8002f90 <HAL_ADC_IRQHandler+0x274>)
 8002e04:	e001      	b.n	8002e0a <HAL_ADC_IRQHandler+0xee>
 8002e06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6812      	ldr	r2, [r2, #0]
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d008      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d002      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2b09      	cmp	r3, #9
 8002e22:	d104      	bne.n	8002e2e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	623b      	str	r3, [r7, #32]
 8002e2c:	e014      	b.n	8002e58 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a53      	ldr	r2, [pc, #332]	@ (8002f80 <HAL_ADC_IRQHandler+0x264>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d009      	beq.n	8002e4c <HAL_ADC_IRQHandler+0x130>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a53      	ldr	r2, [pc, #332]	@ (8002f8c <HAL_ADC_IRQHandler+0x270>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d002      	beq.n	8002e48 <HAL_ADC_IRQHandler+0x12c>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	e003      	b.n	8002e50 <HAL_ADC_IRQHandler+0x134>
 8002e48:	4b51      	ldr	r3, [pc, #324]	@ (8002f90 <HAL_ADC_IRQHandler+0x274>)
 8002e4a:	e001      	b.n	8002e50 <HAL_ADC_IRQHandler+0x134>
 8002e4c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e50:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d135      	bne.n	8002ece <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d12e      	bne.n	8002ece <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7ff fb77 	bl	8002568 <LL_ADC_REG_IsConversionOngoing>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d11a      	bne.n	8002eb6 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 020c 	bic.w	r2, r2, #12
 8002e8e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d112      	bne.n	8002ece <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eac:	f043 0201 	orr.w	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002eb4:	e00b      	b.n	8002ece <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eba:	f043 0210 	orr.w	r2, r3, #16
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec6:	f043 0201 	orr.w	r2, r3, #1
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f984 	bl	80031dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	220c      	movs	r2, #12
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f003 0320 	and.w	r3, r3, #32
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d004      	beq.n	8002ef0 <HAL_ADC_IRQHandler+0x1d4>
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10b      	bne.n	8002f08 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	f000 80b3 	beq.w	8003062 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 80ad 	beq.w	8003062 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d105      	bne.n	8002f20 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f18:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff f9f0 	bl	800230a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002f2a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff f9ab 	bl	800228c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f36:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a10      	ldr	r2, [pc, #64]	@ (8002f80 <HAL_ADC_IRQHandler+0x264>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d009      	beq.n	8002f56 <HAL_ADC_IRQHandler+0x23a>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a11      	ldr	r2, [pc, #68]	@ (8002f8c <HAL_ADC_IRQHandler+0x270>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d002      	beq.n	8002f52 <HAL_ADC_IRQHandler+0x236>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	e003      	b.n	8002f5a <HAL_ADC_IRQHandler+0x23e>
 8002f52:	4b0f      	ldr	r3, [pc, #60]	@ (8002f90 <HAL_ADC_IRQHandler+0x274>)
 8002f54:	e001      	b.n	8002f5a <HAL_ADC_IRQHandler+0x23e>
 8002f56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6812      	ldr	r2, [r2, #0]
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d008      	beq.n	8002f74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2b06      	cmp	r3, #6
 8002f6c:	d002      	beq.n	8002f74 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b07      	cmp	r3, #7
 8002f72:	d10f      	bne.n	8002f94 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	623b      	str	r3, [r7, #32]
 8002f7c:	e01f      	b.n	8002fbe <HAL_ADC_IRQHandler+0x2a2>
 8002f7e:	bf00      	nop
 8002f80:	50000100 	.word	0x50000100
 8002f84:	50000300 	.word	0x50000300
 8002f88:	50000700 	.word	0x50000700
 8002f8c:	50000500 	.word	0x50000500
 8002f90:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a8b      	ldr	r2, [pc, #556]	@ (80031c8 <HAL_ADC_IRQHandler+0x4ac>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d009      	beq.n	8002fb2 <HAL_ADC_IRQHandler+0x296>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a8a      	ldr	r2, [pc, #552]	@ (80031cc <HAL_ADC_IRQHandler+0x4b0>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d002      	beq.n	8002fae <HAL_ADC_IRQHandler+0x292>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	e003      	b.n	8002fb6 <HAL_ADC_IRQHandler+0x29a>
 8002fae:	4b88      	ldr	r3, [pc, #544]	@ (80031d0 <HAL_ADC_IRQHandler+0x4b4>)
 8002fb0:	e001      	b.n	8002fb6 <HAL_ADC_IRQHandler+0x29a>
 8002fb2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fb6:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d047      	beq.n	8003054 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002fc4:	6a3b      	ldr	r3, [r7, #32]
 8002fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_ADC_IRQHandler+0x2c2>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d03f      	beq.n	8003054 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d13a      	bne.n	8003054 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe8:	2b40      	cmp	r3, #64	@ 0x40
 8002fea:	d133      	bne.n	8003054 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002fec:	6a3b      	ldr	r3, [r7, #32]
 8002fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d12e      	bne.n	8003054 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fac7 	bl	800258e <LL_ADC_INJ_IsConversionOngoing>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d11a      	bne.n	800303c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003014:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800302a:	2b00      	cmp	r3, #0
 800302c:	d112      	bne.n	8003054 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003032:	f043 0201 	orr.w	r2, r3, #1
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	65da      	str	r2, [r3, #92]	@ 0x5c
 800303a:	e00b      	b.n	8003054 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	f043 0210 	orr.w	r2, r3, #16
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fea3 	bl	8003da0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2260      	movs	r2, #96	@ 0x60
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003068:	2b00      	cmp	r3, #0
 800306a:	d011      	beq.n	8003090 <HAL_ADC_IRQHandler+0x374>
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00c      	beq.n	8003090 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 f8b4 	bl	80031f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2280      	movs	r2, #128	@ 0x80
 800308e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003096:	2b00      	cmp	r3, #0
 8003098:	d012      	beq.n	80030c0 <HAL_ADC_IRQHandler+0x3a4>
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00d      	beq.n	80030c0 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fe89 	bl	8003dc8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030be:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d012      	beq.n	80030f0 <HAL_ADC_IRQHandler+0x3d4>
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00d      	beq.n	80030f0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f000 fe7b 	bl	8003ddc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f003 0310 	and.w	r3, r3, #16
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d043      	beq.n	8003182 <HAL_ADC_IRQHandler+0x466>
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	2b00      	cmp	r3, #0
 8003102:	d03e      	beq.n	8003182 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003108:	2b00      	cmp	r3, #0
 800310a:	d102      	bne.n	8003112 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800310c:	2301      	movs	r3, #1
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003110:	e021      	b.n	8003156 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d015      	beq.n	8003144 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003120:	d004      	beq.n	800312c <HAL_ADC_IRQHandler+0x410>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a28      	ldr	r2, [pc, #160]	@ (80031c8 <HAL_ADC_IRQHandler+0x4ac>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d101      	bne.n	8003130 <HAL_ADC_IRQHandler+0x414>
 800312c:	4b29      	ldr	r3, [pc, #164]	@ (80031d4 <HAL_ADC_IRQHandler+0x4b8>)
 800312e:	e000      	b.n	8003132 <HAL_ADC_IRQHandler+0x416>
 8003130:	4b29      	ldr	r3, [pc, #164]	@ (80031d8 <HAL_ADC_IRQHandler+0x4bc>)
 8003132:	4618      	mov	r0, r3
 8003134:	f7ff f95a 	bl	80023ec <LL_ADC_GetMultiDMATransfer>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00b      	beq.n	8003156 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800313e:	2301      	movs	r3, #1
 8003140:	627b      	str	r3, [r7, #36]	@ 0x24
 8003142:	e008      	b.n	8003156 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003152:	2301      	movs	r3, #1
 8003154:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	2b01      	cmp	r3, #1
 800315a:	d10e      	bne.n	800317a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003160:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800316c:	f043 0202 	orr.w	r2, r3, #2
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 f845 	bl	8003204 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2210      	movs	r2, #16
 8003180:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003188:	2b00      	cmp	r3, #0
 800318a:	d018      	beq.n	80031be <HAL_ADC_IRQHandler+0x4a2>
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003192:	2b00      	cmp	r3, #0
 8003194:	d013      	beq.n	80031be <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800319a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031a6:	f043 0208 	orr.w	r2, r3, #8
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031b6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 fdfb 	bl	8003db4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80031be:	bf00      	nop
 80031c0:	3728      	adds	r7, #40	@ 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	50000100 	.word	0x50000100
 80031cc:	50000500 	.word	0x50000500
 80031d0:	50000400 	.word	0x50000400
 80031d4:	50000300 	.word	0x50000300
 80031d8:	50000700 	.word	0x50000700

080031dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b0b6      	sub	sp, #216	@ 0xd8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_ADC_ConfigChannel+0x24>
 8003236:	2302      	movs	r3, #2
 8003238:	f000 bc13 	b.w	8003a62 <HAL_ADC_ConfigChannel+0x84a>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff f98d 	bl	8002568 <LL_ADC_REG_IsConversionOngoing>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	f040 83f3 	bne.w	8003a3c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	6859      	ldr	r1, [r3, #4]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	f7ff f825 	bl	80022b2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff f97b 	bl	8002568 <LL_ADC_REG_IsConversionOngoing>
 8003272:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff f987 	bl	800258e <LL_ADC_INJ_IsConversionOngoing>
 8003280:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003284:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003288:	2b00      	cmp	r3, #0
 800328a:	f040 81d9 	bne.w	8003640 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800328e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003292:	2b00      	cmp	r3, #0
 8003294:	f040 81d4 	bne.w	8003640 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032a0:	d10f      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6818      	ldr	r0, [r3, #0]
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2200      	movs	r2, #0
 80032ac:	4619      	mov	r1, r3
 80032ae:	f7ff f83f 	bl	8002330 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7fe ffd3 	bl	8002266 <LL_ADC_SetSamplingTimeCommonConfig>
 80032c0:	e00e      	b.n	80032e0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	6819      	ldr	r1, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	461a      	mov	r2, r3
 80032d0:	f7ff f82e 	bl	8002330 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fe ffc3 	bl	8002266 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	695a      	ldr	r2, [r3, #20]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	08db      	lsrs	r3, r3, #3
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d022      	beq.n	8003348 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	6919      	ldr	r1, [r3, #16]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003312:	f7fe ff1d 	bl	8002150 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6919      	ldr	r1, [r3, #16]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	461a      	mov	r2, r3
 8003324:	f7fe ff69 	bl	80021fa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6818      	ldr	r0, [r3, #0]
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003334:	2b01      	cmp	r3, #1
 8003336:	d102      	bne.n	800333e <HAL_ADC_ConfigChannel+0x126>
 8003338:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800333c:	e000      	b.n	8003340 <HAL_ADC_ConfigChannel+0x128>
 800333e:	2300      	movs	r3, #0
 8003340:	461a      	mov	r2, r3
 8003342:	f7fe ff75 	bl	8002230 <LL_ADC_SetOffsetSaturation>
 8003346:	e17b      	b.n	8003640 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe ff22 	bl	8002198 <LL_ADC_GetOffsetChannel>
 8003354:	4603      	mov	r3, r0
 8003356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800335a:	2b00      	cmp	r3, #0
 800335c:	d10a      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x15c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f7fe ff17 	bl	8002198 <LL_ADC_GetOffsetChannel>
 800336a:	4603      	mov	r3, r0
 800336c:	0e9b      	lsrs	r3, r3, #26
 800336e:	f003 021f 	and.w	r2, r3, #31
 8003372:	e01e      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x19a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2100      	movs	r1, #0
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe ff0c 	bl	8002198 <LL_ADC_GetOffsetChannel>
 8003380:	4603      	mov	r3, r0
 8003382:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003386:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800338a:	fa93 f3a3 	rbit	r3, r3
 800338e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003392:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003396:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800339a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80033a2:	2320      	movs	r3, #32
 80033a4:	e004      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80033a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033aa:	fab3 f383 	clz	r3, r3
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d105      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x1b2>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	0e9b      	lsrs	r3, r3, #26
 80033c4:	f003 031f 	and.w	r3, r3, #31
 80033c8:	e018      	b.n	80033fc <HAL_ADC_ConfigChannel+0x1e4>
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033d6:	fa93 f3a3 	rbit	r3, r3
 80033da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80033de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80033e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80033ee:	2320      	movs	r3, #32
 80033f0:	e004      	b.n	80033fc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80033f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033f6:	fab3 f383 	clz	r3, r3
 80033fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d106      	bne.n	800340e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2200      	movs	r2, #0
 8003406:	2100      	movs	r1, #0
 8003408:	4618      	mov	r0, r3
 800340a:	f7fe fedb 	bl	80021c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2101      	movs	r1, #1
 8003414:	4618      	mov	r0, r3
 8003416:	f7fe febf 	bl	8002198 <LL_ADC_GetOffsetChannel>
 800341a:	4603      	mov	r3, r0
 800341c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10a      	bne.n	800343a <HAL_ADC_ConfigChannel+0x222>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2101      	movs	r1, #1
 800342a:	4618      	mov	r0, r3
 800342c:	f7fe feb4 	bl	8002198 <LL_ADC_GetOffsetChannel>
 8003430:	4603      	mov	r3, r0
 8003432:	0e9b      	lsrs	r3, r3, #26
 8003434:	f003 021f 	and.w	r2, r3, #31
 8003438:	e01e      	b.n	8003478 <HAL_ADC_ConfigChannel+0x260>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2101      	movs	r1, #1
 8003440:	4618      	mov	r0, r3
 8003442:	f7fe fea9 	bl	8002198 <LL_ADC_GetOffsetChannel>
 8003446:	4603      	mov	r3, r0
 8003448:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003450:	fa93 f3a3 	rbit	r3, r3
 8003454:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003458:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800345c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003460:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003468:	2320      	movs	r3, #32
 800346a:	e004      	b.n	8003476 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800346c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003470:	fab3 f383 	clz	r3, r3
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x278>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	0e9b      	lsrs	r3, r3, #26
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	e018      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x2aa>
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003498:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800349c:	fa93 f3a3 	rbit	r3, r3
 80034a0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80034a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80034ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80034b4:	2320      	movs	r3, #32
 80034b6:	e004      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80034b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034bc:	fab3 f383 	clz	r3, r3
 80034c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d106      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2200      	movs	r2, #0
 80034cc:	2101      	movs	r1, #1
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fe78 	bl	80021c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2102      	movs	r1, #2
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe fe5c 	bl	8002198 <LL_ADC_GetOffsetChannel>
 80034e0:	4603      	mov	r3, r0
 80034e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10a      	bne.n	8003500 <HAL_ADC_ConfigChannel+0x2e8>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2102      	movs	r1, #2
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fe fe51 	bl	8002198 <LL_ADC_GetOffsetChannel>
 80034f6:	4603      	mov	r3, r0
 80034f8:	0e9b      	lsrs	r3, r3, #26
 80034fa:	f003 021f 	and.w	r2, r3, #31
 80034fe:	e01e      	b.n	800353e <HAL_ADC_ConfigChannel+0x326>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2102      	movs	r1, #2
 8003506:	4618      	mov	r0, r3
 8003508:	f7fe fe46 	bl	8002198 <LL_ADC_GetOffsetChannel>
 800350c:	4603      	mov	r3, r0
 800350e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003516:	fa93 f3a3 	rbit	r3, r3
 800351a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800351e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003526:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800352e:	2320      	movs	r3, #32
 8003530:	e004      	b.n	800353c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003532:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003536:	fab3 f383 	clz	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003546:	2b00      	cmp	r3, #0
 8003548:	d105      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x33e>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	0e9b      	lsrs	r3, r3, #26
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	e016      	b.n	8003584 <HAL_ADC_ConfigChannel+0x36c>
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003562:	fa93 f3a3 	rbit	r3, r3
 8003566:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003568:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800356a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800356e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003576:	2320      	movs	r3, #32
 8003578:	e004      	b.n	8003584 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800357a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800357e:	fab3 f383 	clz	r3, r3
 8003582:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003584:	429a      	cmp	r2, r3
 8003586:	d106      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2200      	movs	r2, #0
 800358e:	2102      	movs	r1, #2
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fe17 	bl	80021c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2103      	movs	r1, #3
 800359c:	4618      	mov	r0, r3
 800359e:	f7fe fdfb 	bl	8002198 <LL_ADC_GetOffsetChannel>
 80035a2:	4603      	mov	r3, r0
 80035a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d10a      	bne.n	80035c2 <HAL_ADC_ConfigChannel+0x3aa>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2103      	movs	r1, #3
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fe fdf0 	bl	8002198 <LL_ADC_GetOffsetChannel>
 80035b8:	4603      	mov	r3, r0
 80035ba:	0e9b      	lsrs	r3, r3, #26
 80035bc:	f003 021f 	and.w	r2, r3, #31
 80035c0:	e017      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x3da>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2103      	movs	r1, #3
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fe fde5 	bl	8002198 <LL_ADC_GetOffsetChannel>
 80035ce:	4603      	mov	r3, r0
 80035d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035d4:	fa93 f3a3 	rbit	r3, r3
 80035d8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80035da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035dc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80035de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80035e4:	2320      	movs	r3, #32
 80035e6:	e003      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80035e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_ADC_ConfigChannel+0x3f2>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	0e9b      	lsrs	r3, r3, #26
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	e011      	b.n	800362e <HAL_ADC_ConfigChannel+0x416>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003612:	fa93 f3a3 	rbit	r3, r3
 8003616:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003618:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800361a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800361c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003622:	2320      	movs	r3, #32
 8003624:	e003      	b.n	800362e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003626:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003628:	fab3 f383 	clz	r3, r3
 800362c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800362e:	429a      	cmp	r2, r3
 8003630:	d106      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2200      	movs	r2, #0
 8003638:	2103      	movs	r1, #3
 800363a:	4618      	mov	r0, r3
 800363c:	f7fe fdc2 	bl	80021c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f7fe ff55 	bl	80024f4 <LL_ADC_IsEnabled>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	f040 813d 	bne.w	80038cc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6819      	ldr	r1, [r3, #0]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	461a      	mov	r2, r3
 8003660:	f7fe fe92 	bl	8002388 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	4aa2      	ldr	r2, [pc, #648]	@ (80038f4 <HAL_ADC_ConfigChannel+0x6dc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	f040 812e 	bne.w	80038cc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10b      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x480>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	0e9b      	lsrs	r3, r3, #26
 8003686:	3301      	adds	r3, #1
 8003688:	f003 031f 	and.w	r3, r3, #31
 800368c:	2b09      	cmp	r3, #9
 800368e:	bf94      	ite	ls
 8003690:	2301      	movls	r3, #1
 8003692:	2300      	movhi	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	e019      	b.n	80036cc <HAL_ADC_ConfigChannel+0x4b4>
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036a0:	fa93 f3a3 	rbit	r3, r3
 80036a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80036a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036a8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80036aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80036b0:	2320      	movs	r3, #32
 80036b2:	e003      	b.n	80036bc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80036b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036b6:	fab3 f383 	clz	r3, r3
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	3301      	adds	r3, #1
 80036be:	f003 031f 	and.w	r3, r3, #31
 80036c2:	2b09      	cmp	r3, #9
 80036c4:	bf94      	ite	ls
 80036c6:	2301      	movls	r3, #1
 80036c8:	2300      	movhi	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d079      	beq.n	80037c4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d107      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x4d4>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	0e9b      	lsrs	r3, r3, #26
 80036e2:	3301      	adds	r3, #1
 80036e4:	069b      	lsls	r3, r3, #26
 80036e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036ea:	e015      	b.n	8003718 <HAL_ADC_ConfigChannel+0x500>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036f4:	fa93 f3a3 	rbit	r3, r3
 80036f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80036fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80036fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003704:	2320      	movs	r3, #32
 8003706:	e003      	b.n	8003710 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800370a:	fab3 f383 	clz	r3, r3
 800370e:	b2db      	uxtb	r3, r3
 8003710:	3301      	adds	r3, #1
 8003712:	069b      	lsls	r3, r3, #26
 8003714:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003720:	2b00      	cmp	r3, #0
 8003722:	d109      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x520>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	0e9b      	lsrs	r3, r3, #26
 800372a:	3301      	adds	r3, #1
 800372c:	f003 031f 	and.w	r3, r3, #31
 8003730:	2101      	movs	r1, #1
 8003732:	fa01 f303 	lsl.w	r3, r1, r3
 8003736:	e017      	b.n	8003768 <HAL_ADC_ConfigChannel+0x550>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003740:	fa93 f3a3 	rbit	r3, r3
 8003744:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003748:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800374a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003750:	2320      	movs	r3, #32
 8003752:	e003      	b.n	800375c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003756:	fab3 f383 	clz	r3, r3
 800375a:	b2db      	uxtb	r3, r3
 800375c:	3301      	adds	r3, #1
 800375e:	f003 031f 	and.w	r3, r3, #31
 8003762:	2101      	movs	r1, #1
 8003764:	fa01 f303 	lsl.w	r3, r1, r3
 8003768:	ea42 0103 	orr.w	r1, r2, r3
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10a      	bne.n	800378e <HAL_ADC_ConfigChannel+0x576>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	0e9b      	lsrs	r3, r3, #26
 800377e:	3301      	adds	r3, #1
 8003780:	f003 021f 	and.w	r2, r3, #31
 8003784:	4613      	mov	r3, r2
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	4413      	add	r3, r2
 800378a:	051b      	lsls	r3, r3, #20
 800378c:	e018      	b.n	80037c0 <HAL_ADC_ConfigChannel+0x5a8>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800379c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80037a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e003      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80037aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	f003 021f 	and.w	r2, r3, #31
 80037b8:	4613      	mov	r3, r2
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	4413      	add	r3, r2
 80037be:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037c0:	430b      	orrs	r3, r1
 80037c2:	e07e      	b.n	80038c2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d107      	bne.n	80037e0 <HAL_ADC_ConfigChannel+0x5c8>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	0e9b      	lsrs	r3, r3, #26
 80037d6:	3301      	adds	r3, #1
 80037d8:	069b      	lsls	r3, r3, #26
 80037da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037de:	e015      	b.n	800380c <HAL_ADC_ConfigChannel+0x5f4>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037e8:	fa93 f3a3 	rbit	r3, r3
 80037ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80037ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80037f8:	2320      	movs	r3, #32
 80037fa:	e003      	b.n	8003804 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80037fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	3301      	adds	r3, #1
 8003806:	069b      	lsls	r3, r3, #26
 8003808:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003814:	2b00      	cmp	r3, #0
 8003816:	d109      	bne.n	800382c <HAL_ADC_ConfigChannel+0x614>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	0e9b      	lsrs	r3, r3, #26
 800381e:	3301      	adds	r3, #1
 8003820:	f003 031f 	and.w	r3, r3, #31
 8003824:	2101      	movs	r1, #1
 8003826:	fa01 f303 	lsl.w	r3, r1, r3
 800382a:	e017      	b.n	800385c <HAL_ADC_ConfigChannel+0x644>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	fa93 f3a3 	rbit	r3, r3
 8003838:	61fb      	str	r3, [r7, #28]
  return result;
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003844:	2320      	movs	r3, #32
 8003846:	e003      	b.n	8003850 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384a:	fab3 f383 	clz	r3, r3
 800384e:	b2db      	uxtb	r3, r3
 8003850:	3301      	adds	r3, #1
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	2101      	movs	r1, #1
 8003858:	fa01 f303 	lsl.w	r3, r1, r3
 800385c:	ea42 0103 	orr.w	r1, r2, r3
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10d      	bne.n	8003888 <HAL_ADC_ConfigChannel+0x670>
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	0e9b      	lsrs	r3, r3, #26
 8003872:	3301      	adds	r3, #1
 8003874:	f003 021f 	and.w	r2, r3, #31
 8003878:	4613      	mov	r3, r2
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	4413      	add	r3, r2
 800387e:	3b1e      	subs	r3, #30
 8003880:	051b      	lsls	r3, r3, #20
 8003882:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003886:	e01b      	b.n	80038c0 <HAL_ADC_ConfigChannel+0x6a8>
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	fa93 f3a3 	rbit	r3, r3
 8003894:	613b      	str	r3, [r7, #16]
  return result;
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80038a0:	2320      	movs	r3, #32
 80038a2:	e003      	b.n	80038ac <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	fab3 f383 	clz	r3, r3
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	3301      	adds	r3, #1
 80038ae:	f003 021f 	and.w	r2, r3, #31
 80038b2:	4613      	mov	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	4413      	add	r3, r2
 80038b8:	3b1e      	subs	r3, #30
 80038ba:	051b      	lsls	r3, r3, #20
 80038bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038c0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038c6:	4619      	mov	r1, r3
 80038c8:	f7fe fd32 	bl	8002330 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4b09      	ldr	r3, [pc, #36]	@ (80038f8 <HAL_ADC_ConfigChannel+0x6e0>)
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 80be 	beq.w	8003a56 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038e2:	d004      	beq.n	80038ee <HAL_ADC_ConfigChannel+0x6d6>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a04      	ldr	r2, [pc, #16]	@ (80038fc <HAL_ADC_ConfigChannel+0x6e4>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d10a      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x6ec>
 80038ee:	4b04      	ldr	r3, [pc, #16]	@ (8003900 <HAL_ADC_ConfigChannel+0x6e8>)
 80038f0:	e009      	b.n	8003906 <HAL_ADC_ConfigChannel+0x6ee>
 80038f2:	bf00      	nop
 80038f4:	407f0000 	.word	0x407f0000
 80038f8:	80080000 	.word	0x80080000
 80038fc:	50000100 	.word	0x50000100
 8003900:	50000300 	.word	0x50000300
 8003904:	4b59      	ldr	r3, [pc, #356]	@ (8003a6c <HAL_ADC_ConfigChannel+0x854>)
 8003906:	4618      	mov	r0, r3
 8003908:	f7fe fc14 	bl	8002134 <LL_ADC_GetCommonPathInternalCh>
 800390c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a56      	ldr	r2, [pc, #344]	@ (8003a70 <HAL_ADC_ConfigChannel+0x858>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d004      	beq.n	8003924 <HAL_ADC_ConfigChannel+0x70c>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a55      	ldr	r2, [pc, #340]	@ (8003a74 <HAL_ADC_ConfigChannel+0x85c>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d13a      	bne.n	800399a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003924:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003928:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d134      	bne.n	800399a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003938:	d005      	beq.n	8003946 <HAL_ADC_ConfigChannel+0x72e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a4e      	ldr	r2, [pc, #312]	@ (8003a78 <HAL_ADC_ConfigChannel+0x860>)
 8003940:	4293      	cmp	r3, r2
 8003942:	f040 8085 	bne.w	8003a50 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800394e:	d004      	beq.n	800395a <HAL_ADC_ConfigChannel+0x742>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a49      	ldr	r2, [pc, #292]	@ (8003a7c <HAL_ADC_ConfigChannel+0x864>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d101      	bne.n	800395e <HAL_ADC_ConfigChannel+0x746>
 800395a:	4a49      	ldr	r2, [pc, #292]	@ (8003a80 <HAL_ADC_ConfigChannel+0x868>)
 800395c:	e000      	b.n	8003960 <HAL_ADC_ConfigChannel+0x748>
 800395e:	4a43      	ldr	r2, [pc, #268]	@ (8003a6c <HAL_ADC_ConfigChannel+0x854>)
 8003960:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003964:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003968:	4619      	mov	r1, r3
 800396a:	4610      	mov	r0, r2
 800396c:	f7fe fbcf 	bl	800210e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003970:	4b44      	ldr	r3, [pc, #272]	@ (8003a84 <HAL_ADC_ConfigChannel+0x86c>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	099b      	lsrs	r3, r3, #6
 8003976:	4a44      	ldr	r2, [pc, #272]	@ (8003a88 <HAL_ADC_ConfigChannel+0x870>)
 8003978:	fba2 2303 	umull	r2, r3, r2, r3
 800397c:	099b      	lsrs	r3, r3, #6
 800397e:	1c5a      	adds	r2, r3, #1
 8003980:	4613      	mov	r3, r2
 8003982:	005b      	lsls	r3, r3, #1
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800398a:	e002      	b.n	8003992 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	3b01      	subs	r3, #1
 8003990:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1f9      	bne.n	800398c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003998:	e05a      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a3b      	ldr	r2, [pc, #236]	@ (8003a8c <HAL_ADC_ConfigChannel+0x874>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d125      	bne.n	80039f0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d11f      	bne.n	80039f0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a31      	ldr	r2, [pc, #196]	@ (8003a7c <HAL_ADC_ConfigChannel+0x864>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d104      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x7ac>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a34      	ldr	r2, [pc, #208]	@ (8003a90 <HAL_ADC_ConfigChannel+0x878>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d047      	beq.n	8003a54 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039cc:	d004      	beq.n	80039d8 <HAL_ADC_ConfigChannel+0x7c0>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a2a      	ldr	r2, [pc, #168]	@ (8003a7c <HAL_ADC_ConfigChannel+0x864>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d101      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x7c4>
 80039d8:	4a29      	ldr	r2, [pc, #164]	@ (8003a80 <HAL_ADC_ConfigChannel+0x868>)
 80039da:	e000      	b.n	80039de <HAL_ADC_ConfigChannel+0x7c6>
 80039dc:	4a23      	ldr	r2, [pc, #140]	@ (8003a6c <HAL_ADC_ConfigChannel+0x854>)
 80039de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039e6:	4619      	mov	r1, r3
 80039e8:	4610      	mov	r0, r2
 80039ea:	f7fe fb90 	bl	800210e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039ee:	e031      	b.n	8003a54 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a27      	ldr	r2, [pc, #156]	@ (8003a94 <HAL_ADC_ConfigChannel+0x87c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d12d      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d127      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a7c <HAL_ADC_ConfigChannel+0x864>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d022      	beq.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a18:	d004      	beq.n	8003a24 <HAL_ADC_ConfigChannel+0x80c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a17      	ldr	r2, [pc, #92]	@ (8003a7c <HAL_ADC_ConfigChannel+0x864>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <HAL_ADC_ConfigChannel+0x810>
 8003a24:	4a16      	ldr	r2, [pc, #88]	@ (8003a80 <HAL_ADC_ConfigChannel+0x868>)
 8003a26:	e000      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x812>
 8003a28:	4a10      	ldr	r2, [pc, #64]	@ (8003a6c <HAL_ADC_ConfigChannel+0x854>)
 8003a2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a32:	4619      	mov	r1, r3
 8003a34:	4610      	mov	r0, r2
 8003a36:	f7fe fb6a 	bl	800210e <LL_ADC_SetCommonPathInternalCh>
 8003a3a:	e00c      	b.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a40:	f043 0220 	orr.w	r2, r3, #32
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003a4e:	e002      	b.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a50:	bf00      	nop
 8003a52:	e000      	b.n	8003a56 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a54:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a5e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	37d8      	adds	r7, #216	@ 0xd8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	50000700 	.word	0x50000700
 8003a70:	c3210000 	.word	0xc3210000
 8003a74:	90c00010 	.word	0x90c00010
 8003a78:	50000600 	.word	0x50000600
 8003a7c:	50000100 	.word	0x50000100
 8003a80:	50000300 	.word	0x50000300
 8003a84:	20000008 	.word	0x20000008
 8003a88:	053e2d63 	.word	0x053e2d63
 8003a8c:	c7520000 	.word	0xc7520000
 8003a90:	50000500 	.word	0x50000500
 8003a94:	cb840000 	.word	0xcb840000

08003a98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe fd23 	bl	80024f4 <LL_ADC_IsEnabled>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d176      	bne.n	8003ba2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	4b3c      	ldr	r3, [pc, #240]	@ (8003bac <ADC_Enable+0x114>)
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00d      	beq.n	8003ade <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac6:	f043 0210 	orr.w	r2, r3, #16
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad2:	f043 0201 	orr.w	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e062      	b.n	8003ba4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fe fcde 	bl	80024a4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003af0:	d004      	beq.n	8003afc <ADC_Enable+0x64>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2e      	ldr	r2, [pc, #184]	@ (8003bb0 <ADC_Enable+0x118>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d101      	bne.n	8003b00 <ADC_Enable+0x68>
 8003afc:	4b2d      	ldr	r3, [pc, #180]	@ (8003bb4 <ADC_Enable+0x11c>)
 8003afe:	e000      	b.n	8003b02 <ADC_Enable+0x6a>
 8003b00:	4b2d      	ldr	r3, [pc, #180]	@ (8003bb8 <ADC_Enable+0x120>)
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fe fb16 	bl	8002134 <LL_ADC_GetCommonPathInternalCh>
 8003b08:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003b0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d013      	beq.n	8003b3a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b12:	4b2a      	ldr	r3, [pc, #168]	@ (8003bbc <ADC_Enable+0x124>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	099b      	lsrs	r3, r3, #6
 8003b18:	4a29      	ldr	r2, [pc, #164]	@ (8003bc0 <ADC_Enable+0x128>)
 8003b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1e:	099b      	lsrs	r3, r3, #6
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	4613      	mov	r3, r2
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	4413      	add	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b2c:	e002      	b.n	8003b34 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	3b01      	subs	r3, #1
 8003b32:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f9      	bne.n	8003b2e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b3a:	f7fe fac9 	bl	80020d0 <HAL_GetTick>
 8003b3e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b40:	e028      	b.n	8003b94 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fe fcd4 	bl	80024f4 <LL_ADC_IsEnabled>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d104      	bne.n	8003b5c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fe fca4 	bl	80024a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b5c:	f7fe fab8 	bl	80020d0 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d914      	bls.n	8003b94 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d00d      	beq.n	8003b94 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7c:	f043 0210 	orr.w	r2, r3, #16
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b88:	f043 0201 	orr.w	r2, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e007      	b.n	8003ba4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d1cf      	bne.n	8003b42 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	8000003f 	.word	0x8000003f
 8003bb0:	50000100 	.word	0x50000100
 8003bb4:	50000300 	.word	0x50000300
 8003bb8:	50000700 	.word	0x50000700
 8003bbc:	20000008 	.word	0x20000008
 8003bc0:	053e2d63 	.word	0x053e2d63

08003bc4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7fe fca2 	bl	800251a <LL_ADC_IsDisableOngoing>
 8003bd6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7fe fc89 	bl	80024f4 <LL_ADC_IsEnabled>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d047      	beq.n	8003c78 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d144      	bne.n	8003c78 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 030d 	and.w	r3, r3, #13
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d10c      	bne.n	8003c16 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe fc63 	bl	80024cc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c0e:	f7fe fa5f 	bl	80020d0 <HAL_GetTick>
 8003c12:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c14:	e029      	b.n	8003c6a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1a:	f043 0210 	orr.w	r2, r3, #16
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c26:	f043 0201 	orr.w	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e023      	b.n	8003c7a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c32:	f7fe fa4d 	bl	80020d0 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d914      	bls.n	8003c6a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00d      	beq.n	8003c6a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c52:	f043 0210 	orr.w	r2, r3, #16
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c5e:	f043 0201 	orr.w	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e007      	b.n	8003c7a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1dc      	bne.n	8003c32 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <LL_ADC_StartCalibration>:
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003c94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <LL_ADC_IsCalibrationOnGoing>:
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cc8:	d101      	bne.n	8003cce <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d101      	bne.n	8003cf8 <HAL_ADCEx_Calibration_Start+0x1c>
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	e04d      	b.n	8003d94 <HAL_ADCEx_Calibration_Start+0xb8>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff ff5f 	bl	8003bc4 <ADC_Disable>
 8003d06:	4603      	mov	r3, r0
 8003d08:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d136      	bne.n	8003d7e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d14:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d18:	f023 0302 	bic.w	r3, r3, #2
 8003d1c:	f043 0202 	orr.w	r2, r3, #2
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6839      	ldr	r1, [r7, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff ffa9 	bl	8003c82 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d30:	e014      	b.n	8003d5c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	3301      	adds	r3, #1
 8003d36:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	4a18      	ldr	r2, [pc, #96]	@ (8003d9c <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d90d      	bls.n	8003d5c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d44:	f023 0312 	bic.w	r3, r3, #18
 8003d48:	f043 0210 	orr.w	r2, r3, #16
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e01b      	b.n	8003d94 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff ffa7 	bl	8003cb4 <LL_ADC_IsCalibrationOnGoing>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1e2      	bne.n	8003d32 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d70:	f023 0303 	bic.w	r3, r3, #3
 8003d74:	f043 0201 	orr.w	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d7c:	e005      	b.n	8003d8a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	f043 0210 	orr.w	r2, r3, #16
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	0004de01 	.word	0x0004de01

08003da0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4904      	ldr	r1, [pc, #16]	@ (8003e24 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	600b      	str	r3, [r1, #0]
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	40010400 	.word	0x40010400

08003e28 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003e30:	4b05      	ldr	r3, [pc, #20]	@ (8003e48 <LL_EXTI_EnableIT_32_63+0x20>)
 8003e32:	6a1a      	ldr	r2, [r3, #32]
 8003e34:	4904      	ldr	r1, [pc, #16]	@ (8003e48 <LL_EXTI_EnableIT_32_63+0x20>)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	620b      	str	r3, [r1, #32]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	40010400 	.word	0x40010400

08003e4c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003e54:	4b06      	ldr	r3, [pc, #24]	@ (8003e70 <LL_EXTI_DisableIT_0_31+0x24>)
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	4904      	ldr	r1, [pc, #16]	@ (8003e70 <LL_EXTI_DisableIT_0_31+0x24>)
 8003e5e:	4013      	ands	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40010400 	.word	0x40010400

08003e74 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003e7c:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <LL_EXTI_DisableIT_32_63+0x24>)
 8003e7e:	6a1a      	ldr	r2, [r3, #32]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	43db      	mvns	r3, r3
 8003e84:	4904      	ldr	r1, [pc, #16]	@ (8003e98 <LL_EXTI_DisableIT_32_63+0x24>)
 8003e86:	4013      	ands	r3, r2
 8003e88:	620b      	str	r3, [r1, #32]
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	40010400 	.word	0x40010400

08003e9c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003ea4:	4b05      	ldr	r3, [pc, #20]	@ (8003ebc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	4904      	ldr	r1, [pc, #16]	@ (8003ebc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]

}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	40010400 	.word	0x40010400

08003ec0 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003ec8:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ecc:	4904      	ldr	r1, [pc, #16]	@ (8003ee0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	40010400 	.word	0x40010400

08003ee4 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003eec:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	4904      	ldr	r1, [pc, #16]	@ (8003f08 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	604b      	str	r3, [r1, #4]
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40010400 	.word	0x40010400

08003f0c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003f14:	4b06      	ldr	r3, [pc, #24]	@ (8003f30 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003f16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	4904      	ldr	r1, [pc, #16]	@ (8003f30 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003f1e:	4013      	ands	r3, r2
 8003f20:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	40010400 	.word	0x40010400

08003f34 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	4904      	ldr	r1, [pc, #16]	@ (8003f54 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	608b      	str	r3, [r1, #8]

}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40010400 	.word	0x40010400

08003f58 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003f60:	4b05      	ldr	r3, [pc, #20]	@ (8003f78 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003f62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f64:	4904      	ldr	r1, [pc, #16]	@ (8003f78 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	40010400 	.word	0x40010400

08003f7c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003f84:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	43db      	mvns	r3, r3
 8003f8c:	4904      	ldr	r1, [pc, #16]	@ (8003fa0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]

}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40010400 	.word	0x40010400

08003fa4 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003fac:	4b06      	ldr	r3, [pc, #24]	@ (8003fc8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003fae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	4904      	ldr	r1, [pc, #16]	@ (8003fc8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	40010400 	.word	0x40010400

08003fcc <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003fd4:	4b05      	ldr	r3, [pc, #20]	@ (8003fec <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	4904      	ldr	r1, [pc, #16]	@ (8003fec <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	40010400 	.word	0x40010400

08003ff0 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003ff8:	4b05      	ldr	r3, [pc, #20]	@ (8004010 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ffc:	4904      	ldr	r1, [pc, #16]	@ (8004010 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4313      	orrs	r3, r2
 8004002:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	40010400 	.word	0x40010400

08004014 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800401c:	4b06      	ldr	r3, [pc, #24]	@ (8004038 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800401e:	68da      	ldr	r2, [r3, #12]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	43db      	mvns	r3, r3
 8004024:	4904      	ldr	r1, [pc, #16]	@ (8004038 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004026:	4013      	ands	r3, r2
 8004028:	60cb      	str	r3, [r1, #12]
}
 800402a:	bf00      	nop
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40010400 	.word	0x40010400

0800403c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8004046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	43db      	mvns	r3, r3
 800404c:	4904      	ldr	r1, [pc, #16]	@ (8004060 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800404e:	4013      	ands	r3, r2
 8004050:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40010400 	.word	0x40010400

08004064 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800406c:	4a04      	ldr	r2, [pc, #16]	@ (8004080 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6153      	str	r3, [r2, #20]
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	40010400 	.word	0x40010400

08004084 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800408c:	4a04      	ldr	r2, [pc, #16]	@ (80040a0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8004092:	bf00      	nop
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40010400 	.word	0x40010400

080040a4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80040b0:	2300      	movs	r3, #0
 80040b2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d102      	bne.n	80040c0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	77fb      	strb	r3, [r7, #31]
 80040be:	e181      	b.n	80043c4 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040ce:	d102      	bne.n	80040d6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	77fb      	strb	r3, [r7, #31]
 80040d4:	e176      	b.n	80043c4 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	7f5b      	ldrb	r3, [r3, #29]
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d108      	bne.n	80040f2 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fd fc63 	bl	80019b8 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040fc:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	4b90      	ldr	r3, [pc, #576]	@ (8004364 <HAL_COMP_Init+0x2c0>)
 8004124:	4013      	ands	r3, r2
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	6979      	ldr	r1, [r7, #20]
 800412c:	430b      	orrs	r3, r1
 800412e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d016      	beq.n	800416c <HAL_COMP_Init+0xc8>
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d113      	bne.n	800416c <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004144:	4b88      	ldr	r3, [pc, #544]	@ (8004368 <HAL_COMP_Init+0x2c4>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	099b      	lsrs	r3, r3, #6
 800414a:	4a88      	ldr	r2, [pc, #544]	@ (800436c <HAL_COMP_Init+0x2c8>)
 800414c:	fba2 2303 	umull	r2, r3, r2, r3
 8004150:	099b      	lsrs	r3, r3, #6
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800415e:	e002      	b.n	8004166 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	3b01      	subs	r3, #1
 8004164:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f9      	bne.n	8004160 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a7f      	ldr	r2, [pc, #508]	@ (8004370 <HAL_COMP_Init+0x2cc>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d028      	beq.n	80041c8 <HAL_COMP_Init+0x124>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a7e      	ldr	r2, [pc, #504]	@ (8004374 <HAL_COMP_Init+0x2d0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d020      	beq.n	80041c2 <HAL_COMP_Init+0x11e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a7c      	ldr	r2, [pc, #496]	@ (8004378 <HAL_COMP_Init+0x2d4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d018      	beq.n	80041bc <HAL_COMP_Init+0x118>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a7b      	ldr	r2, [pc, #492]	@ (800437c <HAL_COMP_Init+0x2d8>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d010      	beq.n	80041b6 <HAL_COMP_Init+0x112>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a79      	ldr	r2, [pc, #484]	@ (8004380 <HAL_COMP_Init+0x2dc>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d008      	beq.n	80041b0 <HAL_COMP_Init+0x10c>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a78      	ldr	r2, [pc, #480]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d101      	bne.n	80041ac <HAL_COMP_Init+0x108>
 80041a8:	2301      	movs	r3, #1
 80041aa:	e00f      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e00d      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80041b4:	e00a      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80041ba:	e007      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041bc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80041c0:	e004      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80041c6:	e001      	b.n	80041cc <HAL_COMP_Init+0x128>
 80041c8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80041cc:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 80b6 	beq.w	8004348 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d011      	beq.n	800420c <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a65      	ldr	r2, [pc, #404]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d004      	beq.n	80041fc <HAL_COMP_Init+0x158>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a64      	ldr	r2, [pc, #400]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d103      	bne.n	8004204 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80041fc:	6938      	ldr	r0, [r7, #16]
 80041fe:	f7ff feab 	bl	8003f58 <LL_EXTI_EnableRisingTrig_32_63>
 8004202:	e014      	b.n	800422e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004204:	6938      	ldr	r0, [r7, #16]
 8004206:	f7ff fe95 	bl	8003f34 <LL_EXTI_EnableRisingTrig_0_31>
 800420a:	e010      	b.n	800422e <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a5c      	ldr	r2, [pc, #368]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d004      	beq.n	8004220 <HAL_COMP_Init+0x17c>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a5b      	ldr	r2, [pc, #364]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d103      	bne.n	8004228 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8004220:	6938      	ldr	r0, [r7, #16]
 8004222:	f7ff febf 	bl	8003fa4 <LL_EXTI_DisableRisingTrig_32_63>
 8004226:	e002      	b.n	800422e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004228:	6938      	ldr	r0, [r7, #16]
 800422a:	f7ff fea7 	bl	8003f7c <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	f003 0320 	and.w	r3, r3, #32
 8004236:	2b00      	cmp	r3, #0
 8004238:	d011      	beq.n	800425e <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a51      	ldr	r2, [pc, #324]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d004      	beq.n	800424e <HAL_COMP_Init+0x1aa>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a4f      	ldr	r2, [pc, #316]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d103      	bne.n	8004256 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800424e:	6938      	ldr	r0, [r7, #16]
 8004250:	f7ff fece 	bl	8003ff0 <LL_EXTI_EnableFallingTrig_32_63>
 8004254:	e014      	b.n	8004280 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004256:	6938      	ldr	r0, [r7, #16]
 8004258:	f7ff feb8 	bl	8003fcc <LL_EXTI_EnableFallingTrig_0_31>
 800425c:	e010      	b.n	8004280 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a48      	ldr	r2, [pc, #288]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d004      	beq.n	8004272 <HAL_COMP_Init+0x1ce>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a46      	ldr	r2, [pc, #280]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d103      	bne.n	800427a <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8004272:	6938      	ldr	r0, [r7, #16]
 8004274:	f7ff fee2 	bl	800403c <LL_EXTI_DisableFallingTrig_32_63>
 8004278:	e002      	b.n	8004280 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800427a:	6938      	ldr	r0, [r7, #16]
 800427c:	f7ff feca 	bl	8004014 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a3f      	ldr	r2, [pc, #252]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d004      	beq.n	8004294 <HAL_COMP_Init+0x1f0>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a3e      	ldr	r2, [pc, #248]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d103      	bne.n	800429c <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8004294:	6938      	ldr	r0, [r7, #16]
 8004296:	f7ff fef5 	bl	8004084 <LL_EXTI_ClearFlag_32_63>
 800429a:	e002      	b.n	80042a2 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800429c:	6938      	ldr	r0, [r7, #16]
 800429e:	f7ff fee1 	bl	8004064 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d011      	beq.n	80042d2 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a34      	ldr	r2, [pc, #208]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d004      	beq.n	80042c2 <HAL_COMP_Init+0x21e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a32      	ldr	r2, [pc, #200]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d103      	bne.n	80042ca <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80042c2:	6938      	ldr	r0, [r7, #16]
 80042c4:	f7ff fdfc 	bl	8003ec0 <LL_EXTI_EnableEvent_32_63>
 80042c8:	e014      	b.n	80042f4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80042ca:	6938      	ldr	r0, [r7, #16]
 80042cc:	f7ff fde6 	bl	8003e9c <LL_EXTI_EnableEvent_0_31>
 80042d0:	e010      	b.n	80042f4 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a2b      	ldr	r2, [pc, #172]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d004      	beq.n	80042e6 <HAL_COMP_Init+0x242>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a29      	ldr	r2, [pc, #164]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d103      	bne.n	80042ee <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80042e6:	6938      	ldr	r0, [r7, #16]
 80042e8:	f7ff fe10 	bl	8003f0c <LL_EXTI_DisableEvent_32_63>
 80042ec:	e002      	b.n	80042f4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80042ee:	6938      	ldr	r0, [r7, #16]
 80042f0:	f7ff fdf8 	bl	8003ee4 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d011      	beq.n	8004324 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a1f      	ldr	r2, [pc, #124]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <HAL_COMP_Init+0x270>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a1e      	ldr	r2, [pc, #120]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d103      	bne.n	800431c <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8004314:	6938      	ldr	r0, [r7, #16]
 8004316:	f7ff fd87 	bl	8003e28 <LL_EXTI_EnableIT_32_63>
 800431a:	e04b      	b.n	80043b4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800431c:	6938      	ldr	r0, [r7, #16]
 800431e:	f7ff fd71 	bl	8003e04 <LL_EXTI_EnableIT_0_31>
 8004322:	e047      	b.n	80043b4 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a16      	ldr	r2, [pc, #88]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d004      	beq.n	8004338 <HAL_COMP_Init+0x294>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a15      	ldr	r2, [pc, #84]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d103      	bne.n	8004340 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004338:	6938      	ldr	r0, [r7, #16]
 800433a:	f7ff fd9b 	bl	8003e74 <LL_EXTI_DisableIT_32_63>
 800433e:	e039      	b.n	80043b4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8004340:	6938      	ldr	r0, [r7, #16]
 8004342:	f7ff fd83 	bl	8003e4c <LL_EXTI_DisableIT_0_31>
 8004346:	e035      	b.n	80043b4 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0d      	ldr	r2, [pc, #52]	@ (8004384 <HAL_COMP_Init+0x2e0>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_COMP_Init+0x2b8>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a0c      	ldr	r2, [pc, #48]	@ (8004388 <HAL_COMP_Init+0x2e4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d117      	bne.n	800438c <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800435c:	6938      	ldr	r0, [r7, #16]
 800435e:	f7ff fdd5 	bl	8003f0c <LL_EXTI_DisableEvent_32_63>
 8004362:	e016      	b.n	8004392 <HAL_COMP_Init+0x2ee>
 8004364:	ff007e0f 	.word	0xff007e0f
 8004368:	20000008 	.word	0x20000008
 800436c:	053e2d63 	.word	0x053e2d63
 8004370:	40010200 	.word	0x40010200
 8004374:	40010204 	.word	0x40010204
 8004378:	40010208 	.word	0x40010208
 800437c:	4001020c 	.word	0x4001020c
 8004380:	40010210 	.word	0x40010210
 8004384:	40010214 	.word	0x40010214
 8004388:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800438c:	6938      	ldr	r0, [r7, #16]
 800438e:	f7ff fda9 	bl	8003ee4 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a0e      	ldr	r2, [pc, #56]	@ (80043d0 <HAL_COMP_Init+0x32c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d004      	beq.n	80043a6 <HAL_COMP_Init+0x302>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a0c      	ldr	r2, [pc, #48]	@ (80043d4 <HAL_COMP_Init+0x330>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d103      	bne.n	80043ae <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80043a6:	6938      	ldr	r0, [r7, #16]
 80043a8:	f7ff fd64 	bl	8003e74 <LL_EXTI_DisableIT_32_63>
 80043ac:	e002      	b.n	80043b4 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80043ae:	6938      	ldr	r0, [r7, #16]
 80043b0:	f7ff fd4c 	bl	8003e4c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	7f5b      	ldrb	r3, [r3, #29]
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d102      	bne.n	80043c4 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80043c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40010214 	.word	0x40010214
 80043d4:	40010218 	.word	0x40010218

080043d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e8:	4b0c      	ldr	r3, [pc, #48]	@ (800441c <__NVIC_SetPriorityGrouping+0x44>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043f4:	4013      	ands	r3, r2
 80043f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004400:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800440a:	4a04      	ldr	r2, [pc, #16]	@ (800441c <__NVIC_SetPriorityGrouping+0x44>)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	60d3      	str	r3, [r2, #12]
}
 8004410:	bf00      	nop
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr
 800441c:	e000ed00 	.word	0xe000ed00

08004420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004424:	4b04      	ldr	r3, [pc, #16]	@ (8004438 <__NVIC_GetPriorityGrouping+0x18>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	0a1b      	lsrs	r3, r3, #8
 800442a:	f003 0307 	and.w	r3, r3, #7
}
 800442e:	4618      	mov	r0, r3
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	e000ed00 	.word	0xe000ed00

0800443c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	2b00      	cmp	r3, #0
 800444c:	db0b      	blt.n	8004466 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	f003 021f 	and.w	r2, r3, #31
 8004454:	4907      	ldr	r1, [pc, #28]	@ (8004474 <__NVIC_EnableIRQ+0x38>)
 8004456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445a:	095b      	lsrs	r3, r3, #5
 800445c:	2001      	movs	r0, #1
 800445e:	fa00 f202 	lsl.w	r2, r0, r2
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	e000e100 	.word	0xe000e100

08004478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	6039      	str	r1, [r7, #0]
 8004482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004488:	2b00      	cmp	r3, #0
 800448a:	db0a      	blt.n	80044a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	b2da      	uxtb	r2, r3
 8004490:	490c      	ldr	r1, [pc, #48]	@ (80044c4 <__NVIC_SetPriority+0x4c>)
 8004492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004496:	0112      	lsls	r2, r2, #4
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	440b      	add	r3, r1
 800449c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044a0:	e00a      	b.n	80044b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	4908      	ldr	r1, [pc, #32]	@ (80044c8 <__NVIC_SetPriority+0x50>)
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	3b04      	subs	r3, #4
 80044b0:	0112      	lsls	r2, r2, #4
 80044b2:	b2d2      	uxtb	r2, r2
 80044b4:	440b      	add	r3, r1
 80044b6:	761a      	strb	r2, [r3, #24]
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr
 80044c4:	e000e100 	.word	0xe000e100
 80044c8:	e000ed00 	.word	0xe000ed00

080044cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	@ 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f1c3 0307 	rsb	r3, r3, #7
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	bf28      	it	cs
 80044ea:	2304      	movcs	r3, #4
 80044ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3304      	adds	r3, #4
 80044f2:	2b06      	cmp	r3, #6
 80044f4:	d902      	bls.n	80044fc <NVIC_EncodePriority+0x30>
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	3b03      	subs	r3, #3
 80044fa:	e000      	b.n	80044fe <NVIC_EncodePriority+0x32>
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	f04f 32ff 	mov.w	r2, #4294967295
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43da      	mvns	r2, r3
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	401a      	ands	r2, r3
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004514:	f04f 31ff 	mov.w	r1, #4294967295
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	fa01 f303 	lsl.w	r3, r1, r3
 800451e:	43d9      	mvns	r1, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004524:	4313      	orrs	r3, r2
         );
}
 8004526:	4618      	mov	r0, r3
 8004528:	3724      	adds	r7, #36	@ 0x24
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b082      	sub	sp, #8
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7ff ff4c 	bl	80043d8 <__NVIC_SetPriorityGrouping>
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	4603      	mov	r3, r0
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004556:	f7ff ff63 	bl	8004420 <__NVIC_GetPriorityGrouping>
 800455a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	68b9      	ldr	r1, [r7, #8]
 8004560:	6978      	ldr	r0, [r7, #20]
 8004562:	f7ff ffb3 	bl	80044cc <NVIC_EncodePriority>
 8004566:	4602      	mov	r2, r0
 8004568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff ff82 	bl	8004478 <__NVIC_SetPriority>
}
 8004574:	bf00      	nop
 8004576:	3718      	adds	r7, #24
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ff56 	bl	800443c <__NVIC_EnableIRQ>
}
 8004590:	bf00      	nop
 8004592:	3708      	adds	r7, #8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045a0:	2300      	movs	r3, #0
 80045a2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d005      	beq.n	80045bc <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2204      	movs	r2, #4
 80045b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	73fb      	strb	r3, [r7, #15]
 80045ba:	e037      	b.n	800462c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 020e 	bic.w	r2, r2, #14
 80045ca:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045da:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 0201 	bic.w	r2, r2, #1
 80045ea:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f0:	f003 021f 	and.w	r2, r3, #31
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f8:	2101      	movs	r1, #1
 80045fa:	fa01 f202 	lsl.w	r2, r1, r2
 80045fe:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004608:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00c      	beq.n	800462c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800461c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004620:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800462a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d00d      	beq.n	800467e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2204      	movs	r2, #4
 8004666:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
 800467c:	e047      	b.n	800470e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 020e 	bic.w	r2, r2, #14
 800468c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0201 	bic.w	r2, r2, #1
 800469c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b2:	f003 021f 	and.w	r2, r3, #31
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ba:	2101      	movs	r1, #1
 80046bc:	fa01 f202 	lsl.w	r2, r1, r2
 80046c0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046ca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00c      	beq.n	80046ee <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	4798      	blx	r3
    }
  }
  return status;
 800470e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004710:	4618      	mov	r0, r3
 8004712:	3710      	adds	r7, #16
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004726:	e15a      	b.n	80049de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	2101      	movs	r1, #1
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	fa01 f303 	lsl.w	r3, r1, r3
 8004734:	4013      	ands	r3, r2
 8004736:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 814c 	beq.w	80049d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0303 	and.w	r3, r3, #3
 8004748:	2b01      	cmp	r3, #1
 800474a:	d005      	beq.n	8004758 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004754:	2b02      	cmp	r3, #2
 8004756:	d130      	bne.n	80047ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	2203      	movs	r2, #3
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	43db      	mvns	r3, r3
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4013      	ands	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68da      	ldr	r2, [r3, #12]
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	4313      	orrs	r3, r2
 8004780:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800478e:	2201      	movs	r2, #1
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43db      	mvns	r3, r3
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	4013      	ands	r3, r2
 800479c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	f003 0201 	and.w	r2, r3, #1
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	2b03      	cmp	r3, #3
 80047c4:	d017      	beq.n	80047f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	2203      	movs	r2, #3
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	43db      	mvns	r3, r3
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	4013      	ands	r3, r2
 80047dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d123      	bne.n	800484a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	08da      	lsrs	r2, r3, #3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	3208      	adds	r2, #8
 800480a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800480e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	220f      	movs	r2, #15
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	f003 0307 	and.w	r3, r3, #7
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	fa02 f303 	lsl.w	r3, r2, r3
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	4313      	orrs	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	08da      	lsrs	r2, r3, #3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3208      	adds	r2, #8
 8004844:	6939      	ldr	r1, [r7, #16]
 8004846:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	2203      	movs	r2, #3
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43db      	mvns	r3, r3
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4013      	ands	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f003 0203 	and.w	r2, r3, #3
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	4313      	orrs	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 80a6 	beq.w	80049d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800488c:	4b5b      	ldr	r3, [pc, #364]	@ (80049fc <HAL_GPIO_Init+0x2e4>)
 800488e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004890:	4a5a      	ldr	r2, [pc, #360]	@ (80049fc <HAL_GPIO_Init+0x2e4>)
 8004892:	f043 0301 	orr.w	r3, r3, #1
 8004896:	6613      	str	r3, [r2, #96]	@ 0x60
 8004898:	4b58      	ldr	r3, [pc, #352]	@ (80049fc <HAL_GPIO_Init+0x2e4>)
 800489a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048a4:	4a56      	ldr	r2, [pc, #344]	@ (8004a00 <HAL_GPIO_Init+0x2e8>)
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	089b      	lsrs	r3, r3, #2
 80048aa:	3302      	adds	r3, #2
 80048ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	220f      	movs	r2, #15
 80048bc:	fa02 f303 	lsl.w	r3, r2, r3
 80048c0:	43db      	mvns	r3, r3
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4013      	ands	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80048ce:	d01f      	beq.n	8004910 <HAL_GPIO_Init+0x1f8>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a4c      	ldr	r2, [pc, #304]	@ (8004a04 <HAL_GPIO_Init+0x2ec>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d019      	beq.n	800490c <HAL_GPIO_Init+0x1f4>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a4b      	ldr	r2, [pc, #300]	@ (8004a08 <HAL_GPIO_Init+0x2f0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d013      	beq.n	8004908 <HAL_GPIO_Init+0x1f0>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a4a      	ldr	r2, [pc, #296]	@ (8004a0c <HAL_GPIO_Init+0x2f4>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d00d      	beq.n	8004904 <HAL_GPIO_Init+0x1ec>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a49      	ldr	r2, [pc, #292]	@ (8004a10 <HAL_GPIO_Init+0x2f8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d007      	beq.n	8004900 <HAL_GPIO_Init+0x1e8>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	4a48      	ldr	r2, [pc, #288]	@ (8004a14 <HAL_GPIO_Init+0x2fc>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d101      	bne.n	80048fc <HAL_GPIO_Init+0x1e4>
 80048f8:	2305      	movs	r3, #5
 80048fa:	e00a      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 80048fc:	2306      	movs	r3, #6
 80048fe:	e008      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 8004900:	2304      	movs	r3, #4
 8004902:	e006      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 8004904:	2303      	movs	r3, #3
 8004906:	e004      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 8004908:	2302      	movs	r3, #2
 800490a:	e002      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <HAL_GPIO_Init+0x1fa>
 8004910:	2300      	movs	r3, #0
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	f002 0203 	and.w	r2, r2, #3
 8004918:	0092      	lsls	r2, r2, #2
 800491a:	4093      	lsls	r3, r2
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004922:	4937      	ldr	r1, [pc, #220]	@ (8004a00 <HAL_GPIO_Init+0x2e8>)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	089b      	lsrs	r3, r3, #2
 8004928:	3302      	adds	r3, #2
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004930:	4b39      	ldr	r3, [pc, #228]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	43db      	mvns	r3, r3
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4013      	ands	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004954:	4a30      	ldr	r2, [pc, #192]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800495a:	4b2f      	ldr	r3, [pc, #188]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	43db      	mvns	r3, r3
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4013      	ands	r3, r2
 8004968:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	4313      	orrs	r3, r2
 800497c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800497e:	4a26      	ldr	r2, [pc, #152]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004984:	4b24      	ldr	r3, [pc, #144]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	43db      	mvns	r3, r3
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4013      	ands	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d003      	beq.n	80049a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80049a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80049ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	43db      	mvns	r3, r3
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4013      	ands	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80049d2:	4a11      	ldr	r2, [pc, #68]	@ (8004a18 <HAL_GPIO_Init+0x300>)
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	3301      	adds	r3, #1
 80049dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	fa22 f303 	lsr.w	r3, r2, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	f47f ae9d 	bne.w	8004728 <HAL_GPIO_Init+0x10>
  }
}
 80049ee:	bf00      	nop
 80049f0:	bf00      	nop
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40010000 	.word	0x40010000
 8004a04:	48000400 	.word	0x48000400
 8004a08:	48000800 	.word	0x48000800
 8004a0c:	48000c00 	.word	0x48000c00
 8004a10:	48001000 	.word	0x48001000
 8004a14:	48001400 	.word	0x48001400
 8004a18:	40010400 	.word	0x40010400

08004a1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	887b      	ldrh	r3, [r7, #2]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d002      	beq.n	8004a3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a34:	2301      	movs	r3, #1
 8004a36:	73fb      	strb	r3, [r7, #15]
 8004a38:	e001      	b.n	8004a3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	460b      	mov	r3, r1
 8004a56:	807b      	strh	r3, [r7, #2]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a5c:	787b      	ldrb	r3, [r7, #1]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a62:	887a      	ldrh	r2, [r7, #2]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a68:	e002      	b.n	8004a70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a6a:	887a      	ldrh	r2, [r7, #2]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	460b      	mov	r3, r1
 8004a86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a8e:	887a      	ldrh	r2, [r7, #2]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	4013      	ands	r3, r2
 8004a94:	041a      	lsls	r2, r3, #16
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	43d9      	mvns	r1, r3
 8004a9a:	887b      	ldrh	r3, [r7, #2]
 8004a9c:	400b      	ands	r3, r1
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	619a      	str	r2, [r3, #24]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004aba:	4b08      	ldr	r3, [pc, #32]	@ (8004adc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004abc:	695a      	ldr	r2, [r3, #20]
 8004abe:	88fb      	ldrh	r3, [r7, #6]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d006      	beq.n	8004ad4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ac6:	4a05      	ldr	r2, [pc, #20]	@ (8004adc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ac8:	88fb      	ldrh	r3, [r7, #6]
 8004aca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004acc:	88fb      	ldrh	r3, [r7, #6]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 f806 	bl	8004ae0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004ad4:	bf00      	nop
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	40010400 	.word	0x40010400

08004ae0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e0be      	b.n	8004c88 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d02e      	beq.n	8004bb4 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a4d      	ldr	r2, [pc, #308]	@ (8004c90 <HAL_HRTIM_Init+0x198>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d10b      	bne.n	8004b78 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004b60:	4b4c      	ldr	r3, [pc, #304]	@ (8004c94 <HAL_HRTIM_Init+0x19c>)
 8004b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b64:	4a4b      	ldr	r2, [pc, #300]	@ (8004c94 <HAL_HRTIM_Init+0x19c>)
 8004b66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b6c:	4b49      	ldr	r3, [pc, #292]	@ (8004c94 <HAL_HRTIM_Init+0x19c>)
 8004b6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004b86:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004b9c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7fc ff95 	bl	8001ae4 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d012      	beq.n	8004bec <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bd4:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	75fb      	strb	r3, [r7, #23]
 8004c00:	e03e      	b.n	8004c80 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004c02:	7dfa      	ldrb	r2, [r7, #23]
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	4613      	mov	r3, r2
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	1a9b      	subs	r3, r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	440b      	add	r3, r1
 8004c10:	3318      	adds	r3, #24
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004c16:	7dfa      	ldrb	r2, [r7, #23]
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	00db      	lsls	r3, r3, #3
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	440b      	add	r3, r1
 8004c24:	331c      	adds	r3, #28
 8004c26:	2200      	movs	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004c2a:	7dfa      	ldrb	r2, [r7, #23]
 8004c2c:	6879      	ldr	r1, [r7, #4]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	00db      	lsls	r3, r3, #3
 8004c32:	1a9b      	subs	r3, r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	440b      	add	r3, r1
 8004c38:	3320      	adds	r3, #32
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8004c3e:	7dfa      	ldrb	r2, [r7, #23]
 8004c40:	6879      	ldr	r1, [r7, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	1a9b      	subs	r3, r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	3324      	adds	r3, #36	@ 0x24
 8004c4e:	2200      	movs	r2, #0
 8004c50:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004c52:	7dfa      	ldrb	r2, [r7, #23]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4613      	mov	r3, r2
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	3328      	adds	r3, #40	@ 0x28
 8004c62:	2200      	movs	r2, #0
 8004c64:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004c66:	7dfa      	ldrb	r2, [r7, #23]
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	1a9b      	subs	r3, r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	3330      	adds	r3, #48	@ 0x30
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004c7a:	7dfb      	ldrb	r3, [r7, #23]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004c80:	7dfb      	ldrb	r3, [r7, #23]
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	d9bd      	bls.n	8004c02 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3718      	adds	r7, #24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40016800 	.word	0x40016800
 8004c94:	40021000 	.word	0x40021000

08004c98 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e045      	b.n	8004d3c <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d114      	bne.n	8004cf2 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 0202 	bic.w	r2, r2, #2
 8004cd8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0201 	orr.w	r2, r2, #1
 8004cec:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004cf0:	e01f      	b.n	8004d32 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0202 	orr.w	r2, r2, #2
 8004d02:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004d0e:	f023 010c 	bic.w	r1, r3, #12
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0201 	orr.w	r2, r2, #1
 8004d2e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004d52:	f7fd f9bd 	bl	80020d0 <HAL_GetTick>
 8004d56:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004d58:	e014      	b.n	8004d84 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d60:	d010      	beq.n	8004d84 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d62:	f7fd f9b5 	bl	80020d0 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d302      	bcc.n	8004d78 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d105      	bne.n	8004d84 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2207      	movs	r2, #7
 8004d7c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e011      	b.n	8004da8 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004d8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d94:	d1e1      	bne.n	8004d5a <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d101      	bne.n	8004dcc <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e015      	b.n	8004df8 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2b06      	cmp	r3, #6
 8004dd8:	d104      	bne.n	8004de4 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 fa19 	bl	8005214 <HRTIM_MasterBase_Config>
 8004de2:	e004      	b.n	8004dee <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	68b9      	ldr	r1, [r7, #8]
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fa42 	bl	8005272 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d101      	bne.n	8004e1c <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004e18:	2302      	movs	r3, #2
 8004e1a:	e07a      	b.n	8004f12 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e073      	b.n	8004f12 <HAL_HRTIM_WaveformTimerConfig+0x112>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2202      	movs	r2, #2
 8004e36:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2b06      	cmp	r3, #6
 8004e3e:	d104      	bne.n	8004e4a <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	68f8      	ldr	r0, [r7, #12]
 8004e44:	f000 fa55 	bl	80052f2 <HRTIM_MasterWaveform_Config>
 8004e48:	e004      	b.n	8004e54 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	68b9      	ldr	r1, [r7, #8]
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 faec 	bl	800542c <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6819      	ldr	r1, [r3, #0]
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	68ba      	ldr	r2, [r7, #8]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	1a9b      	subs	r3, r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4403      	add	r3, r0
 8004e66:	3320      	adds	r3, #32
 8004e68:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6859      	ldr	r1, [r3, #4]
 8004e6e:	68f8      	ldr	r0, [r7, #12]
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	4613      	mov	r3, r2
 8004e74:	00db      	lsls	r3, r3, #3
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4403      	add	r3, r0
 8004e7c:	3324      	adds	r3, #36	@ 0x24
 8004e7e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6899      	ldr	r1, [r3, #8]
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4403      	add	r3, r0
 8004e92:	3328      	adds	r3, #40	@ 0x28
 8004e94:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68d9      	ldr	r1, [r3, #12]
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4403      	add	r3, r0
 8004ea8:	332c      	adds	r3, #44	@ 0x2c
 8004eaa:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6919      	ldr	r1, [r3, #16]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	1a9b      	subs	r3, r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4403      	add	r3, r0
 8004ebe:	3330      	adds	r3, #48	@ 0x30
 8004ec0:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004ec2:	68b9      	ldr	r1, [r7, #8]
 8004ec4:	68f8      	ldr	r0, [r7, #12]
 8004ec6:	f000 fd7f 	bl	80059c8 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	2b06      	cmp	r3, #6
 8004ece:	d017      	beq.n	8004f00 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d113      	bne.n	8004f00 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	3301      	adds	r3, #1
 8004ee0:	01db      	lsls	r3, r3, #7
 8004ee2:	4413      	add	r3, r2
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eee:	025b      	lsls	r3, r3, #9
 8004ef0:	68f9      	ldr	r1, [r7, #12]
 8004ef2:	6809      	ldr	r1, [r1, #0]
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	01db      	lsls	r3, r3, #7
 8004efc:	440b      	add	r3, r1
 8004efe:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b084      	sub	sp, #16
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d101      	bne.n	8004f36 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8004f32:	2302      	movs	r3, #2
 8004f34:	e020      	b.n	8004f78 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e019      	b.n	8004f78 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	68b9      	ldr	r1, [r7, #8]
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 fbed 	bl	8005738 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004f5e:	68b9      	ldr	r1, [r7, #8]
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 fd31 	bl	80059c8 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d101      	bne.n	8004f9e <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004f9a:	2302      	movs	r3, #2
 8004f9c:	e01d      	b.n	8004fda <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d101      	bne.n	8004fac <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	e016      	b.n	8004fda <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 fc18 	bl	80057f8 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b082      	sub	sp, #8
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	2bff      	cmp	r3, #255	@ 0xff
 8004ff0:	d103      	bne.n	8004ffa <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 fd56 	bl	8005aa4 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004ff8:	e00a      	b.n	8005010 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b06      	cmp	r3, #6
 8004ffe:	d103      	bne.n	8005008 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f000 fddf 	bl	8005bc4 <HRTIM_Master_ISR>
}
 8005006:	e003      	b.n	8005010 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8005008:	6839      	ldr	r1, [r7, #0]
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fe9f 	bl	8005d4e <HRTIM_Timer_ISR>
}
 8005010:	bf00      	nop
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8005084:	bf00      	nop
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr

0800517a <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 800519a:	bf00      	nop
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b083      	sub	sp, #12
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
 80051ae:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
 80051da:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f023 0307 	bic.w	r3, r3, #7
 800522c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	4313      	orrs	r3, r2
 8005236:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0318 	bic.w	r3, r3, #24
 800523e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	4313      	orrs	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	6812      	ldr	r2, [r2, #0]
 800525a:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	6852      	ldr	r2, [r2, #4]
 8005264:	619a      	str	r2, [r3, #24]
}
 8005266:	bf00      	nop
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005272:	b480      	push	{r7}
 8005274:	b087      	sub	sp, #28
 8005276:	af00      	add	r7, sp, #0
 8005278:	60f8      	str	r0, [r7, #12]
 800527a:	60b9      	str	r1, [r7, #8]
 800527c:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	3301      	adds	r3, #1
 8005286:	01db      	lsls	r3, r3, #7
 8005288:	4413      	add	r3, r2
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	f023 0307 	bic.w	r3, r3, #7
 8005294:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	4313      	orrs	r3, r2
 800529e:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f023 0318 	bic.w	r3, r3, #24
 80052a6:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	3301      	adds	r3, #1
 80052ba:	01db      	lsls	r3, r3, #7
 80052bc:	4413      	add	r3, r2
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6819      	ldr	r1, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	01db      	lsls	r3, r3, #7
 80052ce:	440b      	add	r3, r1
 80052d0:	3394      	adds	r3, #148	@ 0x94
 80052d2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6819      	ldr	r1, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	01db      	lsls	r3, r3, #7
 80052e0:	440b      	add	r3, r1
 80052e2:	3398      	adds	r3, #152	@ 0x98
 80052e4:	601a      	str	r2, [r3, #0]
}
 80052e6:	bf00      	nop
 80052e8:	371c      	adds	r7, #28
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr

080052f2 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b085      	sub	sp, #20
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
 80052fa:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800530c:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f023 0320 	bic.w	r3, r3, #32
 8005314:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005326:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	2b20      	cmp	r3, #32
 800532e:	d003      	beq.n	8005338 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	2b02      	cmp	r3, #2
 8005336:	d108      	bne.n	800534a <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800533e:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f043 0320 	orr.w	r3, r3, #32
 8005346:	60fb      	str	r3, [r7, #12]
 8005348:	e021      	b.n	800538e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	2b03      	cmp	r3, #3
 8005350:	d108      	bne.n	8005364 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005358:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	e014      	b.n	800538e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	2b04      	cmp	r3, #4
 800536a:	d108      	bne.n	800537e <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005372:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	e007      	b.n	800538e <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f023 0320 	bic.w	r3, r3, #32
 8005384:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800538c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005394:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	4313      	orrs	r3, r2
 800539e:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053a6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80053b8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80053ca:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80053dc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80053f0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053f6:	68fa      	ldr	r2, [r7, #12]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005402:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	4313      	orrs	r3, r2
 800540c:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005420:	bf00      	nop
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800542c:	b480      	push	{r7}
 800542e:	b08b      	sub	sp, #44	@ 0x2c
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	3301      	adds	r3, #1
 8005440:	01db      	lsls	r3, r3, #7
 8005442:	4413      	add	r3, r2
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	6811      	ldr	r1, [r2, #0]
 800544a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	3301      	adds	r3, #1
 8005452:	01db      	lsls	r3, r3, #7
 8005454:	440b      	add	r3, r1
 8005456:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	3301      	adds	r3, #1
 8005460:	01db      	lsls	r3, r3, #7
 8005462:	4413      	add	r3, r2
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	01db      	lsls	r3, r3, #7
 8005470:	4413      	add	r3, r2
 8005472:	33e8      	adds	r3, #232	@ 0xe8
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	01db      	lsls	r3, r3, #7
 8005480:	4413      	add	r3, r2
 8005482:	33e4      	adds	r3, #228	@ 0xe4
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005490:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005494:	f023 0320 	bic.w	r3, r3, #32
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a0:	4313      	orrs	r3, r2
 80054a2:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d003      	beq.n	80054b4 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d108      	bne.n	80054c6 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80054ba:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	f043 0320 	orr.w	r3, r3, #32
 80054c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c4:	e021      	b.n	800550a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d108      	bne.n	80054e0 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80054ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054d4:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80054d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054de:	e014      	b.n	800550a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	2b04      	cmp	r3, #4
 80054e6:	d108      	bne.n	80054fa <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 80054e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054ee:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80054f8:	e007      	b.n	800550a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	f023 0320 	bic.w	r3, r3, #32
 8005500:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800550a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005510:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	69db      	ldr	r3, [r3, #28]
 8005516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005518:	4313      	orrs	r3, r2
 800551a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 800551c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005522:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6a1b      	ldr	r3, [r3, #32]
 8005528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800552a:	4313      	orrs	r3, r2
 800552c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 800552e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005530:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005534:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800553c:	4313      	orrs	r3, r2
 800553e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005542:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8005546:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800554e:	4313      	orrs	r3, r2
 8005550:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005560:	4313      	orrs	r3, r2
 8005562:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005566:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005574:	d103      	bne.n	800557e <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800557c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800557e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005580:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005584:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800558c:	4313      	orrs	r3, r2
 800558e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800559c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559e:	4313      	orrs	r3, r2
 80055a0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80055a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ac:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055b4:	4313      	orrs	r3, r2
 80055b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055be:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055d4:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	4313      	orrs	r3, r2
 80055de:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055e6:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ec:	6a3a      	ldr	r2, [r7, #32]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055f6:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80055fa:	d004      	beq.n	8005606 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005604:	d103      	bne.n	800560e <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560a:	2b40      	cmp	r3, #64	@ 0x40
 800560c:	d108      	bne.n	8005620 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005614:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800561a:	6a3a      	ldr	r2, [r7, #32]
 800561c:	4313      	orrs	r3, r2
 800561e:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005626:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562c:	6a3a      	ldr	r2, [r7, #32]
 800562e:	4313      	orrs	r3, r2
 8005630:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005636:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2b05      	cmp	r3, #5
 800563c:	d850      	bhi.n	80056e0 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 800563e:	a201      	add	r2, pc, #4	@ (adr r2, 8005644 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005644:	0800565d 	.word	0x0800565d
 8005648:	08005673 	.word	0x08005673
 800564c:	08005689 	.word	0x08005689
 8005650:	0800569f 	.word	0x0800569f
 8005654:	080056b5 	.word	0x080056b5
 8005658:	080056cb 	.word	0x080056cb
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005662:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	4313      	orrs	r3, r2
 800566e:	61fb      	str	r3, [r7, #28]
      break;
 8005670:	e037      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005678:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	4313      	orrs	r3, r2
 8005684:	61fb      	str	r3, [r7, #28]
      break;
 8005686:	e02c      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800568e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	69fa      	ldr	r2, [r7, #28]
 8005698:	4313      	orrs	r3, r2
 800569a:	61fb      	str	r3, [r7, #28]
      break;
 800569c:	e021      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80056a4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056aa:	011b      	lsls	r3, r3, #4
 80056ac:	69fa      	ldr	r2, [r7, #28]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	61fb      	str	r3, [r7, #28]
      break;
 80056b2:	e016      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80056ba:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c0:	015b      	lsls	r3, r3, #5
 80056c2:	69fa      	ldr	r2, [r7, #28]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	61fb      	str	r3, [r7, #28]
      break;
 80056c8:	e00b      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80056d0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d6:	019b      	lsls	r3, r3, #6
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	4313      	orrs	r3, r2
 80056dc:	61fb      	str	r3, [r7, #28]
      break;
 80056de:	e000      	b.n	80056e2 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 80056e0:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	3301      	adds	r3, #1
 80056ea:	01db      	lsls	r3, r3, #7
 80056ec:	4413      	add	r3, r2
 80056ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056f0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	01db      	lsls	r3, r3, #7
 80056fa:	4413      	add	r3, r2
 80056fc:	33e8      	adds	r3, #232	@ 0xe8
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	01db      	lsls	r3, r3, #7
 800570a:	4413      	add	r3, r2
 800570c:	33e4      	adds	r3, #228	@ 0xe4
 800570e:	6a3a      	ldr	r2, [r7, #32]
 8005710:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	01db      	lsls	r3, r3, #7
 800571a:	4413      	add	r3, r2
 800571c:	33d4      	adds	r3, #212	@ 0xd4
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	69fa      	ldr	r2, [r7, #28]
 8005728:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 800572c:	bf00      	nop
 800572e:	372c      	adds	r7, #44	@ 0x2c
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	01db      	lsls	r3, r3, #7
 800574c:	4413      	add	r3, r2
 800574e:	33ec      	adds	r3, #236	@ 0xec
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f023 0310 	bic.w	r3, r3, #16
 800575a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800576e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005780:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	4313      	orrs	r3, r2
 800578a:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005792:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	4313      	orrs	r3, r2
 800579c:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d11a      	bne.n	80057dc <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f023 0304 	bic.w	r3, r3, #4
 80057ac:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f023 0302 	bic.w	r3, r3, #2
 80057be:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f023 0301 	bic.w	r3, r3, #1
 80057d0:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	4313      	orrs	r3, r2
 80057da:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	01db      	lsls	r3, r3, #7
 80057e4:	4413      	add	r3, r2
 80057e6:	33ec      	adds	r3, #236	@ 0xec
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	601a      	str	r2, [r3, #0]

}
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b089      	sub	sp, #36	@ 0x24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005806:	2300      	movs	r3, #0
 8005808:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	01db      	lsls	r3, r3, #7
 8005812:	4413      	add	r3, r2
 8005814:	33e4      	adds	r3, #228	@ 0xe4
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	01db      	lsls	r3, r3, #7
 8005822:	4413      	add	r3, r2
 8005824:	33b8      	adds	r3, #184	@ 0xb8
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	617b      	str	r3, [r7, #20]

  switch (Output)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005830:	d05d      	beq.n	80058ee <HRTIM_OutputConfig+0xf6>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005838:	d86e      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005840:	d042      	beq.n	80058c8 <HRTIM_OutputConfig+0xd0>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005848:	d866      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005850:	d04d      	beq.n	80058ee <HRTIM_OutputConfig+0xf6>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005858:	d85e      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005860:	d032      	beq.n	80058c8 <HRTIM_OutputConfig+0xd0>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005868:	d856      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b80      	cmp	r3, #128	@ 0x80
 800586e:	d03e      	beq.n	80058ee <HRTIM_OutputConfig+0xf6>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b80      	cmp	r3, #128	@ 0x80
 8005874:	d850      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b40      	cmp	r3, #64	@ 0x40
 800587a:	d025      	beq.n	80058c8 <HRTIM_OutputConfig+0xd0>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b40      	cmp	r3, #64	@ 0x40
 8005880:	d84a      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d01f      	beq.n	80058c8 <HRTIM_OutputConfig+0xd0>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d044      	beq.n	8005918 <HRTIM_OutputConfig+0x120>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2b20      	cmp	r3, #32
 8005892:	d841      	bhi.n	8005918 <HRTIM_OutputConfig+0x120>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b02      	cmp	r3, #2
 8005898:	d33e      	bcc.n	8005918 <HRTIM_OutputConfig+0x120>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	3b02      	subs	r3, #2
 800589e:	2201      	movs	r2, #1
 80058a0:	409a      	lsls	r2, r3
 80058a2:	4b48      	ldr	r3, [pc, #288]	@ (80059c4 <HRTIM_OutputConfig+0x1cc>)
 80058a4:	4013      	ands	r3, r2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	bf14      	ite	ne
 80058aa:	2301      	movne	r3, #1
 80058ac:	2300      	moveq	r3, #0
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d11c      	bne.n	80058ee <HRTIM_OutputConfig+0xf6>
 80058b4:	f244 0304 	movw	r3, #16388	@ 0x4004
 80058b8:	4013      	ands	r3, r2
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	bf14      	ite	ne
 80058be:	2301      	movne	r3, #1
 80058c0:	2300      	moveq	r3, #0
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d027      	beq.n	8005918 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6819      	ldr	r1, [r3, #0]
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685a      	ldr	r2, [r3, #4]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	01db      	lsls	r3, r3, #7
 80058d4:	440b      	add	r3, r1
 80058d6:	33bc      	adds	r3, #188	@ 0xbc
 80058d8:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6819      	ldr	r1, [r3, #0]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689a      	ldr	r2, [r3, #8]
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	01db      	lsls	r3, r3, #7
 80058e6:	440b      	add	r3, r1
 80058e8:	33c0      	adds	r3, #192	@ 0xc0
 80058ea:	601a      	str	r2, [r3, #0]
      break;
 80058ec:	e015      	b.n	800591a <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6819      	ldr	r1, [r3, #0]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	01db      	lsls	r3, r3, #7
 80058fa:	440b      	add	r3, r1
 80058fc:	33c4      	adds	r3, #196	@ 0xc4
 80058fe:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6819      	ldr	r1, [r3, #0]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	01db      	lsls	r3, r3, #7
 800590c:	440b      	add	r3, r1
 800590e:	33c8      	adds	r3, #200	@ 0xc8
 8005910:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005912:	2310      	movs	r3, #16
 8005914:	61bb      	str	r3, [r7, #24]
      break;
 8005916:	e000      	b.n	800591a <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005918:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800591a:	22fe      	movs	r2, #254	@ 0xfe
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005922:	43db      	mvns	r3, r3
 8005924:	69fa      	ldr	r2, [r7, #28]
 8005926:	4013      	ands	r3, r2
 8005928:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	fa02 f303 	lsl.w	r3, r2, r3
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	4313      	orrs	r3, r2
 8005938:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	69fa      	ldr	r2, [r7, #28]
 8005946:	4313      	orrs	r3, r2
 8005948:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	fa02 f303 	lsl.w	r3, r2, r3
 8005954:	69fa      	ldr	r2, [r7, #28]
 8005956:	4313      	orrs	r3, r2
 8005958:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	695a      	ldr	r2, [r3, #20]
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	fa02 f303 	lsl.w	r3, r2, r3
 8005964:	69fa      	ldr	r2, [r7, #28]
 8005966:	4313      	orrs	r3, r2
 8005968:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	699a      	ldr	r2, [r3, #24]
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	69fa      	ldr	r2, [r7, #28]
 8005976:	4313      	orrs	r3, r2
 8005978:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b08      	cmp	r3, #8
 8005980:	d111      	bne.n	80059a6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10c      	bne.n	80059a6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005992:	2b00      	cmp	r3, #0
 8005994:	d107      	bne.n	80059a6 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	69da      	ldr	r2, [r3, #28]
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	fa02 f303 	lsl.w	r3, r2, r3
 80059a0:	69fa      	ldr	r2, [r7, #28]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	01db      	lsls	r3, r3, #7
 80059ae:	4413      	add	r3, r2
 80059b0:	33e4      	adds	r3, #228	@ 0xe4
 80059b2:	69fa      	ldr	r2, [r7, #28]
 80059b4:	601a      	str	r2, [r3, #0]
}
 80059b6:	bf00      	nop
 80059b8:	3724      	adds	r7, #36	@ 0x24
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	40000041 	.word	0x40000041

080059c8 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	2b06      	cmp	r3, #6
 80059d6:	d85e      	bhi.n	8005a96 <HRTIM_ForceRegistersUpdate+0xce>
 80059d8:	a201      	add	r2, pc, #4	@ (adr r2, 80059e0 <HRTIM_ForceRegistersUpdate+0x18>)
 80059da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059de:	bf00      	nop
 80059e0:	08005a13 	.word	0x08005a13
 80059e4:	08005a29 	.word	0x08005a29
 80059e8:	08005a3f 	.word	0x08005a3f
 80059ec:	08005a55 	.word	0x08005a55
 80059f0:	08005a6b 	.word	0x08005a6b
 80059f4:	08005a81 	.word	0x08005a81
 80059f8:	080059fd 	.word	0x080059fd
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f042 0201 	orr.w	r2, r2, #1
 8005a0c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a10:	e042      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0202 	orr.w	r2, r2, #2
 8005a22:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a26:	e037      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 0204 	orr.w	r2, r2, #4
 8005a38:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a3c:	e02c      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0208 	orr.w	r2, r2, #8
 8005a4e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a52:	e021      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f042 0210 	orr.w	r2, r2, #16
 8005a64:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a68:	e016      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0220 	orr.w	r2, r2, #32
 8005a7a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a7e:	e00b      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a90:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005a94:	e000      	b.n	8005a98 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 8005a96:	bf00      	nop
  }
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005ab4:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005abe:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7ff fa9a 	bl	8005018 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00c      	beq.n	8005b08 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d007      	beq.n	8005b08 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2202      	movs	r2, #2
 8005afe:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7ff fa92 	bl	800502c <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00c      	beq.n	8005b2c <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	f003 0304 	and.w	r3, r3, #4
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d007      	beq.n	8005b2c <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2204      	movs	r2, #4
 8005b22:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7ff fa8a 	bl	8005040 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0308 	and.w	r3, r3, #8
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00c      	beq.n	8005b50 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f003 0308 	and.w	r3, r3, #8
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d007      	beq.n	8005b50 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2208      	movs	r2, #8
 8005b46:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f7ff fa82 	bl	8005054 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00c      	beq.n	8005b74 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	f003 0310 	and.w	r3, r3, #16
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d007      	beq.n	8005b74 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2210      	movs	r2, #16
 8005b6a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fa7a 	bl	8005068 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00c      	beq.n	8005b98 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d007      	beq.n	8005b98 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2240      	movs	r2, #64	@ 0x40
 8005b8e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff fa72 	bl	800507c <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00c      	beq.n	8005bbc <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f003 0320 	and.w	r3, r3, #32
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d007      	beq.n	8005bbc <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7ff fa6a 	bl	8005090 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bbc:	bf00      	nop
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005bd4:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005bde:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d015      	beq.n	8005c26 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d010      	beq.n	8005c26 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005c0c:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7ff fa3f 	bl	80050a4 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00d      	beq.n	8005c4c <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d008      	beq.n	8005c4c <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c42:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7ff fa36 	bl	80050b8 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00c      	beq.n	8005c70 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d007      	beq.n	8005c70 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2201      	movs	r2, #1
 8005c66:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c68:	2106      	movs	r1, #6
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff fa4e 	bl	800510c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00c      	beq.n	8005c94 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2202      	movs	r2, #2
 8005c8a:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005c8c:	2106      	movs	r1, #6
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7ff fa47 	bl	8005122 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f003 0304 	and.w	r3, r3, #4
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00c      	beq.n	8005cb8 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d007      	beq.n	8005cb8 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2204      	movs	r2, #4
 8005cae:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005cb0:	2106      	movs	r1, #6
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f7ff fa40 	bl	8005138 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f003 0308 	and.w	r3, r3, #8
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00c      	beq.n	8005cdc <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	f003 0308 	and.w	r3, r3, #8
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2208      	movs	r2, #8
 8005cd2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005cd4:	2106      	movs	r1, #6
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff fa39 	bl	800514e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f003 0310 	and.w	r3, r3, #16
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00c      	beq.n	8005d00 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f003 0310 	and.w	r3, r3, #16
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d007      	beq.n	8005d00 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2210      	movs	r2, #16
 8005cf6:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005cf8:	2106      	movs	r1, #6
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7ff f9fb 	bl	80050f6 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f003 0320 	and.w	r3, r3, #32
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d00b      	beq.n	8005d22 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	f003 0320 	and.w	r3, r3, #32
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d006      	beq.n	8005d22 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7ff f9d5 	bl	80050cc <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d00c      	beq.n	8005d46 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d007      	beq.n	8005d46 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2240      	movs	r2, #64	@ 0x40
 8005d3c:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005d3e:	2106      	movs	r1, #6
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f7ff f9cd 	bl	80050e0 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d46:	bf00      	nop
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}

08005d4e <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b084      	sub	sp, #16
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
 8005d56:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	3301      	adds	r3, #1
 8005d60:	01db      	lsls	r3, r3, #7
 8005d62:	4413      	add	r3, r2
 8005d64:	3304      	adds	r3, #4
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	01db      	lsls	r3, r3, #7
 8005d72:	4413      	add	r3, r2
 8005d74:	338c      	adds	r3, #140	@ 0x8c
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f003 0301 	and.w	r3, r3, #1
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d010      	beq.n	8005da6 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00b      	beq.n	8005da6 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	01db      	lsls	r3, r3, #7
 8005d96:	4413      	add	r3, r2
 8005d98:	3388      	adds	r3, #136	@ 0x88
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005d9e:	6839      	ldr	r1, [r7, #0]
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f7ff f9b3 	bl	800510c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f003 0302 	and.w	r3, r3, #2
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d010      	beq.n	8005dd2 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	01db      	lsls	r3, r3, #7
 8005dc2:	4413      	add	r3, r2
 8005dc4:	3388      	adds	r3, #136	@ 0x88
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005dca:	6839      	ldr	r1, [r7, #0]
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff f9a8 	bl	8005122 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d010      	beq.n	8005dfe <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00b      	beq.n	8005dfe <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	01db      	lsls	r3, r3, #7
 8005dee:	4413      	add	r3, r2
 8005df0:	3388      	adds	r3, #136	@ 0x88
 8005df2:	2204      	movs	r2, #4
 8005df4:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005df6:	6839      	ldr	r1, [r7, #0]
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f7ff f99d 	bl	8005138 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f003 0308 	and.w	r3, r3, #8
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d010      	beq.n	8005e2a <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 0308 	and.w	r3, r3, #8
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00b      	beq.n	8005e2a <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	01db      	lsls	r3, r3, #7
 8005e1a:	4413      	add	r3, r2
 8005e1c:	3388      	adds	r3, #136	@ 0x88
 8005e1e:	2208      	movs	r2, #8
 8005e20:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005e22:	6839      	ldr	r1, [r7, #0]
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff f992 	bl	800514e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f003 0310 	and.w	r3, r3, #16
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d010      	beq.n	8005e56 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f003 0310 	and.w	r3, r3, #16
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00b      	beq.n	8005e56 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	01db      	lsls	r3, r3, #7
 8005e46:	4413      	add	r3, r2
 8005e48:	3388      	adds	r3, #136	@ 0x88
 8005e4a:	2210      	movs	r2, #16
 8005e4c:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8005e4e:	6839      	ldr	r1, [r7, #0]
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff f950 	bl	80050f6 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d010      	beq.n	8005e82 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00b      	beq.n	8005e82 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	01db      	lsls	r3, r3, #7
 8005e72:	4413      	add	r3, r2
 8005e74:	3388      	adds	r3, #136	@ 0x88
 8005e76:	2240      	movs	r2, #64	@ 0x40
 8005e78:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005e7a:	6839      	ldr	r1, [r7, #0]
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f7ff f92f 	bl	80050e0 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d010      	beq.n	8005eae <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00b      	beq.n	8005eae <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	01db      	lsls	r3, r3, #7
 8005e9e:	4413      	add	r3, r2
 8005ea0:	3388      	adds	r3, #136	@ 0x88
 8005ea2:	2280      	movs	r2, #128	@ 0x80
 8005ea4:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005ea6:	6839      	ldr	r1, [r7, #0]
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f7ff f95b 	bl	8005164 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d011      	beq.n	8005edc <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00c      	beq.n	8005edc <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	01db      	lsls	r3, r3, #7
 8005eca:	4413      	add	r3, r2
 8005ecc:	3388      	adds	r3, #136	@ 0x88
 8005ece:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ed2:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005ed4:	6839      	ldr	r1, [r7, #0]
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7ff f94f 	bl	800517a <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d011      	beq.n	8005f0a <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d00c      	beq.n	8005f0a <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	01db      	lsls	r3, r3, #7
 8005ef8:	4413      	add	r3, r2
 8005efa:	3388      	adds	r3, #136	@ 0x88
 8005efc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f00:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005f02:	6839      	ldr	r1, [r7, #0]
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7ff f959 	bl	80051bc <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d011      	beq.n	8005f38 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00c      	beq.n	8005f38 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	01db      	lsls	r3, r3, #7
 8005f26:	4413      	add	r3, r2
 8005f28:	3388      	adds	r3, #136	@ 0x88
 8005f2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f2e:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005f30:	6839      	ldr	r1, [r7, #0]
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7ff f94d 	bl	80051d2 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d011      	beq.n	8005f66 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00c      	beq.n	8005f66 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	01db      	lsls	r3, r3, #7
 8005f54:	4413      	add	r3, r2
 8005f56:	3388      	adds	r3, #136	@ 0x88
 8005f58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f5c:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005f5e:	6839      	ldr	r1, [r7, #0]
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff f941 	bl	80051e8 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d011      	beq.n	8005f94 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00c      	beq.n	8005f94 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	01db      	lsls	r3, r3, #7
 8005f82:	4413      	add	r3, r2
 8005f84:	3388      	adds	r3, #136	@ 0x88
 8005f86:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005f8a:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005f8c:	6839      	ldr	r1, [r7, #0]
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7ff f935 	bl	80051fe <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d011      	beq.n	8005fc2 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00c      	beq.n	8005fc2 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	01db      	lsls	r3, r3, #7
 8005fb0:	4413      	add	r3, r2
 8005fb2:	3388      	adds	r3, #136	@ 0x88
 8005fb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005fb8:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff f8f2 	bl	80051a6 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d011      	beq.n	8005ff0 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00c      	beq.n	8005ff0 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	01db      	lsls	r3, r3, #7
 8005fde:	4413      	add	r3, r2
 8005fe0:	3388      	adds	r3, #136	@ 0x88
 8005fe2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005fe6:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005fe8:	6839      	ldr	r1, [r7, #0]
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f7ff f8d0 	bl	8005190 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ff0:	bf00      	nop
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e0c0      	b.n	800618c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d106      	bne.n	8006024 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7fb fece 	bl	8001dc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2203      	movs	r2, #3
 8006028:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	f005 f985 	bl	800b340 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006036:	2300      	movs	r3, #0
 8006038:	73fb      	strb	r3, [r7, #15]
 800603a:	e03e      	b.n	80060ba <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800603c:	7bfa      	ldrb	r2, [r7, #15]
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	440b      	add	r3, r1
 800604a:	3311      	adds	r3, #17
 800604c:	2201      	movs	r2, #1
 800604e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006050:	7bfa      	ldrb	r2, [r7, #15]
 8006052:	6879      	ldr	r1, [r7, #4]
 8006054:	4613      	mov	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	440b      	add	r3, r1
 800605e:	3310      	adds	r3, #16
 8006060:	7bfa      	ldrb	r2, [r7, #15]
 8006062:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006064:	7bfa      	ldrb	r2, [r7, #15]
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	4613      	mov	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	440b      	add	r3, r1
 8006072:	3313      	adds	r3, #19
 8006074:	2200      	movs	r2, #0
 8006076:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006078:	7bfa      	ldrb	r2, [r7, #15]
 800607a:	6879      	ldr	r1, [r7, #4]
 800607c:	4613      	mov	r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	440b      	add	r3, r1
 8006086:	3320      	adds	r3, #32
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800608c:	7bfa      	ldrb	r2, [r7, #15]
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	4613      	mov	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4413      	add	r3, r2
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	440b      	add	r3, r1
 800609a:	3324      	adds	r3, #36	@ 0x24
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	4613      	mov	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	4413      	add	r3, r2
 80060ac:	00db      	lsls	r3, r3, #3
 80060ae:	440b      	add	r3, r1
 80060b0:	2200      	movs	r2, #0
 80060b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
 80060b6:	3301      	adds	r3, #1
 80060b8:	73fb      	strb	r3, [r7, #15]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	791b      	ldrb	r3, [r3, #4]
 80060be:	7bfa      	ldrb	r2, [r7, #15]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d3bb      	bcc.n	800603c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060c4:	2300      	movs	r3, #0
 80060c6:	73fb      	strb	r3, [r7, #15]
 80060c8:	e044      	b.n	8006154 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80060ca:	7bfa      	ldrb	r2, [r7, #15]
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	440b      	add	r3, r1
 80060d8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80060dc:	2200      	movs	r2, #0
 80060de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80060e0:	7bfa      	ldrb	r2, [r7, #15]
 80060e2:	6879      	ldr	r1, [r7, #4]
 80060e4:	4613      	mov	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	00db      	lsls	r3, r3, #3
 80060ec:	440b      	add	r3, r1
 80060ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80060f2:	7bfa      	ldrb	r2, [r7, #15]
 80060f4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80060f6:	7bfa      	ldrb	r2, [r7, #15]
 80060f8:	6879      	ldr	r1, [r7, #4]
 80060fa:	4613      	mov	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	4413      	add	r3, r2
 8006100:	00db      	lsls	r3, r3, #3
 8006102:	440b      	add	r3, r1
 8006104:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006108:	2200      	movs	r2, #0
 800610a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800610c:	7bfa      	ldrb	r2, [r7, #15]
 800610e:	6879      	ldr	r1, [r7, #4]
 8006110:	4613      	mov	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4413      	add	r3, r2
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	440b      	add	r3, r1
 800611a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800611e:	2200      	movs	r2, #0
 8006120:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006122:	7bfa      	ldrb	r2, [r7, #15]
 8006124:	6879      	ldr	r1, [r7, #4]
 8006126:	4613      	mov	r3, r2
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	4413      	add	r3, r2
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	440b      	add	r3, r1
 8006130:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006138:	7bfa      	ldrb	r2, [r7, #15]
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	4613      	mov	r3, r2
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	4413      	add	r3, r2
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	440b      	add	r3, r1
 8006146:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800614a:	2200      	movs	r2, #0
 800614c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	3301      	adds	r3, #1
 8006152:	73fb      	strb	r3, [r7, #15]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	791b      	ldrb	r3, [r3, #4]
 8006158:	7bfa      	ldrb	r2, [r7, #15]
 800615a:	429a      	cmp	r2, r3
 800615c:	d3b5      	bcc.n	80060ca <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6818      	ldr	r0, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3304      	adds	r3, #4
 8006166:	e893 0006 	ldmia.w	r3, {r1, r2}
 800616a:	f005 f904 	bl	800b376 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	7a9b      	ldrb	r3, [r3, #10]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d102      	bne.n	800618a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f001 fa26 	bl	80075d6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4618      	mov	r0, r3
 80061a2:	f005 fec9 	bl	800bf38 <USB_ReadInterrupts>
 80061a6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f983 	bl	80064be <PCD_EP_ISR_Handler>

    return;
 80061b8:	e110      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d013      	beq.n	80061ec <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061d6:	b292      	uxth	r2, r2
 80061d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 f92c 	bl	800643a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80061e2:	2100      	movs	r1, #0
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f946 	bl	8006476 <HAL_PCD_SetAddress>

    return;
 80061ea:	e0f7      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00c      	beq.n	8006210 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061fe:	b29a      	uxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006208:	b292      	uxth	r2, r2
 800620a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800620e:	e0e5      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00c      	beq.n	8006234 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006222:	b29a      	uxth	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800622c:	b292      	uxth	r2, r2
 800622e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006232:	e0d3      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d034      	beq.n	80062a8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006246:	b29a      	uxth	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0204 	bic.w	r2, r2, #4
 8006250:	b292      	uxth	r2, r2
 8006252:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800625e:	b29a      	uxth	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0208 	bic.w	r2, r2, #8
 8006268:	b292      	uxth	r2, r2
 800626a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006274:	2b01      	cmp	r3, #1
 8006276:	d107      	bne.n	8006288 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006280:	2100      	movs	r1, #0
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f001 f9d1 	bl	800762a <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 f8ea 	bl	8006462 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006296:	b29a      	uxth	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80062a0:	b292      	uxth	r2, r2
 80062a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80062a6:	e099      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d027      	beq.n	8006302 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f042 0208 	orr.w	r2, r2, #8
 80062c4:	b292      	uxth	r2, r2
 80062c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80062d2:	b29a      	uxth	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062dc:	b292      	uxth	r2, r2
 80062de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0204 	orr.w	r2, r2, #4
 80062f4:	b292      	uxth	r2, r2
 80062f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f8a7 	bl	800644e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006300:	e06c      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006308:	2b00      	cmp	r3, #0
 800630a:	d040      	beq.n	800638e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006314:	b29a      	uxth	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800631e:	b292      	uxth	r2, r2
 8006320:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800632a:	2b00      	cmp	r3, #0
 800632c:	d12b      	bne.n	8006386 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006336:	b29a      	uxth	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f042 0204 	orr.w	r2, r2, #4
 8006340:	b292      	uxth	r2, r2
 8006342:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800634e:	b29a      	uxth	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f042 0208 	orr.w	r2, r2, #8
 8006358:	b292      	uxth	r2, r2
 800635a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800636e:	b29b      	uxth	r3, r3
 8006370:	089b      	lsrs	r3, r3, #2
 8006372:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800637c:	2101      	movs	r1, #1
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f001 f953 	bl	800762a <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006384:	e02a      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f861 	bl	800644e <HAL_PCD_SuspendCallback>
    return;
 800638c:	e026      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006394:	2b00      	cmp	r3, #0
 8006396:	d00f      	beq.n	80063b8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80063aa:	b292      	uxth	r2, r2
 80063ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f838 	bl	8006426 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80063b6:	e011      	b.n	80063dc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00c      	beq.n	80063dc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063d4:	b292      	uxth	r2, r2
 80063d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80063da:	bf00      	nop
  }
}
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b083      	sub	sp, #12
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
 80063ea:	460b      	mov	r3, r1
 80063ec:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 80063ee:	bf00      	nop
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b083      	sub	sp, #12
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
 8006402:	460b      	mov	r3, r1
 8006404:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8006412:	b480      	push	{r7}
 8006414:	b083      	sub	sp, #12
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 800641a:	bf00      	nop
 800641c:	370c      	adds	r7, #12
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006426:	b480      	push	{r7}
 8006428:	b083      	sub	sp, #12
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800643a:	b480      	push	{r7}
 800643c:	b083      	sub	sp, #12
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8006442:	bf00      	nop
 8006444:	370c      	adds	r7, #12
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800644e:	b480      	push	{r7}
 8006450:	b083      	sub	sp, #12
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8006456:	bf00      	nop
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006462:	b480      	push	{r7}
 8006464:	b083      	sub	sp, #12
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800646a:	bf00      	nop
 800646c:	370c      	adds	r7, #12
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr

08006476 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b082      	sub	sp, #8
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
 800647e:	460b      	mov	r3, r1
 8006480:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006488:	2b01      	cmp	r3, #1
 800648a:	d101      	bne.n	8006490 <HAL_PCD_SetAddress+0x1a>
 800648c:	2302      	movs	r3, #2
 800648e:	e012      	b.n	80064b6 <HAL_PCD_SetAddress+0x40>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	78fa      	ldrb	r2, [r7, #3]
 800649c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	78fa      	ldrb	r2, [r7, #3]
 80064a4:	4611      	mov	r1, r2
 80064a6:	4618      	mov	r0, r3
 80064a8:	f005 fd32 	bl	800bf10 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}

080064be <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80064be:	b580      	push	{r7, lr}
 80064c0:	b092      	sub	sp, #72	@ 0x48
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80064c6:	e333      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80064d0:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80064d2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80064de:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f040 8108 	bne.w	80066f8 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80064e8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80064ea:	f003 0310 	and.w	r3, r3, #16
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d14c      	bne.n	800658c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80064fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006502:	813b      	strh	r3, [r7, #8]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	893b      	ldrh	r3, [r7, #8]
 800650a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800650e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006512:	b29b      	uxth	r3, r3
 8006514:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3310      	adds	r3, #16
 800651a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006524:	b29b      	uxth	r3, r3
 8006526:	461a      	mov	r2, r3
 8006528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4413      	add	r3, r2
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6812      	ldr	r2, [r2, #0]
 8006534:	4413      	add	r3, r2
 8006536:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006542:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006544:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006546:	695a      	ldr	r2, [r3, #20]
 8006548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	441a      	add	r2, r3
 800654e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006550:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006552:	2100      	movs	r1, #0
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f7ff ff50 	bl	80063fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	7b1b      	ldrb	r3, [r3, #12]
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 82e5 	beq.w	8006b30 <PCD_EP_ISR_Handler+0x672>
 8006566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	2b00      	cmp	r3, #0
 800656c:	f040 82e0 	bne.w	8006b30 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	7b1b      	ldrb	r3, [r3, #12]
 8006574:	b2db      	uxtb	r3, r3
 8006576:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800657a:	b2da      	uxtb	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	731a      	strb	r2, [r3, #12]
 800658a:	e2d1      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006592:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800659c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800659e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d032      	beq.n	800660c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	461a      	mov	r2, r3
 80065b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	00db      	lsls	r3, r3, #3
 80065b8:	4413      	add	r3, r2
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	6812      	ldr	r2, [r2, #0]
 80065be:	4413      	add	r3, r2
 80065c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80065ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065cc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80065d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065da:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80065dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065de:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	f005 fcfc 	bl	800bfde <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	881b      	ldrh	r3, [r3, #0]
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80065f2:	4013      	ands	r3, r2
 80065f4:	817b      	strh	r3, [r7, #10]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	897a      	ldrh	r2, [r7, #10]
 80065fc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006600:	b292      	uxth	r2, r2
 8006602:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7ff ff04 	bl	8006412 <HAL_PCD_SetupStageCallback>
 800660a:	e291      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800660c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006610:	2b00      	cmp	r3, #0
 8006612:	f280 828d 	bge.w	8006b30 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	b29a      	uxth	r2, r3
 800661e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006622:	4013      	ands	r3, r2
 8006624:	81fb      	strh	r3, [r7, #14]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	89fa      	ldrh	r2, [r7, #14]
 800662c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006630:	b292      	uxth	r2, r2
 8006632:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800663c:	b29b      	uxth	r3, r3
 800663e:	461a      	mov	r2, r3
 8006640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4413      	add	r3, r2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6812      	ldr	r2, [r2, #0]
 800664c:	4413      	add	r3, r2
 800664e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006652:	881b      	ldrh	r3, [r3, #0]
 8006654:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800665c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665e:	69db      	ldr	r3, [r3, #28]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d019      	beq.n	8006698 <PCD_EP_ISR_Handler+0x1da>
 8006664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d015      	beq.n	8006698 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6818      	ldr	r0, [r3, #0]
 8006670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006672:	6959      	ldr	r1, [r3, #20]
 8006674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006676:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800667a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800667c:	b29b      	uxth	r3, r3
 800667e:	f005 fcae 	bl	800bfde <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006684:	695a      	ldr	r2, [r3, #20]
 8006686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	441a      	add	r2, r3
 800668c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800668e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006690:	2100      	movs	r1, #0
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7ff fea5 	bl	80063e2 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	881b      	ldrh	r3, [r3, #0]
 800669e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80066a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80066a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f040 8242 	bne.w	8006b30 <PCD_EP_ISR_Handler+0x672>
 80066ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80066ae:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80066b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066b6:	f000 823b 	beq.w	8006b30 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	881b      	ldrh	r3, [r3, #0]
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ca:	81bb      	strh	r3, [r7, #12]
 80066cc:	89bb      	ldrh	r3, [r7, #12]
 80066ce:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80066d2:	81bb      	strh	r3, [r7, #12]
 80066d4:	89bb      	ldrh	r3, [r7, #12]
 80066d6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80066da:	81bb      	strh	r3, [r7, #12]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	89bb      	ldrh	r3, [r7, #12]
 80066e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	8013      	strh	r3, [r2, #0]
 80066f6:	e21b      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	461a      	mov	r2, r3
 80066fe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	881b      	ldrh	r3, [r3, #0]
 8006708:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800670a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800670e:	2b00      	cmp	r3, #0
 8006710:	f280 80f1 	bge.w	80068f6 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	461a      	mov	r2, r3
 800671a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	881b      	ldrh	r3, [r3, #0]
 8006724:	b29a      	uxth	r2, r3
 8006726:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800672a:	4013      	ands	r3, r2
 800672c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	461a      	mov	r2, r3
 8006734:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800673e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006742:	b292      	uxth	r2, r2
 8006744:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006746:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800674a:	4613      	mov	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4413      	add	r3, r2
 8006750:	00db      	lsls	r3, r3, #3
 8006752:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	4413      	add	r3, r2
 800675a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800675c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800675e:	7b1b      	ldrb	r3, [r3, #12]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d123      	bne.n	80067ac <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800676c:	b29b      	uxth	r3, r3
 800676e:	461a      	mov	r2, r3
 8006770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	00db      	lsls	r3, r3, #3
 8006776:	4413      	add	r3, r2
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6812      	ldr	r2, [r2, #0]
 800677c:	4413      	add	r3, r2
 800677e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006782:	881b      	ldrh	r3, [r3, #0]
 8006784:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006788:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800678c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 808b 	beq.w	80068ac <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6818      	ldr	r0, [r3, #0]
 800679a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800679c:	6959      	ldr	r1, [r3, #20]
 800679e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067a0:	88da      	ldrh	r2, [r3, #6]
 80067a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80067a6:	f005 fc1a 	bl	800bfde <USB_ReadPMA>
 80067aa:	e07f      	b.n	80068ac <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80067ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ae:	78db      	ldrb	r3, [r3, #3]
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d109      	bne.n	80067c8 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80067b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80067b6:	461a      	mov	r2, r3
 80067b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f9c6 	bl	8006b4c <HAL_PCD_EP_DB_Receive>
 80067c0:	4603      	mov	r3, r0
 80067c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80067c6:	e071      	b.n	80068ac <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	461a      	mov	r2, r3
 80067ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	b29b      	uxth	r3, r3
 80067da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	441a      	add	r2, r3
 80067f2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80067f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006800:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006804:	b29b      	uxth	r3, r3
 8006806:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	b29b      	uxth	r3, r3
 800681a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d022      	beq.n	8006868 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800682a:	b29b      	uxth	r3, r3
 800682c:	461a      	mov	r2, r3
 800682e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	00db      	lsls	r3, r3, #3
 8006834:	4413      	add	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6812      	ldr	r2, [r2, #0]
 800683a:	4413      	add	r3, r2
 800683c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006840:	881b      	ldrh	r3, [r3, #0]
 8006842:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006846:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800684a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800684e:	2b00      	cmp	r3, #0
 8006850:	d02c      	beq.n	80068ac <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006858:	6959      	ldr	r1, [r3, #20]
 800685a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800685c:	891a      	ldrh	r2, [r3, #8]
 800685e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006862:	f005 fbbc 	bl	800bfde <USB_ReadPMA>
 8006866:	e021      	b.n	80068ac <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006870:	b29b      	uxth	r3, r3
 8006872:	461a      	mov	r2, r3
 8006874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	4413      	add	r3, r2
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	6812      	ldr	r2, [r2, #0]
 8006880:	4413      	add	r3, r2
 8006882:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006886:	881b      	ldrh	r3, [r3, #0]
 8006888:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800688c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006890:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006894:	2b00      	cmp	r3, #0
 8006896:	d009      	beq.n	80068ac <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800689e:	6959      	ldr	r1, [r3, #20]
 80068a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068a2:	895a      	ldrh	r2, [r3, #10]
 80068a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80068a8:	f005 fb99 	bl	800bfde <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80068ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ae:	69da      	ldr	r2, [r3, #28]
 80068b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80068b4:	441a      	add	r2, r3
 80068b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80068ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068bc:	695a      	ldr	r2, [r3, #20]
 80068be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80068c2:	441a      	add	r2, r3
 80068c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068c6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80068c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d005      	beq.n	80068dc <PCD_EP_ISR_Handler+0x41e>
 80068d0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80068d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d206      	bcs.n	80068ea <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80068dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	4619      	mov	r1, r3
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7ff fd7d 	bl	80063e2 <HAL_PCD_DataOutStageCallback>
 80068e8:	e005      	b.n	80068f6 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068f0:	4618      	mov	r0, r3
 80068f2:	f004 fd5e 	bl	800b3b2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80068f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 8117 	beq.w	8006b30 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006902:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006906:	4613      	mov	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	3310      	adds	r3, #16
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	4413      	add	r3, r2
 8006914:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	461a      	mov	r2, r3
 800691c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	4413      	add	r3, r2
 8006924:	881b      	ldrh	r3, [r3, #0]
 8006926:	b29b      	uxth	r3, r3
 8006928:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800692c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006930:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	461a      	mov	r2, r3
 8006938:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	441a      	add	r2, r3
 8006940:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800694a:	b29b      	uxth	r3, r3
 800694c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800694e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006950:	78db      	ldrb	r3, [r3, #3]
 8006952:	2b01      	cmp	r3, #1
 8006954:	f040 80a1 	bne.w	8006a9a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800695a:	2200      	movs	r2, #0
 800695c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800695e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006960:	7b1b      	ldrb	r3, [r3, #12]
 8006962:	2b00      	cmp	r3, #0
 8006964:	f000 8092 	beq.w	8006a8c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006968:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800696a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d046      	beq.n	8006a00 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006974:	785b      	ldrb	r3, [r3, #1]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d126      	bne.n	80069c8 <PCD_EP_ISR_Handler+0x50a>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	617b      	str	r3, [r7, #20]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006988:	b29b      	uxth	r3, r3
 800698a:	461a      	mov	r2, r3
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	4413      	add	r3, r2
 8006990:	617b      	str	r3, [r7, #20]
 8006992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	00da      	lsls	r2, r3, #3
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	4413      	add	r3, r2
 800699c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069a0:	613b      	str	r3, [r7, #16]
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	801a      	strh	r2, [r3, #0]
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	881b      	ldrh	r3, [r3, #0]
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	801a      	strh	r2, [r3, #0]
 80069c6:	e061      	b.n	8006a8c <PCD_EP_ISR_Handler+0x5ce>
 80069c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ca:	785b      	ldrb	r3, [r3, #1]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d15d      	bne.n	8006a8c <PCD_EP_ISR_Handler+0x5ce>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069de:	b29b      	uxth	r3, r3
 80069e0:	461a      	mov	r2, r3
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	4413      	add	r3, r2
 80069e6:	61fb      	str	r3, [r7, #28]
 80069e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	00da      	lsls	r2, r3, #3
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	4413      	add	r3, r2
 80069f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069f6:	61bb      	str	r3, [r7, #24]
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	2200      	movs	r2, #0
 80069fc:	801a      	strh	r2, [r3, #0]
 80069fe:	e045      	b.n	8006a8c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a08:	785b      	ldrb	r3, [r3, #1]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d126      	bne.n	8006a5c <PCD_EP_ISR_Handler+0x59e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	461a      	mov	r2, r3
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	4413      	add	r3, r2
 8006a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	00da      	lsls	r2, r3, #3
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2e:	4413      	add	r3, r2
 8006a30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a34:	623b      	str	r3, [r7, #32]
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	6a3b      	ldr	r3, [r7, #32]
 8006a44:	801a      	strh	r2, [r3, #0]
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	6a3b      	ldr	r3, [r7, #32]
 8006a58:	801a      	strh	r2, [r3, #0]
 8006a5a:	e017      	b.n	8006a8c <PCD_EP_ISR_Handler+0x5ce>
 8006a5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a5e:	785b      	ldrb	r3, [r3, #1]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d113      	bne.n	8006a8c <PCD_EP_ISR_Handler+0x5ce>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	461a      	mov	r2, r3
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	4413      	add	r3, r2
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	00da      	lsls	r2, r3, #3
 8006a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a7e:	4413      	add	r3, r2
 8006a80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a88:	2200      	movs	r2, #0
 8006a8a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f7ff fcb1 	bl	80063fa <HAL_PCD_DataInStageCallback>
 8006a98:	e04a      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006a9a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d13f      	bne.n	8006b24 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	461a      	mov	r2, r3
 8006ab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	00db      	lsls	r3, r3, #3
 8006ab6:	4413      	add	r3, r2
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6812      	ldr	r2, [r2, #0]
 8006abc:	4413      	add	r3, r2
 8006abe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ac8:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006aca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006acc:	699a      	ldr	r2, [r3, #24]
 8006ace:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d906      	bls.n	8006ae2 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006ad4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ad6:	699a      	ldr	r2, [r3, #24]
 8006ad8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006ada:	1ad2      	subs	r2, r2, r3
 8006adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ade:	619a      	str	r2, [r3, #24]
 8006ae0:	e002      	b.n	8006ae8 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006ae2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d106      	bne.n	8006afe <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006af0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	4619      	mov	r1, r3
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff fc7f 	bl	80063fa <HAL_PCD_DataInStageCallback>
 8006afc:	e018      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b00:	695a      	ldr	r2, [r3, #20]
 8006b02:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006b04:	441a      	add	r2, r3
 8006b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b08:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b0c:	69da      	ldr	r2, [r3, #28]
 8006b0e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006b10:	441a      	add	r2, r3
 8006b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b14:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f004 fc48 	bl	800b3b2 <USB_EPStartXfer>
 8006b22:	e005      	b.n	8006b30 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006b24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b26:	461a      	mov	r2, r3
 8006b28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 f917 	bl	8006d5e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	b21b      	sxth	r3, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f6ff acc3 	blt.w	80064c8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3748      	adds	r7, #72	@ 0x48
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b088      	sub	sp, #32
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006b5a:	88fb      	ldrh	r3, [r7, #6]
 8006b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d07c      	beq.n	8006c5e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	461a      	mov	r2, r3
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	00db      	lsls	r3, r3, #3
 8006b76:	4413      	add	r3, r2
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	6812      	ldr	r2, [r2, #0]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b88:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	699a      	ldr	r2, [r3, #24]
 8006b8e:	8b7b      	ldrh	r3, [r7, #26]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d306      	bcc.n	8006ba2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	699a      	ldr	r2, [r3, #24]
 8006b98:	8b7b      	ldrh	r3, [r7, #26]
 8006b9a:	1ad2      	subs	r2, r2, r3
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	619a      	str	r2, [r3, #24]
 8006ba0:	e002      	b.n	8006ba8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d123      	bne.n	8006bf8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4413      	add	r3, r2
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bca:	833b      	strh	r3, [r7, #24]
 8006bcc:	8b3b      	ldrh	r3, [r7, #24]
 8006bce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006bd2:	833b      	strh	r3, [r7, #24]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	441a      	add	r2, r3
 8006be2:	8b3b      	ldrh	r3, [r7, #24]
 8006be4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006bf8:	88fb      	ldrh	r3, [r7, #6]
 8006bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d01f      	beq.n	8006c42 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	461a      	mov	r2, r3
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4413      	add	r3, r2
 8006c10:	881b      	ldrh	r3, [r3, #0]
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c1c:	82fb      	strh	r3, [r7, #22]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	441a      	add	r2, r3
 8006c2c:	8afb      	ldrh	r3, [r7, #22]
 8006c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006c42:	8b7b      	ldrh	r3, [r7, #26]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 8085 	beq.w	8006d54 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	6959      	ldr	r1, [r3, #20]
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	891a      	ldrh	r2, [r3, #8]
 8006c56:	8b7b      	ldrh	r3, [r7, #26]
 8006c58:	f005 f9c1 	bl	800bfde <USB_ReadPMA>
 8006c5c:	e07a      	b.n	8006d54 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	461a      	mov	r2, r3
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	4413      	add	r3, r2
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	6812      	ldr	r2, [r2, #0]
 8006c76:	4413      	add	r3, r2
 8006c78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c7c:	881b      	ldrh	r3, [r3, #0]
 8006c7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c82:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	699a      	ldr	r2, [r3, #24]
 8006c88:	8b7b      	ldrh	r3, [r7, #26]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d306      	bcc.n	8006c9c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	699a      	ldr	r2, [r3, #24]
 8006c92:	8b7b      	ldrh	r3, [r7, #26]
 8006c94:	1ad2      	subs	r2, r2, r3
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	619a      	str	r2, [r3, #24]
 8006c9a:	e002      	b.n	8006ca2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	699b      	ldr	r3, [r3, #24]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d123      	bne.n	8006cf2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc4:	83fb      	strh	r3, [r7, #30]
 8006cc6:	8bfb      	ldrh	r3, [r7, #30]
 8006cc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006ccc:	83fb      	strh	r3, [r7, #30]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	441a      	add	r2, r3
 8006cdc:	8bfb      	ldrh	r3, [r7, #30]
 8006cde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d11f      	bne.n	8006d3c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	461a      	mov	r2, r3
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	881b      	ldrh	r3, [r3, #0]
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d16:	83bb      	strh	r3, [r7, #28]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	441a      	add	r2, r3
 8006d26:	8bbb      	ldrh	r3, [r7, #28]
 8006d28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006d3c:	8b7b      	ldrh	r3, [r7, #26]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d008      	beq.n	8006d54 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6818      	ldr	r0, [r3, #0]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	6959      	ldr	r1, [r3, #20]
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	895a      	ldrh	r2, [r3, #10]
 8006d4e:	8b7b      	ldrh	r3, [r7, #26]
 8006d50:	f005 f945 	bl	800bfde <USB_ReadPMA>
    }
  }

  return count;
 8006d54:	8b7b      	ldrh	r3, [r7, #26]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3720      	adds	r7, #32
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b0a6      	sub	sp, #152	@ 0x98
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	60f8      	str	r0, [r7, #12]
 8006d66:	60b9      	str	r1, [r7, #8]
 8006d68:	4613      	mov	r3, r2
 8006d6a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006d6c:	88fb      	ldrh	r3, [r7, #6]
 8006d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	f000 81f7 	beq.w	8007166 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	461a      	mov	r2, r3
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	00db      	lsls	r3, r3, #3
 8006d8a:	4413      	add	r3, r2
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	6812      	ldr	r2, [r2, #0]
 8006d90:	4413      	add	r3, r2
 8006d92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d96:	881b      	ldrh	r3, [r3, #0]
 8006d98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d9c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	699a      	ldr	r2, [r3, #24]
 8006da4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d907      	bls.n	8006dbc <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	699a      	ldr	r2, [r3, #24]
 8006db0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006db4:	1ad2      	subs	r2, r2, r3
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	619a      	str	r2, [r3, #24]
 8006dba:	e002      	b.n	8006dc2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f040 80e1 	bne.w	8006f8e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	785b      	ldrb	r3, [r3, #1]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d126      	bne.n	8006e22 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	461a      	mov	r2, r3
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	4413      	add	r3, r2
 8006dea:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	781b      	ldrb	r3, [r3, #0]
 8006df0:	00da      	lsls	r2, r3, #3
 8006df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df4:	4413      	add	r3, r2
 8006df6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dfe:	881b      	ldrh	r3, [r3, #0]
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0a:	801a      	strh	r2, [r3, #0]
 8006e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0e:	881b      	ldrh	r3, [r3, #0]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1e:	801a      	strh	r2, [r3, #0]
 8006e20:	e01a      	b.n	8006e58 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	785b      	ldrb	r3, [r3, #1]
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d116      	bne.n	8006e58 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3e:	4413      	add	r3, r2
 8006e40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	00da      	lsls	r2, r3, #3
 8006e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e50:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e54:	2200      	movs	r2, #0
 8006e56:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	785b      	ldrb	r3, [r3, #1]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d126      	bne.n	8006eb4 <HAL_PCD_EP_DB_Transmit+0x156>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	623b      	str	r3, [r7, #32]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	461a      	mov	r2, r3
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	623b      	str	r3, [r7, #32]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	781b      	ldrb	r3, [r3, #0]
 8006e82:	00da      	lsls	r2, r3, #3
 8006e84:	6a3b      	ldr	r3, [r7, #32]
 8006e86:	4413      	add	r3, r2
 8006e88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e8c:	61fb      	str	r3, [r7, #28]
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	801a      	strh	r2, [r3, #0]
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ea8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	801a      	strh	r2, [r3, #0]
 8006eb2:	e017      	b.n	8006ee4 <HAL_PCD_EP_DB_Transmit+0x186>
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	785b      	ldrb	r3, [r3, #1]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d113      	bne.n	8006ee4 <HAL_PCD_EP_DB_Transmit+0x186>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eca:	4413      	add	r3, r2
 8006ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	00da      	lsls	r2, r3, #3
 8006ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	78db      	ldrb	r3, [r3, #3]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d123      	bne.n	8006f34 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	009b      	lsls	r3, r3, #2
 8006ef8:	4413      	add	r3, r2
 8006efa:	881b      	ldrh	r3, [r3, #0]
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f06:	837b      	strh	r3, [r7, #26]
 8006f08:	8b7b      	ldrh	r3, [r7, #26]
 8006f0a:	f083 0320 	eor.w	r3, r3, #32
 8006f0e:	837b      	strh	r3, [r7, #26]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	461a      	mov	r2, r3
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	441a      	add	r2, r3
 8006f1e:	8b7b      	ldrh	r3, [r7, #26]
 8006f20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	4619      	mov	r1, r3
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f7ff fa5d 	bl	80063fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006f40:	88fb      	ldrh	r3, [r7, #6]
 8006f42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01f      	beq.n	8006f8a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f64:	833b      	strh	r3, [r7, #24]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	441a      	add	r2, r3
 8006f74:	8b3b      	ldrh	r3, [r7, #24]
 8006f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	e31f      	b.n	80075ce <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d021      	beq.n	8006fdc <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	881b      	ldrh	r3, [r3, #0]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	461a      	mov	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	441a      	add	r2, r3
 8006fc4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006fc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006fd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	f040 82ca 	bne.w	800757c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	695a      	ldr	r2, [r3, #20]
 8006fec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ff0:	441a      	add	r2, r3
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	69da      	ldr	r2, [r3, #28]
 8006ffa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ffe:	441a      	add	r2, r3
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	6a1a      	ldr	r2, [r3, #32]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	429a      	cmp	r2, r3
 800700e:	d309      	bcc.n	8007024 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6a1a      	ldr	r2, [r3, #32]
 800701a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800701c:	1ad2      	subs	r2, r2, r3
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	621a      	str	r2, [r3, #32]
 8007022:	e015      	b.n	8007050 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d107      	bne.n	800703c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800702c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007030:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800703a:	e009      	b.n	8007050 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2200      	movs	r2, #0
 800704e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	785b      	ldrb	r3, [r3, #1]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d15f      	bne.n	8007118 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	643b      	str	r3, [r7, #64]	@ 0x40
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007066:	b29b      	uxth	r3, r3
 8007068:	461a      	mov	r2, r3
 800706a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800706c:	4413      	add	r3, r2
 800706e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	00da      	lsls	r2, r3, #3
 8007076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007078:	4413      	add	r3, r2
 800707a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800707e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007082:	881b      	ldrh	r3, [r3, #0]
 8007084:	b29b      	uxth	r3, r3
 8007086:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800708a:	b29a      	uxth	r2, r3
 800708c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800708e:	801a      	strh	r2, [r3, #0]
 8007090:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10a      	bne.n	80070ac <HAL_PCD_EP_DB_Transmit+0x34e>
 8007096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007098:	881b      	ldrh	r3, [r3, #0]
 800709a:	b29b      	uxth	r3, r3
 800709c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070a8:	801a      	strh	r2, [r3, #0]
 80070aa:	e051      	b.n	8007150 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80070ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80070b0:	d816      	bhi.n	80070e0 <HAL_PCD_EP_DB_Transmit+0x382>
 80070b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070b4:	085b      	lsrs	r3, r3, #1
 80070b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070ba:	f003 0301 	and.w	r3, r3, #1
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d002      	beq.n	80070c8 <HAL_PCD_EP_DB_Transmit+0x36a>
 80070c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070c4:	3301      	adds	r3, #1
 80070c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ca:	881b      	ldrh	r3, [r3, #0]
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	029b      	lsls	r3, r3, #10
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	4313      	orrs	r3, r2
 80070d8:	b29a      	uxth	r2, r3
 80070da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070dc:	801a      	strh	r2, [r3, #0]
 80070de:	e037      	b.n	8007150 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80070e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070e2:	095b      	lsrs	r3, r3, #5
 80070e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80070e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070e8:	f003 031f 	and.w	r3, r3, #31
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d102      	bne.n	80070f6 <HAL_PCD_EP_DB_Transmit+0x398>
 80070f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070f2:	3b01      	subs	r3, #1
 80070f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80070f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070f8:	881b      	ldrh	r3, [r3, #0]
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070fe:	b29b      	uxth	r3, r3
 8007100:	029b      	lsls	r3, r3, #10
 8007102:	b29b      	uxth	r3, r3
 8007104:	4313      	orrs	r3, r2
 8007106:	b29b      	uxth	r3, r3
 8007108:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800710c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007110:	b29a      	uxth	r2, r3
 8007112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007114:	801a      	strh	r2, [r3, #0]
 8007116:	e01b      	b.n	8007150 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d117      	bne.n	8007150 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800712e:	b29b      	uxth	r3, r3
 8007130:	461a      	mov	r2, r3
 8007132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007134:	4413      	add	r3, r2
 8007136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	00da      	lsls	r2, r3, #3
 800713e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007140:	4413      	add	r3, r2
 8007142:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007146:	647b      	str	r3, [r7, #68]	@ 0x44
 8007148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800714a:	b29a      	uxth	r2, r3
 800714c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800714e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6818      	ldr	r0, [r3, #0]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	6959      	ldr	r1, [r3, #20]
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	891a      	ldrh	r2, [r3, #8]
 800715c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800715e:	b29b      	uxth	r3, r3
 8007160:	f004 fefa 	bl	800bf58 <USB_WritePMA>
 8007164:	e20a      	b.n	800757c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800716e:	b29b      	uxth	r3, r3
 8007170:	461a      	mov	r2, r3
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	4413      	add	r3, r2
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	6812      	ldr	r2, [r2, #0]
 800717e:	4413      	add	r3, r2
 8007180:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007184:	881b      	ldrh	r3, [r3, #0]
 8007186:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800718a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	699a      	ldr	r2, [r3, #24]
 8007192:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007196:	429a      	cmp	r2, r3
 8007198:	d307      	bcc.n	80071aa <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	699a      	ldr	r2, [r3, #24]
 800719e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80071a2:	1ad2      	subs	r2, r2, r3
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	619a      	str	r2, [r3, #24]
 80071a8:	e002      	b.n	80071b0 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2200      	movs	r2, #0
 80071ae:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f040 80f6 	bne.w	80073a6 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	785b      	ldrb	r3, [r3, #1]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d126      	bne.n	8007210 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	461a      	mov	r2, r3
 80071d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071d6:	4413      	add	r3, r2
 80071d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	781b      	ldrb	r3, [r3, #0]
 80071de:	00da      	lsls	r2, r3, #3
 80071e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071e2:	4413      	add	r3, r2
 80071e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80071e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80071ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071ec:	881b      	ldrh	r3, [r3, #0]
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071f8:	801a      	strh	r2, [r3, #0]
 80071fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071fc:	881b      	ldrh	r3, [r3, #0]
 80071fe:	b29b      	uxth	r3, r3
 8007200:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007204:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007208:	b29a      	uxth	r2, r3
 800720a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800720c:	801a      	strh	r2, [r3, #0]
 800720e:	e01a      	b.n	8007246 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	785b      	ldrb	r3, [r3, #1]
 8007214:	2b01      	cmp	r3, #1
 8007216:	d116      	bne.n	8007246 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007226:	b29b      	uxth	r3, r3
 8007228:	461a      	mov	r2, r3
 800722a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800722c:	4413      	add	r3, r2
 800722e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	00da      	lsls	r2, r3, #3
 8007236:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007238:	4413      	add	r3, r2
 800723a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800723e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007240:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007242:	2200      	movs	r2, #0
 8007244:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	785b      	ldrb	r3, [r3, #1]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d12f      	bne.n	80072b6 <HAL_PCD_EP_DB_Transmit+0x558>
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007266:	b29b      	uxth	r3, r3
 8007268:	461a      	mov	r2, r3
 800726a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800726e:	4413      	add	r3, r2
 8007270:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	00da      	lsls	r2, r3, #3
 800727a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800727e:	4413      	add	r3, r2
 8007280:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007288:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800728c:	881b      	ldrh	r3, [r3, #0]
 800728e:	b29b      	uxth	r3, r3
 8007290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007294:	b29a      	uxth	r2, r3
 8007296:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800729a:	801a      	strh	r2, [r3, #0]
 800729c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072b2:	801a      	strh	r2, [r3, #0]
 80072b4:	e01c      	b.n	80072f0 <HAL_PCD_EP_DB_Transmit+0x592>
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	785b      	ldrb	r3, [r3, #1]
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d118      	bne.n	80072f0 <HAL_PCD_EP_DB_Transmit+0x592>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c6:	b29b      	uxth	r3, r3
 80072c8:	461a      	mov	r2, r3
 80072ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072ce:	4413      	add	r3, r2
 80072d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	781b      	ldrb	r3, [r3, #0]
 80072d8:	00da      	lsls	r2, r3, #3
 80072da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072de:	4413      	add	r3, r2
 80072e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80072e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80072ec:	2200      	movs	r2, #0
 80072ee:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	78db      	ldrb	r3, [r3, #3]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d127      	bne.n	8007348 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	461a      	mov	r2, r3
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	881b      	ldrh	r3, [r3, #0]
 8007308:	b29b      	uxth	r3, r3
 800730a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800730e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007312:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007316:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800731a:	f083 0320 	eor.w	r3, r3, #32
 800731e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	441a      	add	r2, r3
 8007330:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007334:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007338:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800733c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007344:	b29b      	uxth	r3, r3
 8007346:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	4619      	mov	r1, r3
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f7ff f853 	bl	80063fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007354:	88fb      	ldrh	r3, [r7, #6]
 8007356:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d121      	bne.n	80073a2 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	461a      	mov	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4413      	add	r3, r2
 800736c:	881b      	ldrh	r3, [r3, #0]
 800736e:	b29b      	uxth	r3, r3
 8007370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007378:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	441a      	add	r2, r3
 800738a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800738e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007396:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800739a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800739e:	b29b      	uxth	r3, r3
 80073a0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80073a2:	2300      	movs	r3, #0
 80073a4:	e113      	b.n	80075ce <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80073a6:	88fb      	ldrh	r3, [r7, #6]
 80073a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d121      	bne.n	80073f4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	461a      	mov	r2, r3
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ca:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	461a      	mov	r2, r3
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	441a      	add	r2, r3
 80073dc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80073e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80073ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	f040 80be 	bne.w	800757c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	695a      	ldr	r2, [r3, #20]
 8007404:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007408:	441a      	add	r2, r3
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	69da      	ldr	r2, [r3, #28]
 8007412:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007416:	441a      	add	r2, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	6a1a      	ldr	r2, [r3, #32]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	429a      	cmp	r2, r3
 8007426:	d309      	bcc.n	800743c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	6a1a      	ldr	r2, [r3, #32]
 8007432:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007434:	1ad2      	subs	r2, r2, r3
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	621a      	str	r2, [r3, #32]
 800743a:	e015      	b.n	8007468 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d107      	bne.n	8007454 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007444:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007448:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	2200      	movs	r2, #0
 800744e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007452:	e009      	b.n	8007468 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	2200      	movs	r2, #0
 800745e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	785b      	ldrb	r3, [r3, #1]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d15f      	bne.n	8007536 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007484:	b29b      	uxth	r3, r3
 8007486:	461a      	mov	r2, r3
 8007488:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800748a:	4413      	add	r3, r2
 800748c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	00da      	lsls	r2, r3, #3
 8007494:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007496:	4413      	add	r3, r2
 8007498:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800749c:	667b      	str	r3, [r7, #100]	@ 0x64
 800749e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074a0:	881b      	ldrh	r3, [r3, #0]
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074ac:	801a      	strh	r2, [r3, #0]
 80074ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d10a      	bne.n	80074ca <HAL_PCD_EP_DB_Transmit+0x76c>
 80074b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074b6:	881b      	ldrh	r3, [r3, #0]
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074c6:	801a      	strh	r2, [r3, #0]
 80074c8:	e04e      	b.n	8007568 <HAL_PCD_EP_DB_Transmit+0x80a>
 80074ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80074ce:	d816      	bhi.n	80074fe <HAL_PCD_EP_DB_Transmit+0x7a0>
 80074d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074d2:	085b      	lsrs	r3, r3, #1
 80074d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80074d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <HAL_PCD_EP_DB_Transmit+0x788>
 80074e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074e2:	3301      	adds	r3, #1
 80074e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80074e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074e8:	881b      	ldrh	r3, [r3, #0]
 80074ea:	b29a      	uxth	r2, r3
 80074ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	029b      	lsls	r3, r3, #10
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	4313      	orrs	r3, r2
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074fa:	801a      	strh	r2, [r3, #0]
 80074fc:	e034      	b.n	8007568 <HAL_PCD_EP_DB_Transmit+0x80a>
 80074fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	663b      	str	r3, [r7, #96]	@ 0x60
 8007504:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007506:	f003 031f 	and.w	r3, r3, #31
 800750a:	2b00      	cmp	r3, #0
 800750c:	d102      	bne.n	8007514 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800750e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007510:	3b01      	subs	r3, #1
 8007512:	663b      	str	r3, [r7, #96]	@ 0x60
 8007514:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007516:	881b      	ldrh	r3, [r3, #0]
 8007518:	b29a      	uxth	r2, r3
 800751a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800751c:	b29b      	uxth	r3, r3
 800751e:	029b      	lsls	r3, r3, #10
 8007520:	b29b      	uxth	r3, r3
 8007522:	4313      	orrs	r3, r2
 8007524:	b29b      	uxth	r3, r3
 8007526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800752a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800752e:	b29a      	uxth	r2, r3
 8007530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007532:	801a      	strh	r2, [r3, #0]
 8007534:	e018      	b.n	8007568 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	785b      	ldrb	r3, [r3, #1]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d114      	bne.n	8007568 <HAL_PCD_EP_DB_Transmit+0x80a>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007546:	b29b      	uxth	r3, r3
 8007548:	461a      	mov	r2, r3
 800754a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800754c:	4413      	add	r3, r2
 800754e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	00da      	lsls	r2, r3, #3
 8007556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007558:	4413      	add	r3, r2
 800755a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800755e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007560:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007562:	b29a      	uxth	r2, r3
 8007564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007566:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	6959      	ldr	r1, [r3, #20]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	895a      	ldrh	r2, [r3, #10]
 8007574:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007576:	b29b      	uxth	r3, r3
 8007578:	f004 fcee 	bl	800bf58 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	461a      	mov	r2, r3
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4413      	add	r3, r2
 800758a:	881b      	ldrh	r3, [r3, #0]
 800758c:	b29b      	uxth	r3, r3
 800758e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007592:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007596:	82fb      	strh	r3, [r7, #22]
 8007598:	8afb      	ldrh	r3, [r7, #22]
 800759a:	f083 0310 	eor.w	r3, r3, #16
 800759e:	82fb      	strh	r3, [r7, #22]
 80075a0:	8afb      	ldrh	r3, [r7, #22]
 80075a2:	f083 0320 	eor.w	r3, r3, #32
 80075a6:	82fb      	strh	r3, [r7, #22]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	461a      	mov	r2, r3
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	441a      	add	r2, r3
 80075b6:	8afb      	ldrh	r3, [r7, #22]
 80075b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3798      	adds	r7, #152	@ 0x98
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b085      	sub	sp, #20
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	f043 0301 	orr.w	r3, r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800760e:	b29b      	uxth	r3, r3
 8007610:	f043 0302 	orr.w	r3, r3, #2
 8007614:	b29a      	uxth	r2, r3
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr

0800762a <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800762a:	b480      	push	{r7}
 800762c:	b083      	sub	sp, #12
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
 8007632:	460b      	mov	r3, r1
 8007634:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
	...

08007644 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d141      	bne.n	80076d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007652:	4b4b      	ldr	r3, [pc, #300]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800765a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800765e:	d131      	bne.n	80076c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007660:	4b47      	ldr	r3, [pc, #284]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007666:	4a46      	ldr	r2, [pc, #280]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800766c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007670:	4b43      	ldr	r3, [pc, #268]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007678:	4a41      	ldr	r2, [pc, #260]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800767a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800767e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007680:	4b40      	ldr	r3, [pc, #256]	@ (8007784 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2232      	movs	r2, #50	@ 0x32
 8007686:	fb02 f303 	mul.w	r3, r2, r3
 800768a:	4a3f      	ldr	r2, [pc, #252]	@ (8007788 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800768c:	fba2 2303 	umull	r2, r3, r2, r3
 8007690:	0c9b      	lsrs	r3, r3, #18
 8007692:	3301      	adds	r3, #1
 8007694:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007696:	e002      	b.n	800769e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3b01      	subs	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800769e:	4b38      	ldr	r3, [pc, #224]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076a0:	695b      	ldr	r3, [r3, #20]
 80076a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076aa:	d102      	bne.n	80076b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1f2      	bne.n	8007698 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80076b2:	4b33      	ldr	r3, [pc, #204]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076be:	d158      	bne.n	8007772 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e057      	b.n	8007774 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076c4:	4b2e      	ldr	r3, [pc, #184]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ca:	4a2d      	ldr	r2, [pc, #180]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80076d4:	e04d      	b.n	8007772 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076dc:	d141      	bne.n	8007762 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80076de:	4b28      	ldr	r3, [pc, #160]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80076e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ea:	d131      	bne.n	8007750 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80076ec:	4b24      	ldr	r3, [pc, #144]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f2:	4a23      	ldr	r2, [pc, #140]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80076fc:	4b20      	ldr	r3, [pc, #128]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007704:	4a1e      	ldr	r2, [pc, #120]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800770a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800770c:	4b1d      	ldr	r3, [pc, #116]	@ (8007784 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2232      	movs	r2, #50	@ 0x32
 8007712:	fb02 f303 	mul.w	r3, r2, r3
 8007716:	4a1c      	ldr	r2, [pc, #112]	@ (8007788 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007718:	fba2 2303 	umull	r2, r3, r2, r3
 800771c:	0c9b      	lsrs	r3, r3, #18
 800771e:	3301      	adds	r3, #1
 8007720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007722:	e002      	b.n	800772a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	3b01      	subs	r3, #1
 8007728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800772a:	4b15      	ldr	r3, [pc, #84]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007736:	d102      	bne.n	800773e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1f2      	bne.n	8007724 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800773e:	4b10      	ldr	r3, [pc, #64]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800774a:	d112      	bne.n	8007772 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	e011      	b.n	8007774 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007750:	4b0b      	ldr	r3, [pc, #44]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007756:	4a0a      	ldr	r2, [pc, #40]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800775c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007760:	e007      	b.n	8007772 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007762:	4b07      	ldr	r3, [pc, #28]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800776a:	4a05      	ldr	r2, [pc, #20]	@ (8007780 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800776c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007770:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	40007000 	.word	0x40007000
 8007784:	20000008 	.word	0x20000008
 8007788:	431bde83 	.word	0x431bde83

0800778c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800778c:	b480      	push	{r7}
 800778e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007790:	4b05      	ldr	r3, [pc, #20]	@ (80077a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	4a04      	ldr	r2, [pc, #16]	@ (80077a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007796:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800779a:	6093      	str	r3, [r2, #8]
}
 800779c:	bf00      	nop
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	40007000 	.word	0x40007000

080077ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e2fe      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f003 0301 	and.w	r3, r3, #1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d075      	beq.n	80078b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077ca:	4b97      	ldr	r3, [pc, #604]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 030c 	and.w	r3, r3, #12
 80077d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077d4:	4b94      	ldr	r3, [pc, #592]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	2b0c      	cmp	r3, #12
 80077e2:	d102      	bne.n	80077ea <HAL_RCC_OscConfig+0x3e>
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	2b03      	cmp	r3, #3
 80077e8:	d002      	beq.n	80077f0 <HAL_RCC_OscConfig+0x44>
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	2b08      	cmp	r3, #8
 80077ee:	d10b      	bne.n	8007808 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077f0:	4b8d      	ldr	r3, [pc, #564]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d05b      	beq.n	80078b4 <HAL_RCC_OscConfig+0x108>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d157      	bne.n	80078b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e2d9      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007810:	d106      	bne.n	8007820 <HAL_RCC_OscConfig+0x74>
 8007812:	4b85      	ldr	r3, [pc, #532]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a84      	ldr	r2, [pc, #528]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800781c:	6013      	str	r3, [r2, #0]
 800781e:	e01d      	b.n	800785c <HAL_RCC_OscConfig+0xb0>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007828:	d10c      	bne.n	8007844 <HAL_RCC_OscConfig+0x98>
 800782a:	4b7f      	ldr	r3, [pc, #508]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	4a7e      	ldr	r2, [pc, #504]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007834:	6013      	str	r3, [r2, #0]
 8007836:	4b7c      	ldr	r3, [pc, #496]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a7b      	ldr	r2, [pc, #492]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 800783c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007840:	6013      	str	r3, [r2, #0]
 8007842:	e00b      	b.n	800785c <HAL_RCC_OscConfig+0xb0>
 8007844:	4b78      	ldr	r3, [pc, #480]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a77      	ldr	r2, [pc, #476]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 800784a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800784e:	6013      	str	r3, [r2, #0]
 8007850:	4b75      	ldr	r3, [pc, #468]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a74      	ldr	r2, [pc, #464]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800785a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d013      	beq.n	800788c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007864:	f7fa fc34 	bl	80020d0 <HAL_GetTick>
 8007868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800786a:	e008      	b.n	800787e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800786c:	f7fa fc30 	bl	80020d0 <HAL_GetTick>
 8007870:	4602      	mov	r2, r0
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	1ad3      	subs	r3, r2, r3
 8007876:	2b64      	cmp	r3, #100	@ 0x64
 8007878:	d901      	bls.n	800787e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	e29e      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800787e:	4b6a      	ldr	r3, [pc, #424]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0f0      	beq.n	800786c <HAL_RCC_OscConfig+0xc0>
 800788a:	e014      	b.n	80078b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800788c:	f7fa fc20 	bl	80020d0 <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007892:	e008      	b.n	80078a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007894:	f7fa fc1c 	bl	80020d0 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b64      	cmp	r3, #100	@ 0x64
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e28a      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80078a6:	4b60      	ldr	r3, [pc, #384]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1f0      	bne.n	8007894 <HAL_RCC_OscConfig+0xe8>
 80078b2:	e000      	b.n	80078b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d075      	beq.n	80079ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078c2:	4b59      	ldr	r3, [pc, #356]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 030c 	and.w	r3, r3, #12
 80078ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80078cc:	4b56      	ldr	r3, [pc, #344]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	f003 0303 	and.w	r3, r3, #3
 80078d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b0c      	cmp	r3, #12
 80078da:	d102      	bne.n	80078e2 <HAL_RCC_OscConfig+0x136>
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d002      	beq.n	80078e8 <HAL_RCC_OscConfig+0x13c>
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	2b04      	cmp	r3, #4
 80078e6:	d11f      	bne.n	8007928 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078e8:	4b4f      	ldr	r3, [pc, #316]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d005      	beq.n	8007900 <HAL_RCC_OscConfig+0x154>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d101      	bne.n	8007900 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e25d      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007900:	4b49      	ldr	r3, [pc, #292]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	061b      	lsls	r3, r3, #24
 800790e:	4946      	ldr	r1, [pc, #280]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007910:	4313      	orrs	r3, r2
 8007912:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007914:	4b45      	ldr	r3, [pc, #276]	@ (8007a2c <HAL_RCC_OscConfig+0x280>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4618      	mov	r0, r3
 800791a:	f7fa fa8d 	bl	8001e38 <HAL_InitTick>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d043      	beq.n	80079ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e249      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d023      	beq.n	8007978 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007930:	4b3d      	ldr	r3, [pc, #244]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a3c      	ldr	r2, [pc, #240]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800793a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800793c:	f7fa fbc8 	bl	80020d0 <HAL_GetTick>
 8007940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007942:	e008      	b.n	8007956 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007944:	f7fa fbc4 	bl	80020d0 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	2b02      	cmp	r3, #2
 8007950:	d901      	bls.n	8007956 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e232      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007956:	4b34      	ldr	r3, [pc, #208]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0f0      	beq.n	8007944 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007962:	4b31      	ldr	r3, [pc, #196]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	061b      	lsls	r3, r3, #24
 8007970:	492d      	ldr	r1, [pc, #180]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007972:	4313      	orrs	r3, r2
 8007974:	604b      	str	r3, [r1, #4]
 8007976:	e01a      	b.n	80079ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007978:	4b2b      	ldr	r3, [pc, #172]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a2a      	ldr	r2, [pc, #168]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 800797e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007984:	f7fa fba4 	bl	80020d0 <HAL_GetTick>
 8007988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800798a:	e008      	b.n	800799e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800798c:	f7fa fba0 	bl	80020d0 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	2b02      	cmp	r3, #2
 8007998:	d901      	bls.n	800799e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e20e      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800799e:	4b22      	ldr	r3, [pc, #136]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d1f0      	bne.n	800798c <HAL_RCC_OscConfig+0x1e0>
 80079aa:	e000      	b.n	80079ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80079ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0308 	and.w	r3, r3, #8
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d041      	beq.n	8007a3e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d01c      	beq.n	80079fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80079c2:	4b19      	ldr	r3, [pc, #100]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80079c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079c8:	4a17      	ldr	r2, [pc, #92]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80079ca:	f043 0301 	orr.w	r3, r3, #1
 80079ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079d2:	f7fa fb7d 	bl	80020d0 <HAL_GetTick>
 80079d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80079d8:	e008      	b.n	80079ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80079da:	f7fa fb79 	bl	80020d0 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d901      	bls.n	80079ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e1e7      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80079ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80079ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079f2:	f003 0302 	and.w	r3, r3, #2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d0ef      	beq.n	80079da <HAL_RCC_OscConfig+0x22e>
 80079fa:	e020      	b.n	8007a3e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 80079fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a02:	4a09      	ldr	r2, [pc, #36]	@ (8007a28 <HAL_RCC_OscConfig+0x27c>)
 8007a04:	f023 0301 	bic.w	r3, r3, #1
 8007a08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a0c:	f7fa fb60 	bl	80020d0 <HAL_GetTick>
 8007a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a12:	e00d      	b.n	8007a30 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a14:	f7fa fb5c 	bl	80020d0 <HAL_GetTick>
 8007a18:	4602      	mov	r2, r0
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	d906      	bls.n	8007a30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e1ca      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
 8007a26:	bf00      	nop
 8007a28:	40021000 	.word	0x40021000
 8007a2c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007a30:	4b8c      	ldr	r3, [pc, #560]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a36:	f003 0302 	and.w	r3, r3, #2
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1ea      	bne.n	8007a14 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 0304 	and.w	r3, r3, #4
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f000 80a6 	beq.w	8007b98 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007a50:	4b84      	ldr	r3, [pc, #528]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d101      	bne.n	8007a60 <HAL_RCC_OscConfig+0x2b4>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e000      	b.n	8007a62 <HAL_RCC_OscConfig+0x2b6>
 8007a60:	2300      	movs	r3, #0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00d      	beq.n	8007a82 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a66:	4b7f      	ldr	r3, [pc, #508]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a6a:	4a7e      	ldr	r2, [pc, #504]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a70:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a72:	4b7c      	ldr	r3, [pc, #496]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007a82:	4b79      	ldr	r3, [pc, #484]	@ (8007c68 <HAL_RCC_OscConfig+0x4bc>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d118      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a8e:	4b76      	ldr	r3, [pc, #472]	@ (8007c68 <HAL_RCC_OscConfig+0x4bc>)
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a75      	ldr	r2, [pc, #468]	@ (8007c68 <HAL_RCC_OscConfig+0x4bc>)
 8007a94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a9a:	f7fa fb19 	bl	80020d0 <HAL_GetTick>
 8007a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007aa0:	e008      	b.n	8007ab4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aa2:	f7fa fb15 	bl	80020d0 <HAL_GetTick>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	1ad3      	subs	r3, r2, r3
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d901      	bls.n	8007ab4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e183      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ab4:	4b6c      	ldr	r3, [pc, #432]	@ (8007c68 <HAL_RCC_OscConfig+0x4bc>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d0f0      	beq.n	8007aa2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d108      	bne.n	8007ada <HAL_RCC_OscConfig+0x32e>
 8007ac8:	4b66      	ldr	r3, [pc, #408]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ace:	4a65      	ldr	r2, [pc, #404]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007ad0:	f043 0301 	orr.w	r3, r3, #1
 8007ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ad8:	e024      	b.n	8007b24 <HAL_RCC_OscConfig+0x378>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	2b05      	cmp	r3, #5
 8007ae0:	d110      	bne.n	8007b04 <HAL_RCC_OscConfig+0x358>
 8007ae2:	4b60      	ldr	r3, [pc, #384]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae8:	4a5e      	ldr	r2, [pc, #376]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007aea:	f043 0304 	orr.w	r3, r3, #4
 8007aee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007af2:	4b5c      	ldr	r3, [pc, #368]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007af8:	4a5a      	ldr	r2, [pc, #360]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007afa:	f043 0301 	orr.w	r3, r3, #1
 8007afe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b02:	e00f      	b.n	8007b24 <HAL_RCC_OscConfig+0x378>
 8007b04:	4b57      	ldr	r3, [pc, #348]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b0a:	4a56      	ldr	r2, [pc, #344]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b0c:	f023 0301 	bic.w	r3, r3, #1
 8007b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007b14:	4b53      	ldr	r3, [pc, #332]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b1a:	4a52      	ldr	r2, [pc, #328]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b1c:	f023 0304 	bic.w	r3, r3, #4
 8007b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d016      	beq.n	8007b5a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b2c:	f7fa fad0 	bl	80020d0 <HAL_GetTick>
 8007b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b32:	e00a      	b.n	8007b4a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b34:	f7fa facc 	bl	80020d0 <HAL_GetTick>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	1ad3      	subs	r3, r2, r3
 8007b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d901      	bls.n	8007b4a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	e138      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b4a:	4b46      	ldr	r3, [pc, #280]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0ed      	beq.n	8007b34 <HAL_RCC_OscConfig+0x388>
 8007b58:	e015      	b.n	8007b86 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b5a:	f7fa fab9 	bl	80020d0 <HAL_GetTick>
 8007b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b60:	e00a      	b.n	8007b78 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b62:	f7fa fab5 	bl	80020d0 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d901      	bls.n	8007b78 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e121      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007b78:	4b3a      	ldr	r3, [pc, #232]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b7e:	f003 0302 	and.w	r3, r3, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1ed      	bne.n	8007b62 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007b86:	7ffb      	ldrb	r3, [r7, #31]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d105      	bne.n	8007b98 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b8c:	4b35      	ldr	r3, [pc, #212]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b90:	4a34      	ldr	r2, [pc, #208]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b96:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d03c      	beq.n	8007c1e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d01c      	beq.n	8007be6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007bac:	4b2d      	ldr	r3, [pc, #180]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007bae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007bb4:	f043 0301 	orr.w	r3, r3, #1
 8007bb8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bbc:	f7fa fa88 	bl	80020d0 <HAL_GetTick>
 8007bc0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007bc4:	f7fa fa84 	bl	80020d0 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e0f2      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007bd6:	4b23      	ldr	r3, [pc, #140]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007bd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bdc:	f003 0302 	and.w	r3, r3, #2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d0ef      	beq.n	8007bc4 <HAL_RCC_OscConfig+0x418>
 8007be4:	e01b      	b.n	8007c1e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007be6:	4b1f      	ldr	r3, [pc, #124]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007be8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007bec:	4a1d      	ldr	r2, [pc, #116]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007bee:	f023 0301 	bic.w	r3, r3, #1
 8007bf2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bf6:	f7fa fa6b 	bl	80020d0 <HAL_GetTick>
 8007bfa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007bfc:	e008      	b.n	8007c10 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007bfe:	f7fa fa67 	bl	80020d0 <HAL_GetTick>
 8007c02:	4602      	mov	r2, r0
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	1ad3      	subs	r3, r2, r3
 8007c08:	2b02      	cmp	r3, #2
 8007c0a:	d901      	bls.n	8007c10 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	e0d5      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007c10:	4b14      	ldr	r3, [pc, #80]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007c12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c16:	f003 0302 	and.w	r3, r3, #2
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1ef      	bne.n	8007bfe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	69db      	ldr	r3, [r3, #28]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f000 80c9 	beq.w	8007dba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c28:	4b0e      	ldr	r3, [pc, #56]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	f003 030c 	and.w	r3, r3, #12
 8007c30:	2b0c      	cmp	r3, #12
 8007c32:	f000 8083 	beq.w	8007d3c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	69db      	ldr	r3, [r3, #28]
 8007c3a:	2b02      	cmp	r3, #2
 8007c3c:	d15e      	bne.n	8007cfc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c3e:	4b09      	ldr	r3, [pc, #36]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a08      	ldr	r2, [pc, #32]	@ (8007c64 <HAL_RCC_OscConfig+0x4b8>)
 8007c44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c4a:	f7fa fa41 	bl	80020d0 <HAL_GetTick>
 8007c4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c50:	e00c      	b.n	8007c6c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c52:	f7fa fa3d 	bl	80020d0 <HAL_GetTick>
 8007c56:	4602      	mov	r2, r0
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d905      	bls.n	8007c6c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007c60:	2303      	movs	r3, #3
 8007c62:	e0ab      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
 8007c64:	40021000 	.word	0x40021000
 8007c68:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c6c:	4b55      	ldr	r3, [pc, #340]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d1ec      	bne.n	8007c52 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c78:	4b52      	ldr	r3, [pc, #328]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007c7a:	68da      	ldr	r2, [r3, #12]
 8007c7c:	4b52      	ldr	r3, [pc, #328]	@ (8007dc8 <HAL_RCC_OscConfig+0x61c>)
 8007c7e:	4013      	ands	r3, r2
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	6a11      	ldr	r1, [r2, #32]
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007c88:	3a01      	subs	r2, #1
 8007c8a:	0112      	lsls	r2, r2, #4
 8007c8c:	4311      	orrs	r1, r2
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007c92:	0212      	lsls	r2, r2, #8
 8007c94:	4311      	orrs	r1, r2
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007c9a:	0852      	lsrs	r2, r2, #1
 8007c9c:	3a01      	subs	r2, #1
 8007c9e:	0552      	lsls	r2, r2, #21
 8007ca0:	4311      	orrs	r1, r2
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007ca6:	0852      	lsrs	r2, r2, #1
 8007ca8:	3a01      	subs	r2, #1
 8007caa:	0652      	lsls	r2, r2, #25
 8007cac:	4311      	orrs	r1, r2
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007cb2:	06d2      	lsls	r2, r2, #27
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	4943      	ldr	r1, [pc, #268]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cbc:	4b41      	ldr	r3, [pc, #260]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a40      	ldr	r2, [pc, #256]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cc6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007cd2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd4:	f7fa f9fc 	bl	80020d0 <HAL_GetTick>
 8007cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cda:	e008      	b.n	8007cee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cdc:	f7fa f9f8 	bl	80020d0 <HAL_GetTick>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	1ad3      	subs	r3, r2, r3
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d901      	bls.n	8007cee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007cea:	2303      	movs	r3, #3
 8007cec:	e066      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cee:	4b35      	ldr	r3, [pc, #212]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d0f0      	beq.n	8007cdc <HAL_RCC_OscConfig+0x530>
 8007cfa:	e05e      	b.n	8007dba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cfc:	4b31      	ldr	r3, [pc, #196]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a30      	ldr	r2, [pc, #192]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007d02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d08:	f7fa f9e2 	bl	80020d0 <HAL_GetTick>
 8007d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d0e:	e008      	b.n	8007d22 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d10:	f7fa f9de 	bl	80020d0 <HAL_GetTick>
 8007d14:	4602      	mov	r2, r0
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	2b02      	cmp	r3, #2
 8007d1c:	d901      	bls.n	8007d22 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007d1e:	2303      	movs	r3, #3
 8007d20:	e04c      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007d22:	4b28      	ldr	r3, [pc, #160]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d1f0      	bne.n	8007d10 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007d2e:	4b25      	ldr	r3, [pc, #148]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007d30:	68da      	ldr	r2, [r3, #12]
 8007d32:	4924      	ldr	r1, [pc, #144]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007d34:	4b25      	ldr	r3, [pc, #148]	@ (8007dcc <HAL_RCC_OscConfig+0x620>)
 8007d36:	4013      	ands	r3, r2
 8007d38:	60cb      	str	r3, [r1, #12]
 8007d3a:	e03e      	b.n	8007dba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d101      	bne.n	8007d48 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e039      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007d48:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc4 <HAL_RCC_OscConfig+0x618>)
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f003 0203 	and.w	r2, r3, #3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a1b      	ldr	r3, [r3, #32]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d12c      	bne.n	8007db6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d66:	3b01      	subs	r3, #1
 8007d68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d123      	bne.n	8007db6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d11b      	bne.n	8007db6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d113      	bne.n	8007db6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d98:	085b      	lsrs	r3, r3, #1
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d109      	bne.n	8007db6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dac:	085b      	lsrs	r3, r3, #1
 8007dae:	3b01      	subs	r3, #1
 8007db0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d001      	beq.n	8007dba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e000      	b.n	8007dbc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007dba:	2300      	movs	r3, #0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3720      	adds	r7, #32
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	40021000 	.word	0x40021000
 8007dc8:	019f800c 	.word	0x019f800c
 8007dcc:	feeefffc 	.word	0xfeeefffc

08007dd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d101      	bne.n	8007de8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e11e      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007de8:	4b91      	ldr	r3, [pc, #580]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 030f 	and.w	r3, r3, #15
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d910      	bls.n	8007e18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007df6:	4b8e      	ldr	r3, [pc, #568]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f023 020f 	bic.w	r2, r3, #15
 8007dfe:	498c      	ldr	r1, [pc, #560]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e06:	4b8a      	ldr	r3, [pc, #552]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 030f 	and.w	r3, r3, #15
 8007e0e:	683a      	ldr	r2, [r7, #0]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d001      	beq.n	8007e18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e106      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f003 0301 	and.w	r3, r3, #1
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d073      	beq.n	8007f0c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	2b03      	cmp	r3, #3
 8007e2a:	d129      	bne.n	8007e80 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e2c:	4b81      	ldr	r3, [pc, #516]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e0f4      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007e3c:	f000 f9d0 	bl	80081e0 <RCC_GetSysClockFreqFromPLLSource>
 8007e40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	4a7c      	ldr	r2, [pc, #496]	@ (8008038 <HAL_RCC_ClockConfig+0x268>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d93f      	bls.n	8007eca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007e4a:	4b7a      	ldr	r3, [pc, #488]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d009      	beq.n	8007e6a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d033      	beq.n	8007eca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d12f      	bne.n	8007eca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007e6a:	4b72      	ldr	r3, [pc, #456]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e72:	4a70      	ldr	r2, [pc, #448]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007e7a:	2380      	movs	r3, #128	@ 0x80
 8007e7c:	617b      	str	r3, [r7, #20]
 8007e7e:	e024      	b.n	8007eca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d107      	bne.n	8007e98 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e88:	4b6a      	ldr	r3, [pc, #424]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d109      	bne.n	8007ea8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	e0c6      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e98:	4b66      	ldr	r3, [pc, #408]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d101      	bne.n	8007ea8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	e0be      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007ea8:	f000 f8ce 	bl	8008048 <HAL_RCC_GetSysClockFreq>
 8007eac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	4a61      	ldr	r2, [pc, #388]	@ (8008038 <HAL_RCC_ClockConfig+0x268>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d909      	bls.n	8007eca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ebe:	4a5d      	ldr	r2, [pc, #372]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007ec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007ec6:	2380      	movs	r3, #128	@ 0x80
 8007ec8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007eca:	4b5a      	ldr	r3, [pc, #360]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	f023 0203 	bic.w	r2, r3, #3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	4957      	ldr	r1, [pc, #348]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007edc:	f7fa f8f8 	bl	80020d0 <HAL_GetTick>
 8007ee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ee2:	e00a      	b.n	8007efa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee4:	f7fa f8f4 	bl	80020d0 <HAL_GetTick>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	1ad3      	subs	r3, r2, r3
 8007eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d901      	bls.n	8007efa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e095      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007efa:	4b4e      	ldr	r3, [pc, #312]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f003 020c 	and.w	r2, r3, #12
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d1eb      	bne.n	8007ee4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d023      	beq.n	8007f60 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0304 	and.w	r3, r3, #4
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d005      	beq.n	8007f30 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f24:	4b43      	ldr	r3, [pc, #268]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	4a42      	ldr	r2, [pc, #264]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007f2e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d007      	beq.n	8007f4c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007f44:	4a3b      	ldr	r2, [pc, #236]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007f4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f4c:	4b39      	ldr	r3, [pc, #228]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	4936      	ldr	r1, [pc, #216]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	608b      	str	r3, [r1, #8]
 8007f5e:	e008      	b.n	8007f72 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	2b80      	cmp	r3, #128	@ 0x80
 8007f64:	d105      	bne.n	8007f72 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007f66:	4b33      	ldr	r3, [pc, #204]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	4a32      	ldr	r2, [pc, #200]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007f6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f70:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f72:	4b2f      	ldr	r3, [pc, #188]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 030f 	and.w	r3, r3, #15
 8007f7a:	683a      	ldr	r2, [r7, #0]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d21d      	bcs.n	8007fbc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f80:	4b2b      	ldr	r3, [pc, #172]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f023 020f 	bic.w	r2, r3, #15
 8007f88:	4929      	ldr	r1, [pc, #164]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007f90:	f7fa f89e 	bl	80020d0 <HAL_GetTick>
 8007f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f96:	e00a      	b.n	8007fae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f98:	f7fa f89a 	bl	80020d0 <HAL_GetTick>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	1ad3      	subs	r3, r2, r3
 8007fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d901      	bls.n	8007fae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e03b      	b.n	8008026 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fae:	4b20      	ldr	r3, [pc, #128]	@ (8008030 <HAL_RCC_ClockConfig+0x260>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 030f 	and.w	r3, r3, #15
 8007fb6:	683a      	ldr	r2, [r7, #0]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d1ed      	bne.n	8007f98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 0304 	and.w	r3, r3, #4
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d008      	beq.n	8007fda <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	4917      	ldr	r1, [pc, #92]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 0308 	and.w	r3, r3, #8
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d009      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fe6:	4b13      	ldr	r3, [pc, #76]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	00db      	lsls	r3, r3, #3
 8007ff4:	490f      	ldr	r1, [pc, #60]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007ffa:	f000 f825 	bl	8008048 <HAL_RCC_GetSysClockFreq>
 8007ffe:	4602      	mov	r2, r0
 8008000:	4b0c      	ldr	r3, [pc, #48]	@ (8008034 <HAL_RCC_ClockConfig+0x264>)
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	091b      	lsrs	r3, r3, #4
 8008006:	f003 030f 	and.w	r3, r3, #15
 800800a:	490c      	ldr	r1, [pc, #48]	@ (800803c <HAL_RCC_ClockConfig+0x26c>)
 800800c:	5ccb      	ldrb	r3, [r1, r3]
 800800e:	f003 031f 	and.w	r3, r3, #31
 8008012:	fa22 f303 	lsr.w	r3, r2, r3
 8008016:	4a0a      	ldr	r2, [pc, #40]	@ (8008040 <HAL_RCC_ClockConfig+0x270>)
 8008018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800801a:	4b0a      	ldr	r3, [pc, #40]	@ (8008044 <HAL_RCC_ClockConfig+0x274>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4618      	mov	r0, r3
 8008020:	f7f9 ff0a 	bl	8001e38 <HAL_InitTick>
 8008024:	4603      	mov	r3, r0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3718      	adds	r7, #24
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	40022000 	.word	0x40022000
 8008034:	40021000 	.word	0x40021000
 8008038:	04c4b400 	.word	0x04c4b400
 800803c:	0800ef54 	.word	0x0800ef54
 8008040:	20000008 	.word	0x20000008
 8008044:	2000000c 	.word	0x2000000c

08008048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800804e:	4b2c      	ldr	r3, [pc, #176]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	f003 030c 	and.w	r3, r3, #12
 8008056:	2b04      	cmp	r3, #4
 8008058:	d102      	bne.n	8008060 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800805a:	4b2a      	ldr	r3, [pc, #168]	@ (8008104 <HAL_RCC_GetSysClockFreq+0xbc>)
 800805c:	613b      	str	r3, [r7, #16]
 800805e:	e047      	b.n	80080f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008060:	4b27      	ldr	r3, [pc, #156]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f003 030c 	and.w	r3, r3, #12
 8008068:	2b08      	cmp	r3, #8
 800806a:	d102      	bne.n	8008072 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800806c:	4b26      	ldr	r3, [pc, #152]	@ (8008108 <HAL_RCC_GetSysClockFreq+0xc0>)
 800806e:	613b      	str	r3, [r7, #16]
 8008070:	e03e      	b.n	80080f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008072:	4b23      	ldr	r3, [pc, #140]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	f003 030c 	and.w	r3, r3, #12
 800807a:	2b0c      	cmp	r3, #12
 800807c:	d136      	bne.n	80080ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800807e:	4b20      	ldr	r3, [pc, #128]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	f003 0303 	and.w	r3, r3, #3
 8008086:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008088:	4b1d      	ldr	r3, [pc, #116]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	091b      	lsrs	r3, r3, #4
 800808e:	f003 030f 	and.w	r3, r3, #15
 8008092:	3301      	adds	r3, #1
 8008094:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2b03      	cmp	r3, #3
 800809a:	d10c      	bne.n	80080b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800809c:	4a1a      	ldr	r2, [pc, #104]	@ (8008108 <HAL_RCC_GetSysClockFreq+0xc0>)
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80080a4:	4a16      	ldr	r2, [pc, #88]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 80080a6:	68d2      	ldr	r2, [r2, #12]
 80080a8:	0a12      	lsrs	r2, r2, #8
 80080aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80080ae:	fb02 f303 	mul.w	r3, r2, r3
 80080b2:	617b      	str	r3, [r7, #20]
      break;
 80080b4:	e00c      	b.n	80080d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80080b6:	4a13      	ldr	r2, [pc, #76]	@ (8008104 <HAL_RCC_GetSysClockFreq+0xbc>)
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80080be:	4a10      	ldr	r2, [pc, #64]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 80080c0:	68d2      	ldr	r2, [r2, #12]
 80080c2:	0a12      	lsrs	r2, r2, #8
 80080c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80080c8:	fb02 f303 	mul.w	r3, r2, r3
 80080cc:	617b      	str	r3, [r7, #20]
      break;
 80080ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80080d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008100 <HAL_RCC_GetSysClockFreq+0xb8>)
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	0e5b      	lsrs	r3, r3, #25
 80080d6:	f003 0303 	and.w	r3, r3, #3
 80080da:	3301      	adds	r3, #1
 80080dc:	005b      	lsls	r3, r3, #1
 80080de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e8:	613b      	str	r3, [r7, #16]
 80080ea:	e001      	b.n	80080f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80080ec:	2300      	movs	r3, #0
 80080ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80080f0:	693b      	ldr	r3, [r7, #16]
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	371c      	adds	r7, #28
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	40021000 	.word	0x40021000
 8008104:	00f42400 	.word	0x00f42400
 8008108:	007a1200 	.word	0x007a1200

0800810c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800810c:	b480      	push	{r7}
 800810e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008110:	4b03      	ldr	r3, [pc, #12]	@ (8008120 <HAL_RCC_GetHCLKFreq+0x14>)
 8008112:	681b      	ldr	r3, [r3, #0]
}
 8008114:	4618      	mov	r0, r3
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	20000008 	.word	0x20000008

08008124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008128:	f7ff fff0 	bl	800810c <HAL_RCC_GetHCLKFreq>
 800812c:	4602      	mov	r2, r0
 800812e:	4b06      	ldr	r3, [pc, #24]	@ (8008148 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	0a1b      	lsrs	r3, r3, #8
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	4904      	ldr	r1, [pc, #16]	@ (800814c <HAL_RCC_GetPCLK1Freq+0x28>)
 800813a:	5ccb      	ldrb	r3, [r1, r3]
 800813c:	f003 031f 	and.w	r3, r3, #31
 8008140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008144:	4618      	mov	r0, r3
 8008146:	bd80      	pop	{r7, pc}
 8008148:	40021000 	.word	0x40021000
 800814c:	0800ef64 	.word	0x0800ef64

08008150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008154:	f7ff ffda 	bl	800810c <HAL_RCC_GetHCLKFreq>
 8008158:	4602      	mov	r2, r0
 800815a:	4b06      	ldr	r3, [pc, #24]	@ (8008174 <HAL_RCC_GetPCLK2Freq+0x24>)
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	0adb      	lsrs	r3, r3, #11
 8008160:	f003 0307 	and.w	r3, r3, #7
 8008164:	4904      	ldr	r1, [pc, #16]	@ (8008178 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008166:	5ccb      	ldrb	r3, [r1, r3]
 8008168:	f003 031f 	and.w	r3, r3, #31
 800816c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008170:	4618      	mov	r0, r3
 8008172:	bd80      	pop	{r7, pc}
 8008174:	40021000 	.word	0x40021000
 8008178:	0800ef64 	.word	0x0800ef64

0800817c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	220f      	movs	r2, #15
 800818a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800818c:	4b12      	ldr	r3, [pc, #72]	@ (80081d8 <HAL_RCC_GetClockConfig+0x5c>)
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	f003 0203 	and.w	r2, r3, #3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008198:	4b0f      	ldr	r3, [pc, #60]	@ (80081d8 <HAL_RCC_GetClockConfig+0x5c>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80081a4:	4b0c      	ldr	r3, [pc, #48]	@ (80081d8 <HAL_RCC_GetClockConfig+0x5c>)
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80081b0:	4b09      	ldr	r3, [pc, #36]	@ (80081d8 <HAL_RCC_GetClockConfig+0x5c>)
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	08db      	lsrs	r3, r3, #3
 80081b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80081be:	4b07      	ldr	r3, [pc, #28]	@ (80081dc <HAL_RCC_GetClockConfig+0x60>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 020f 	and.w	r2, r3, #15
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	601a      	str	r2, [r3, #0]
}
 80081ca:	bf00      	nop
 80081cc:	370c      	adds	r7, #12
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	40021000 	.word	0x40021000
 80081dc:	40022000 	.word	0x40022000

080081e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b087      	sub	sp, #28
 80081e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80081e6:	4b1e      	ldr	r3, [pc, #120]	@ (8008260 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f003 0303 	and.w	r3, r3, #3
 80081ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80081f0:	4b1b      	ldr	r3, [pc, #108]	@ (8008260 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	091b      	lsrs	r3, r3, #4
 80081f6:	f003 030f 	and.w	r3, r3, #15
 80081fa:	3301      	adds	r3, #1
 80081fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	2b03      	cmp	r3, #3
 8008202:	d10c      	bne.n	800821e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008204:	4a17      	ldr	r2, [pc, #92]	@ (8008264 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	fbb2 f3f3 	udiv	r3, r2, r3
 800820c:	4a14      	ldr	r2, [pc, #80]	@ (8008260 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800820e:	68d2      	ldr	r2, [r2, #12]
 8008210:	0a12      	lsrs	r2, r2, #8
 8008212:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008216:	fb02 f303 	mul.w	r3, r2, r3
 800821a:	617b      	str	r3, [r7, #20]
    break;
 800821c:	e00c      	b.n	8008238 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800821e:	4a12      	ldr	r2, [pc, #72]	@ (8008268 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	fbb2 f3f3 	udiv	r3, r2, r3
 8008226:	4a0e      	ldr	r2, [pc, #56]	@ (8008260 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008228:	68d2      	ldr	r2, [r2, #12]
 800822a:	0a12      	lsrs	r2, r2, #8
 800822c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008230:	fb02 f303 	mul.w	r3, r2, r3
 8008234:	617b      	str	r3, [r7, #20]
    break;
 8008236:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008238:	4b09      	ldr	r3, [pc, #36]	@ (8008260 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	0e5b      	lsrs	r3, r3, #25
 800823e:	f003 0303 	and.w	r3, r3, #3
 8008242:	3301      	adds	r3, #1
 8008244:	005b      	lsls	r3, r3, #1
 8008246:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008248:	697a      	ldr	r2, [r7, #20]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008250:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008252:	687b      	ldr	r3, [r7, #4]
}
 8008254:	4618      	mov	r0, r3
 8008256:	371c      	adds	r7, #28
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr
 8008260:	40021000 	.word	0x40021000
 8008264:	007a1200 	.word	0x007a1200
 8008268:	00f42400 	.word	0x00f42400

0800826c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008274:	2300      	movs	r3, #0
 8008276:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008278:	2300      	movs	r3, #0
 800827a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008284:	2b00      	cmp	r3, #0
 8008286:	f000 8098 	beq.w	80083ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800828a:	2300      	movs	r3, #0
 800828c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800828e:	4b43      	ldr	r3, [pc, #268]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10d      	bne.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800829a:	4b40      	ldr	r3, [pc, #256]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800829c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800829e:	4a3f      	ldr	r2, [pc, #252]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80082a6:	4b3d      	ldr	r3, [pc, #244]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ae:	60bb      	str	r3, [r7, #8]
 80082b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80082b2:	2301      	movs	r3, #1
 80082b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082b6:	4b3a      	ldr	r3, [pc, #232]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a39      	ldr	r2, [pc, #228]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80082bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80082c2:	f7f9 ff05 	bl	80020d0 <HAL_GetTick>
 80082c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082c8:	e009      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082ca:	f7f9 ff01 	bl	80020d0 <HAL_GetTick>
 80082ce:	4602      	mov	r2, r0
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	1ad3      	subs	r3, r2, r3
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d902      	bls.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	74fb      	strb	r3, [r7, #19]
        break;
 80082dc:	e005      	b.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082de:	4b30      	ldr	r3, [pc, #192]	@ (80083a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d0ef      	beq.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80082ea:	7cfb      	ldrb	r3, [r7, #19]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d159      	bne.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80082f0:	4b2a      	ldr	r3, [pc, #168]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d01e      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	429a      	cmp	r2, r3
 800830a:	d019      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800830c:	4b23      	ldr	r3, [pc, #140]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800830e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008316:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008318:	4b20      	ldr	r3, [pc, #128]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800831a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800831e:	4a1f      	ldr	r2, [pc, #124]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008328:	4b1c      	ldr	r3, [pc, #112]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800832a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800832e:	4a1b      	ldr	r2, [pc, #108]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008334:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008338:	4a18      	ldr	r2, [pc, #96]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d016      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800834a:	f7f9 fec1 	bl	80020d0 <HAL_GetTick>
 800834e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008350:	e00b      	b.n	800836a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008352:	f7f9 febd 	bl	80020d0 <HAL_GetTick>
 8008356:	4602      	mov	r2, r0
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008360:	4293      	cmp	r3, r2
 8008362:	d902      	bls.n	800836a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008364:	2303      	movs	r3, #3
 8008366:	74fb      	strb	r3, [r7, #19]
            break;
 8008368:	e006      	b.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800836a:	4b0c      	ldr	r3, [pc, #48]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800836c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008370:	f003 0302 	and.w	r3, r3, #2
 8008374:	2b00      	cmp	r3, #0
 8008376:	d0ec      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008378:	7cfb      	ldrb	r3, [r7, #19]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10b      	bne.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800837e:	4b07      	ldr	r3, [pc, #28]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008384:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800838c:	4903      	ldr	r1, [pc, #12]	@ (800839c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800838e:	4313      	orrs	r3, r2
 8008390:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008394:	e008      	b.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008396:	7cfb      	ldrb	r3, [r7, #19]
 8008398:	74bb      	strb	r3, [r7, #18]
 800839a:	e005      	b.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800839c:	40021000 	.word	0x40021000
 80083a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083a4:	7cfb      	ldrb	r3, [r7, #19]
 80083a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80083a8:	7c7b      	ldrb	r3, [r7, #17]
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d105      	bne.n	80083ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80083ae:	4ba7      	ldr	r3, [pc, #668]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b2:	4aa6      	ldr	r2, [pc, #664]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00a      	beq.n	80083dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80083c6:	4ba1      	ldr	r3, [pc, #644]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083cc:	f023 0203 	bic.w	r2, r3, #3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	499d      	ldr	r1, [pc, #628]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d6:	4313      	orrs	r3, r2
 80083d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 0302 	and.w	r3, r3, #2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00a      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80083e8:	4b98      	ldr	r3, [pc, #608]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ee:	f023 020c 	bic.w	r2, r3, #12
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	4995      	ldr	r1, [pc, #596]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083f8:	4313      	orrs	r3, r2
 80083fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f003 0304 	and.w	r3, r3, #4
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00a      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800840a:	4b90      	ldr	r3, [pc, #576]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800840c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008410:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	498c      	ldr	r1, [pc, #560]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841a:	4313      	orrs	r3, r2
 800841c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f003 0308 	and.w	r3, r3, #8
 8008428:	2b00      	cmp	r3, #0
 800842a:	d00a      	beq.n	8008442 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800842c:	4b87      	ldr	r3, [pc, #540]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800842e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008432:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	691b      	ldr	r3, [r3, #16]
 800843a:	4984      	ldr	r1, [pc, #528]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843c:	4313      	orrs	r3, r2
 800843e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0310 	and.w	r3, r3, #16
 800844a:	2b00      	cmp	r3, #0
 800844c:	d00a      	beq.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800844e:	4b7f      	ldr	r3, [pc, #508]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008454:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	695b      	ldr	r3, [r3, #20]
 800845c:	497b      	ldr	r1, [pc, #492]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800845e:	4313      	orrs	r3, r2
 8008460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 0320 	and.w	r3, r3, #32
 800846c:	2b00      	cmp	r3, #0
 800846e:	d00a      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008470:	4b76      	ldr	r3, [pc, #472]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008476:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	699b      	ldr	r3, [r3, #24]
 800847e:	4973      	ldr	r1, [pc, #460]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008480:	4313      	orrs	r3, r2
 8008482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00a      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008492:	4b6e      	ldr	r3, [pc, #440]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008498:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	69db      	ldr	r3, [r3, #28]
 80084a0:	496a      	ldr	r1, [pc, #424]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084a2:	4313      	orrs	r3, r2
 80084a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d00a      	beq.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80084b4:	4b65      	ldr	r3, [pc, #404]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	4962      	ldr	r1, [pc, #392]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c4:	4313      	orrs	r3, r2
 80084c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00a      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80084d6:	4b5d      	ldr	r3, [pc, #372]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e4:	4959      	ldr	r1, [pc, #356]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e6:	4313      	orrs	r3, r2
 80084e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d00a      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80084f8:	4b54      	ldr	r3, [pc, #336]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084fe:	f023 0203 	bic.w	r2, r3, #3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008506:	4951      	ldr	r1, [pc, #324]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008508:	4313      	orrs	r3, r2
 800850a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800851a:	4b4c      	ldr	r3, [pc, #304]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008520:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008528:	4948      	ldr	r1, [pc, #288]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800852a:	4313      	orrs	r3, r2
 800852c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008538:	2b00      	cmp	r3, #0
 800853a:	d015      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800853c:	4b43      	ldr	r3, [pc, #268]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800853e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008542:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854a:	4940      	ldr	r1, [pc, #256]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800854c:	4313      	orrs	r3, r2
 800854e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800855a:	d105      	bne.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800855c:	4b3b      	ldr	r3, [pc, #236]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	4a3a      	ldr	r2, [pc, #232]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008566:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008570:	2b00      	cmp	r3, #0
 8008572:	d015      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008574:	4b35      	ldr	r3, [pc, #212]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800857a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008582:	4932      	ldr	r1, [pc, #200]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008584:	4313      	orrs	r3, r2
 8008586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800858e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008592:	d105      	bne.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008594:	4b2d      	ldr	r3, [pc, #180]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	4a2c      	ldr	r2, [pc, #176]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800859a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800859e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d015      	beq.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80085ac:	4b27      	ldr	r3, [pc, #156]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ba:	4924      	ldr	r1, [pc, #144]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80085ca:	d105      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80085cc:	4b1f      	ldr	r3, [pc, #124]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ce:	68db      	ldr	r3, [r3, #12]
 80085d0:	4a1e      	ldr	r2, [pc, #120]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085d6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d015      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085e4:	4b19      	ldr	r3, [pc, #100]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085f2:	4916      	ldr	r1, [pc, #88]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085f4:	4313      	orrs	r3, r2
 80085f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008602:	d105      	bne.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008604:	4b11      	ldr	r3, [pc, #68]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	4a10      	ldr	r2, [pc, #64]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800860a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800860e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d019      	beq.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800861c:	4b0b      	ldr	r3, [pc, #44]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800861e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008622:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862a:	4908      	ldr	r1, [pc, #32]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800862c:	4313      	orrs	r3, r2
 800862e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008636:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800863a:	d109      	bne.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800863c:	4b03      	ldr	r3, [pc, #12]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	4a02      	ldr	r2, [pc, #8]	@ (800864c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008642:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008646:	60d3      	str	r3, [r2, #12]
 8008648:	e002      	b.n	8008650 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800864a:	bf00      	nop
 800864c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d015      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800865c:	4b29      	ldr	r3, [pc, #164]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800865e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008662:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800866a:	4926      	ldr	r1, [pc, #152]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800866c:	4313      	orrs	r3, r2
 800866e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008676:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800867a:	d105      	bne.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800867c:	4b21      	ldr	r3, [pc, #132]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	4a20      	ldr	r2, [pc, #128]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008686:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008690:	2b00      	cmp	r3, #0
 8008692:	d015      	beq.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008694:	4b1b      	ldr	r3, [pc, #108]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800869a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086a2:	4918      	ldr	r1, [pc, #96]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086b2:	d105      	bne.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80086b4:	4b13      	ldr	r3, [pc, #76]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086b6:	68db      	ldr	r3, [r3, #12]
 80086b8:	4a12      	ldr	r2, [pc, #72]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086be:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d015      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80086cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80086d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086da:	490a      	ldr	r1, [pc, #40]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086dc:	4313      	orrs	r3, r2
 80086de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086ea:	d105      	bne.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086ec:	4b05      	ldr	r3, [pc, #20]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	4a04      	ldr	r2, [pc, #16]	@ (8008704 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80086f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80086f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	40021000 	.word	0x40021000

08008708 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b082      	sub	sp, #8
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e049      	b.n	80087ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d106      	bne.n	8008734 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f7f9 fa8c 	bl	8001c4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2202      	movs	r2, #2
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	3304      	adds	r3, #4
 8008744:	4619      	mov	r1, r3
 8008746:	4610      	mov	r0, r2
 8008748:	f000 fdc4 	bl	80092d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2201      	movs	r2, #1
 8008758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2201      	movs	r2, #1
 8008760:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2201      	movs	r2, #1
 8008768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2201      	movs	r2, #1
 8008790:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3708      	adds	r7, #8
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
	...

080087b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b085      	sub	sp, #20
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d001      	beq.n	80087d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e054      	b.n	800887a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2202      	movs	r2, #2
 80087d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68da      	ldr	r2, [r3, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0201 	orr.w	r2, r2, #1
 80087e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a26      	ldr	r2, [pc, #152]	@ (8008888 <HAL_TIM_Base_Start_IT+0xd0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d022      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087fa:	d01d      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a22      	ldr	r2, [pc, #136]	@ (800888c <HAL_TIM_Base_Start_IT+0xd4>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d018      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a21      	ldr	r2, [pc, #132]	@ (8008890 <HAL_TIM_Base_Start_IT+0xd8>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d013      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a1f      	ldr	r2, [pc, #124]	@ (8008894 <HAL_TIM_Base_Start_IT+0xdc>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d00e      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a1e      	ldr	r2, [pc, #120]	@ (8008898 <HAL_TIM_Base_Start_IT+0xe0>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d009      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a1c      	ldr	r2, [pc, #112]	@ (800889c <HAL_TIM_Base_Start_IT+0xe4>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d004      	beq.n	8008838 <HAL_TIM_Base_Start_IT+0x80>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a1b      	ldr	r2, [pc, #108]	@ (80088a0 <HAL_TIM_Base_Start_IT+0xe8>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d115      	bne.n	8008864 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689a      	ldr	r2, [r3, #8]
 800883e:	4b19      	ldr	r3, [pc, #100]	@ (80088a4 <HAL_TIM_Base_Start_IT+0xec>)
 8008840:	4013      	ands	r3, r2
 8008842:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2b06      	cmp	r3, #6
 8008848:	d015      	beq.n	8008876 <HAL_TIM_Base_Start_IT+0xbe>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008850:	d011      	beq.n	8008876 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f042 0201 	orr.w	r2, r2, #1
 8008860:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008862:	e008      	b.n	8008876 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681a      	ldr	r2, [r3, #0]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f042 0201 	orr.w	r2, r2, #1
 8008872:	601a      	str	r2, [r3, #0]
 8008874:	e000      	b.n	8008878 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008876:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3714      	adds	r7, #20
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40012c00 	.word	0x40012c00
 800888c:	40000400 	.word	0x40000400
 8008890:	40000800 	.word	0x40000800
 8008894:	40000c00 	.word	0x40000c00
 8008898:	40013400 	.word	0x40013400
 800889c:	40014000 	.word	0x40014000
 80088a0:	40015000 	.word	0x40015000
 80088a4:	00010007 	.word	0x00010007

080088a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d101      	bne.n	80088ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e049      	b.n	800894e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d106      	bne.n	80088d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f841 	bl	8008956 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	3304      	adds	r3, #4
 80088e4:	4619      	mov	r1, r3
 80088e6:	4610      	mov	r0, r2
 80088e8:	f000 fcf4 	bl	80092d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800894c:	2300      	movs	r3, #0
}
 800894e:	4618      	mov	r0, r3
 8008950:	3708      	adds	r7, #8
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008956:	b480      	push	{r7}
 8008958:	b083      	sub	sp, #12
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
	...

0800896c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
 8008974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d109      	bne.n	8008990 <HAL_TIM_PWM_Start+0x24>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b01      	cmp	r3, #1
 8008986:	bf14      	ite	ne
 8008988:	2301      	movne	r3, #1
 800898a:	2300      	moveq	r3, #0
 800898c:	b2db      	uxtb	r3, r3
 800898e:	e03c      	b.n	8008a0a <HAL_TIM_PWM_Start+0x9e>
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	2b04      	cmp	r3, #4
 8008994:	d109      	bne.n	80089aa <HAL_TIM_PWM_Start+0x3e>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b01      	cmp	r3, #1
 80089a0:	bf14      	ite	ne
 80089a2:	2301      	movne	r3, #1
 80089a4:	2300      	moveq	r3, #0
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	e02f      	b.n	8008a0a <HAL_TIM_PWM_Start+0x9e>
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	2b08      	cmp	r3, #8
 80089ae:	d109      	bne.n	80089c4 <HAL_TIM_PWM_Start+0x58>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80089b6:	b2db      	uxtb	r3, r3
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	bf14      	ite	ne
 80089bc:	2301      	movne	r3, #1
 80089be:	2300      	moveq	r3, #0
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	e022      	b.n	8008a0a <HAL_TIM_PWM_Start+0x9e>
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	2b0c      	cmp	r3, #12
 80089c8:	d109      	bne.n	80089de <HAL_TIM_PWM_Start+0x72>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	bf14      	ite	ne
 80089d6:	2301      	movne	r3, #1
 80089d8:	2300      	moveq	r3, #0
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	e015      	b.n	8008a0a <HAL_TIM_PWM_Start+0x9e>
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	2b10      	cmp	r3, #16
 80089e2:	d109      	bne.n	80089f8 <HAL_TIM_PWM_Start+0x8c>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	bf14      	ite	ne
 80089f0:	2301      	movne	r3, #1
 80089f2:	2300      	moveq	r3, #0
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	e008      	b.n	8008a0a <HAL_TIM_PWM_Start+0x9e>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	bf14      	ite	ne
 8008a04:	2301      	movne	r3, #1
 8008a06:	2300      	moveq	r3, #0
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d001      	beq.n	8008a12 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	e0a6      	b.n	8008b60 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d104      	bne.n	8008a22 <HAL_TIM_PWM_Start+0xb6>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a20:	e023      	b.n	8008a6a <HAL_TIM_PWM_Start+0xfe>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b04      	cmp	r3, #4
 8008a26:	d104      	bne.n	8008a32 <HAL_TIM_PWM_Start+0xc6>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a30:	e01b      	b.n	8008a6a <HAL_TIM_PWM_Start+0xfe>
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	2b08      	cmp	r3, #8
 8008a36:	d104      	bne.n	8008a42 <HAL_TIM_PWM_Start+0xd6>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a40:	e013      	b.n	8008a6a <HAL_TIM_PWM_Start+0xfe>
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	2b0c      	cmp	r3, #12
 8008a46:	d104      	bne.n	8008a52 <HAL_TIM_PWM_Start+0xe6>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a50:	e00b      	b.n	8008a6a <HAL_TIM_PWM_Start+0xfe>
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	2b10      	cmp	r3, #16
 8008a56:	d104      	bne.n	8008a62 <HAL_TIM_PWM_Start+0xf6>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2202      	movs	r2, #2
 8008a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a60:	e003      	b.n	8008a6a <HAL_TIM_PWM_Start+0xfe>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2202      	movs	r2, #2
 8008a66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	4618      	mov	r0, r3
 8008a74:	f001 f8a8 	bl	8009bc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a3a      	ldr	r2, [pc, #232]	@ (8008b68 <HAL_TIM_PWM_Start+0x1fc>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d018      	beq.n	8008ab4 <HAL_TIM_PWM_Start+0x148>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a39      	ldr	r2, [pc, #228]	@ (8008b6c <HAL_TIM_PWM_Start+0x200>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d013      	beq.n	8008ab4 <HAL_TIM_PWM_Start+0x148>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a37      	ldr	r2, [pc, #220]	@ (8008b70 <HAL_TIM_PWM_Start+0x204>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d00e      	beq.n	8008ab4 <HAL_TIM_PWM_Start+0x148>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a36      	ldr	r2, [pc, #216]	@ (8008b74 <HAL_TIM_PWM_Start+0x208>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d009      	beq.n	8008ab4 <HAL_TIM_PWM_Start+0x148>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a34      	ldr	r2, [pc, #208]	@ (8008b78 <HAL_TIM_PWM_Start+0x20c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d004      	beq.n	8008ab4 <HAL_TIM_PWM_Start+0x148>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a33      	ldr	r2, [pc, #204]	@ (8008b7c <HAL_TIM_PWM_Start+0x210>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d101      	bne.n	8008ab8 <HAL_TIM_PWM_Start+0x14c>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	e000      	b.n	8008aba <HAL_TIM_PWM_Start+0x14e>
 8008ab8:	2300      	movs	r3, #0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d007      	beq.n	8008ace <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008acc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a25      	ldr	r2, [pc, #148]	@ (8008b68 <HAL_TIM_PWM_Start+0x1fc>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d022      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ae0:	d01d      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a26      	ldr	r2, [pc, #152]	@ (8008b80 <HAL_TIM_PWM_Start+0x214>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d018      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a24      	ldr	r2, [pc, #144]	@ (8008b84 <HAL_TIM_PWM_Start+0x218>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d013      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a23      	ldr	r2, [pc, #140]	@ (8008b88 <HAL_TIM_PWM_Start+0x21c>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d00e      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a19      	ldr	r2, [pc, #100]	@ (8008b6c <HAL_TIM_PWM_Start+0x200>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d009      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a18      	ldr	r2, [pc, #96]	@ (8008b70 <HAL_TIM_PWM_Start+0x204>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d004      	beq.n	8008b1e <HAL_TIM_PWM_Start+0x1b2>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a18      	ldr	r2, [pc, #96]	@ (8008b7c <HAL_TIM_PWM_Start+0x210>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d115      	bne.n	8008b4a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	4b19      	ldr	r3, [pc, #100]	@ (8008b8c <HAL_TIM_PWM_Start+0x220>)
 8008b26:	4013      	ands	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	2b06      	cmp	r3, #6
 8008b2e:	d015      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1f0>
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b36:	d011      	beq.n	8008b5c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 0201 	orr.w	r2, r2, #1
 8008b46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b48:	e008      	b.n	8008b5c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0201 	orr.w	r2, r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
 8008b5a:	e000      	b.n	8008b5e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3710      	adds	r7, #16
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	40012c00 	.word	0x40012c00
 8008b6c:	40013400 	.word	0x40013400
 8008b70:	40014000 	.word	0x40014000
 8008b74:	40014400 	.word	0x40014400
 8008b78:	40014800 	.word	0x40014800
 8008b7c:	40015000 	.word	0x40015000
 8008b80:	40000400 	.word	0x40000400
 8008b84:	40000800 	.word	0x40000800
 8008b88:	40000c00 	.word	0x40000c00
 8008b8c:	00010007 	.word	0x00010007

08008b90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f003 0302 	and.w	r3, r3, #2
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d020      	beq.n	8008bf4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f003 0302 	and.w	r3, r3, #2
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d01b      	beq.n	8008bf4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f06f 0202 	mvn.w	r2, #2
 8008bc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	699b      	ldr	r3, [r3, #24]
 8008bd2:	f003 0303 	and.w	r3, r3, #3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d003      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fb5c 	bl	8009298 <HAL_TIM_IC_CaptureCallback>
 8008be0:	e005      	b.n	8008bee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 fb4e 	bl	8009284 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fb5f 	bl	80092ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	f003 0304 	and.w	r3, r3, #4
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d020      	beq.n	8008c40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f003 0304 	and.w	r3, r3, #4
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d01b      	beq.n	8008c40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f06f 0204 	mvn.w	r2, #4
 8008c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2202      	movs	r2, #2
 8008c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	699b      	ldr	r3, [r3, #24]
 8008c1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d003      	beq.n	8008c2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fb36 	bl	8009298 <HAL_TIM_IC_CaptureCallback>
 8008c2c:	e005      	b.n	8008c3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 fb28 	bl	8009284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fb39 	bl	80092ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	f003 0308 	and.w	r3, r3, #8
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d020      	beq.n	8008c8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f003 0308 	and.w	r3, r3, #8
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d01b      	beq.n	8008c8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f06f 0208 	mvn.w	r2, #8
 8008c5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2204      	movs	r2, #4
 8008c62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	69db      	ldr	r3, [r3, #28]
 8008c6a:	f003 0303 	and.w	r3, r3, #3
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d003      	beq.n	8008c7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fb10 	bl	8009298 <HAL_TIM_IC_CaptureCallback>
 8008c78:	e005      	b.n	8008c86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fb02 	bl	8009284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fb13 	bl	80092ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	f003 0310 	and.w	r3, r3, #16
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d020      	beq.n	8008cd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	f003 0310 	and.w	r3, r3, #16
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d01b      	beq.n	8008cd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f06f 0210 	mvn.w	r2, #16
 8008ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2208      	movs	r2, #8
 8008cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	69db      	ldr	r3, [r3, #28]
 8008cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d003      	beq.n	8008cc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 faea 	bl	8009298 <HAL_TIM_IC_CaptureCallback>
 8008cc4:	e005      	b.n	8008cd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 fadc 	bl	8009284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 faed 	bl	80092ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f003 0301 	and.w	r3, r3, #1
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00c      	beq.n	8008cfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f003 0301 	and.w	r3, r3, #1
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d007      	beq.n	8008cfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f06f 0201 	mvn.w	r2, #1
 8008cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f7f8 fdc6 	bl	8001888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d104      	bne.n	8008d10 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00c      	beq.n	8008d2a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d007      	beq.n	8008d2a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 f815 	bl	8009d54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00c      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d007      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f001 f80d 	bl	8009d68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00c      	beq.n	8008d72 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d007      	beq.n	8008d72 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 faa7 	bl	80092c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	f003 0320 	and.w	r3, r3, #32
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00c      	beq.n	8008d96 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f003 0320 	and.w	r3, r3, #32
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d007      	beq.n	8008d96 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f06f 0220 	mvn.w	r2, #32
 8008d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 ffd5 	bl	8009d40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00c      	beq.n	8008dba <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d007      	beq.n	8008dba <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 ffe1 	bl	8009d7c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00c      	beq.n	8008dde <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d007      	beq.n	8008dde <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 ffd9 	bl	8009d90 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00c      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d007      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 ffd1 	bl	8009da4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00c      	beq.n	8008e26 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d007      	beq.n	8008e26 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008e1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 ffc9 	bl	8009db8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e26:	bf00      	nop
 8008e28:	3710      	adds	r7, #16
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
	...

08008e30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60f8      	str	r0, [r7, #12]
 8008e38:	60b9      	str	r1, [r7, #8]
 8008e3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d101      	bne.n	8008e4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e4a:	2302      	movs	r3, #2
 8008e4c:	e0ff      	b.n	800904e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2b14      	cmp	r3, #20
 8008e5a:	f200 80f0 	bhi.w	800903e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e64:	08008eb9 	.word	0x08008eb9
 8008e68:	0800903f 	.word	0x0800903f
 8008e6c:	0800903f 	.word	0x0800903f
 8008e70:	0800903f 	.word	0x0800903f
 8008e74:	08008ef9 	.word	0x08008ef9
 8008e78:	0800903f 	.word	0x0800903f
 8008e7c:	0800903f 	.word	0x0800903f
 8008e80:	0800903f 	.word	0x0800903f
 8008e84:	08008f3b 	.word	0x08008f3b
 8008e88:	0800903f 	.word	0x0800903f
 8008e8c:	0800903f 	.word	0x0800903f
 8008e90:	0800903f 	.word	0x0800903f
 8008e94:	08008f7b 	.word	0x08008f7b
 8008e98:	0800903f 	.word	0x0800903f
 8008e9c:	0800903f 	.word	0x0800903f
 8008ea0:	0800903f 	.word	0x0800903f
 8008ea4:	08008fbd 	.word	0x08008fbd
 8008ea8:	0800903f 	.word	0x0800903f
 8008eac:	0800903f 	.word	0x0800903f
 8008eb0:	0800903f 	.word	0x0800903f
 8008eb4:	08008ffd 	.word	0x08008ffd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	68b9      	ldr	r1, [r7, #8]
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f000 fabc 	bl	800943c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	699a      	ldr	r2, [r3, #24]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f042 0208 	orr.w	r2, r2, #8
 8008ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	699a      	ldr	r2, [r3, #24]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f022 0204 	bic.w	r2, r2, #4
 8008ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	6999      	ldr	r1, [r3, #24]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	691a      	ldr	r2, [r3, #16]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	619a      	str	r2, [r3, #24]
      break;
 8008ef6:	e0a5      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68b9      	ldr	r1, [r7, #8]
 8008efe:	4618      	mov	r0, r3
 8008f00:	f000 fb36 	bl	8009570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	699a      	ldr	r2, [r3, #24]
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	699a      	ldr	r2, [r3, #24]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	6999      	ldr	r1, [r3, #24]
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	021a      	lsls	r2, r3, #8
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	430a      	orrs	r2, r1
 8008f36:	619a      	str	r2, [r3, #24]
      break;
 8008f38:	e084      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	68b9      	ldr	r1, [r7, #8]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 fba9 	bl	8009698 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	69da      	ldr	r2, [r3, #28]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f042 0208 	orr.w	r2, r2, #8
 8008f54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	69da      	ldr	r2, [r3, #28]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f022 0204 	bic.w	r2, r2, #4
 8008f64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	69d9      	ldr	r1, [r3, #28]
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	691a      	ldr	r2, [r3, #16]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	430a      	orrs	r2, r1
 8008f76:	61da      	str	r2, [r3, #28]
      break;
 8008f78:	e064      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68b9      	ldr	r1, [r7, #8]
 8008f80:	4618      	mov	r0, r3
 8008f82:	f000 fc1b 	bl	80097bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	69da      	ldr	r2, [r3, #28]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	69da      	ldr	r2, [r3, #28]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	69d9      	ldr	r1, [r3, #28]
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	021a      	lsls	r2, r3, #8
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	430a      	orrs	r2, r1
 8008fb8:	61da      	str	r2, [r3, #28]
      break;
 8008fba:	e043      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68b9      	ldr	r1, [r7, #8]
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f000 fc8e 	bl	80098e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f042 0208 	orr.w	r2, r2, #8
 8008fd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f022 0204 	bic.w	r2, r2, #4
 8008fe6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	691a      	ldr	r2, [r3, #16]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	430a      	orrs	r2, r1
 8008ff8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008ffa:	e023      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68b9      	ldr	r1, [r7, #8]
 8009002:	4618      	mov	r0, r3
 8009004:	f000 fcd8 	bl	80099b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009016:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009026:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	691b      	ldr	r3, [r3, #16]
 8009032:	021a      	lsls	r2, r3, #8
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	430a      	orrs	r2, r1
 800903a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800903c:	e002      	b.n	8009044 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	75fb      	strb	r3, [r7, #23]
      break;
 8009042:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800904c:	7dfb      	ldrb	r3, [r7, #23]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3718      	adds	r7, #24
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop

08009058 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009062:	2300      	movs	r3, #0
 8009064:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800906c:	2b01      	cmp	r3, #1
 800906e:	d101      	bne.n	8009074 <HAL_TIM_ConfigClockSource+0x1c>
 8009070:	2302      	movs	r3, #2
 8009072:	e0f6      	b.n	8009262 <HAL_TIM_ConfigClockSource+0x20a>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2202      	movs	r2, #2
 8009080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8009092:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800909e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	68ba      	ldr	r2, [r7, #8]
 80090a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a6f      	ldr	r2, [pc, #444]	@ (800926c <HAL_TIM_ConfigClockSource+0x214>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	f000 80c1 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 80090b4:	4a6d      	ldr	r2, [pc, #436]	@ (800926c <HAL_TIM_ConfigClockSource+0x214>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	f200 80c6 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 80090bc:	4a6c      	ldr	r2, [pc, #432]	@ (8009270 <HAL_TIM_ConfigClockSource+0x218>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	f000 80b9 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 80090c4:	4a6a      	ldr	r2, [pc, #424]	@ (8009270 <HAL_TIM_ConfigClockSource+0x218>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	f200 80be 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 80090cc:	4a69      	ldr	r2, [pc, #420]	@ (8009274 <HAL_TIM_ConfigClockSource+0x21c>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	f000 80b1 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 80090d4:	4a67      	ldr	r2, [pc, #412]	@ (8009274 <HAL_TIM_ConfigClockSource+0x21c>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	f200 80b6 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 80090dc:	4a66      	ldr	r2, [pc, #408]	@ (8009278 <HAL_TIM_ConfigClockSource+0x220>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	f000 80a9 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 80090e4:	4a64      	ldr	r2, [pc, #400]	@ (8009278 <HAL_TIM_ConfigClockSource+0x220>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	f200 80ae 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 80090ec:	4a63      	ldr	r2, [pc, #396]	@ (800927c <HAL_TIM_ConfigClockSource+0x224>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	f000 80a1 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 80090f4:	4a61      	ldr	r2, [pc, #388]	@ (800927c <HAL_TIM_ConfigClockSource+0x224>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	f200 80a6 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 80090fc:	4a60      	ldr	r2, [pc, #384]	@ (8009280 <HAL_TIM_ConfigClockSource+0x228>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	f000 8099 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 8009104:	4a5e      	ldr	r2, [pc, #376]	@ (8009280 <HAL_TIM_ConfigClockSource+0x228>)
 8009106:	4293      	cmp	r3, r2
 8009108:	f200 809e 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 800910c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009110:	f000 8091 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 8009114:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009118:	f200 8096 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 800911c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009120:	f000 8089 	beq.w	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 8009124:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009128:	f200 808e 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 800912c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009130:	d03e      	beq.n	80091b0 <HAL_TIM_ConfigClockSource+0x158>
 8009132:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009136:	f200 8087 	bhi.w	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 800913a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800913e:	f000 8086 	beq.w	800924e <HAL_TIM_ConfigClockSource+0x1f6>
 8009142:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009146:	d87f      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009148:	2b70      	cmp	r3, #112	@ 0x70
 800914a:	d01a      	beq.n	8009182 <HAL_TIM_ConfigClockSource+0x12a>
 800914c:	2b70      	cmp	r3, #112	@ 0x70
 800914e:	d87b      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009150:	2b60      	cmp	r3, #96	@ 0x60
 8009152:	d050      	beq.n	80091f6 <HAL_TIM_ConfigClockSource+0x19e>
 8009154:	2b60      	cmp	r3, #96	@ 0x60
 8009156:	d877      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009158:	2b50      	cmp	r3, #80	@ 0x50
 800915a:	d03c      	beq.n	80091d6 <HAL_TIM_ConfigClockSource+0x17e>
 800915c:	2b50      	cmp	r3, #80	@ 0x50
 800915e:	d873      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009160:	2b40      	cmp	r3, #64	@ 0x40
 8009162:	d058      	beq.n	8009216 <HAL_TIM_ConfigClockSource+0x1be>
 8009164:	2b40      	cmp	r3, #64	@ 0x40
 8009166:	d86f      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009168:	2b30      	cmp	r3, #48	@ 0x30
 800916a:	d064      	beq.n	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 800916c:	2b30      	cmp	r3, #48	@ 0x30
 800916e:	d86b      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009170:	2b20      	cmp	r3, #32
 8009172:	d060      	beq.n	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 8009174:	2b20      	cmp	r3, #32
 8009176:	d867      	bhi.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
 8009178:	2b00      	cmp	r3, #0
 800917a:	d05c      	beq.n	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 800917c:	2b10      	cmp	r3, #16
 800917e:	d05a      	beq.n	8009236 <HAL_TIM_ConfigClockSource+0x1de>
 8009180:	e062      	b.n	8009248 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009192:	f000 fcf9 	bl	8009b88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80091a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	68ba      	ldr	r2, [r7, #8]
 80091ac:	609a      	str	r2, [r3, #8]
      break;
 80091ae:	e04f      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091c0:	f000 fce2 	bl	8009b88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	689a      	ldr	r2, [r3, #8]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091d2:	609a      	str	r2, [r3, #8]
      break;
 80091d4:	e03c      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091e2:	461a      	mov	r2, r3
 80091e4:	f000 fc54 	bl	8009a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2150      	movs	r1, #80	@ 0x50
 80091ee:	4618      	mov	r0, r3
 80091f0:	f000 fcad 	bl	8009b4e <TIM_ITRx_SetConfig>
      break;
 80091f4:	e02c      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009202:	461a      	mov	r2, r3
 8009204:	f000 fc73 	bl	8009aee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2160      	movs	r1, #96	@ 0x60
 800920e:	4618      	mov	r0, r3
 8009210:	f000 fc9d 	bl	8009b4e <TIM_ITRx_SetConfig>
      break;
 8009214:	e01c      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009222:	461a      	mov	r2, r3
 8009224:	f000 fc34 	bl	8009a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2140      	movs	r1, #64	@ 0x40
 800922e:	4618      	mov	r0, r3
 8009230:	f000 fc8d 	bl	8009b4e <TIM_ITRx_SetConfig>
      break;
 8009234:	e00c      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4619      	mov	r1, r3
 8009240:	4610      	mov	r0, r2
 8009242:	f000 fc84 	bl	8009b4e <TIM_ITRx_SetConfig>
      break;
 8009246:	e003      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	73fb      	strb	r3, [r7, #15]
      break;
 800924c:	e000      	b.n	8009250 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800924e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2201      	movs	r2, #1
 8009254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2200      	movs	r2, #0
 800925c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009260:	7bfb      	ldrb	r3, [r7, #15]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3710      	adds	r7, #16
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
 800926a:	bf00      	nop
 800926c:	00100070 	.word	0x00100070
 8009270:	00100060 	.word	0x00100060
 8009274:	00100050 	.word	0x00100050
 8009278:	00100040 	.word	0x00100040
 800927c:	00100030 	.word	0x00100030
 8009280:	00100020 	.word	0x00100020

08009284 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092b4:	bf00      	nop
 80092b6:	370c      	adds	r7, #12
 80092b8:	46bd      	mov	sp, r7
 80092ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092be:	4770      	bx	lr

080092c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092c8:	bf00      	nop
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	4a4c      	ldr	r2, [pc, #304]	@ (8009418 <TIM_Base_SetConfig+0x144>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d017      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092f2:	d013      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4a49      	ldr	r2, [pc, #292]	@ (800941c <TIM_Base_SetConfig+0x148>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d00f      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a48      	ldr	r2, [pc, #288]	@ (8009420 <TIM_Base_SetConfig+0x14c>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d00b      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a47      	ldr	r2, [pc, #284]	@ (8009424 <TIM_Base_SetConfig+0x150>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d007      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a46      	ldr	r2, [pc, #280]	@ (8009428 <TIM_Base_SetConfig+0x154>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d003      	beq.n	800931c <TIM_Base_SetConfig+0x48>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a45      	ldr	r2, [pc, #276]	@ (800942c <TIM_Base_SetConfig+0x158>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d108      	bne.n	800932e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	4313      	orrs	r3, r2
 800932c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	4a39      	ldr	r2, [pc, #228]	@ (8009418 <TIM_Base_SetConfig+0x144>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d023      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800933c:	d01f      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	4a36      	ldr	r2, [pc, #216]	@ (800941c <TIM_Base_SetConfig+0x148>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d01b      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a35      	ldr	r2, [pc, #212]	@ (8009420 <TIM_Base_SetConfig+0x14c>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d017      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a34      	ldr	r2, [pc, #208]	@ (8009424 <TIM_Base_SetConfig+0x150>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d013      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a33      	ldr	r2, [pc, #204]	@ (8009428 <TIM_Base_SetConfig+0x154>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d00f      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a33      	ldr	r2, [pc, #204]	@ (8009430 <TIM_Base_SetConfig+0x15c>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d00b      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a32      	ldr	r2, [pc, #200]	@ (8009434 <TIM_Base_SetConfig+0x160>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d007      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a31      	ldr	r2, [pc, #196]	@ (8009438 <TIM_Base_SetConfig+0x164>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d003      	beq.n	800937e <TIM_Base_SetConfig+0xaa>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a2c      	ldr	r2, [pc, #176]	@ (800942c <TIM_Base_SetConfig+0x158>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d108      	bne.n	8009390 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	4313      	orrs	r3, r2
 800938e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	4313      	orrs	r3, r2
 800939c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	689a      	ldr	r2, [r3, #8]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a18      	ldr	r2, [pc, #96]	@ (8009418 <TIM_Base_SetConfig+0x144>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d013      	beq.n	80093e4 <TIM_Base_SetConfig+0x110>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a1a      	ldr	r2, [pc, #104]	@ (8009428 <TIM_Base_SetConfig+0x154>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d00f      	beq.n	80093e4 <TIM_Base_SetConfig+0x110>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009430 <TIM_Base_SetConfig+0x15c>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d00b      	beq.n	80093e4 <TIM_Base_SetConfig+0x110>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a19      	ldr	r2, [pc, #100]	@ (8009434 <TIM_Base_SetConfig+0x160>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d007      	beq.n	80093e4 <TIM_Base_SetConfig+0x110>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a18      	ldr	r2, [pc, #96]	@ (8009438 <TIM_Base_SetConfig+0x164>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d003      	beq.n	80093e4 <TIM_Base_SetConfig+0x110>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a13      	ldr	r2, [pc, #76]	@ (800942c <TIM_Base_SetConfig+0x158>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d103      	bne.n	80093ec <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	691a      	ldr	r2, [r3, #16]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d105      	bne.n	800940a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	f023 0201 	bic.w	r2, r3, #1
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	611a      	str	r2, [r3, #16]
  }
}
 800940a:	bf00      	nop
 800940c:	3714      	adds	r7, #20
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr
 8009416:	bf00      	nop
 8009418:	40012c00 	.word	0x40012c00
 800941c:	40000400 	.word	0x40000400
 8009420:	40000800 	.word	0x40000800
 8009424:	40000c00 	.word	0x40000c00
 8009428:	40013400 	.word	0x40013400
 800942c:	40015000 	.word	0x40015000
 8009430:	40014000 	.word	0x40014000
 8009434:	40014400 	.word	0x40014400
 8009438:	40014800 	.word	0x40014800

0800943c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800943c:	b480      	push	{r7}
 800943e:	b087      	sub	sp, #28
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6a1b      	ldr	r3, [r3, #32]
 800944a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a1b      	ldr	r3, [r3, #32]
 8009450:	f023 0201 	bic.w	r2, r3, #1
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	699b      	ldr	r3, [r3, #24]
 8009462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800946a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800946e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f023 0303 	bic.w	r3, r3, #3
 8009476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	4313      	orrs	r3, r2
 8009480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	f023 0302 	bic.w	r3, r3, #2
 8009488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	697a      	ldr	r2, [r7, #20]
 8009490:	4313      	orrs	r3, r2
 8009492:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a30      	ldr	r2, [pc, #192]	@ (8009558 <TIM_OC1_SetConfig+0x11c>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d013      	beq.n	80094c4 <TIM_OC1_SetConfig+0x88>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a2f      	ldr	r2, [pc, #188]	@ (800955c <TIM_OC1_SetConfig+0x120>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d00f      	beq.n	80094c4 <TIM_OC1_SetConfig+0x88>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a2e      	ldr	r2, [pc, #184]	@ (8009560 <TIM_OC1_SetConfig+0x124>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d00b      	beq.n	80094c4 <TIM_OC1_SetConfig+0x88>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a2d      	ldr	r2, [pc, #180]	@ (8009564 <TIM_OC1_SetConfig+0x128>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d007      	beq.n	80094c4 <TIM_OC1_SetConfig+0x88>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a2c      	ldr	r2, [pc, #176]	@ (8009568 <TIM_OC1_SetConfig+0x12c>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d003      	beq.n	80094c4 <TIM_OC1_SetConfig+0x88>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a2b      	ldr	r2, [pc, #172]	@ (800956c <TIM_OC1_SetConfig+0x130>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d10c      	bne.n	80094de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f023 0308 	bic.w	r3, r3, #8
 80094ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	697a      	ldr	r2, [r7, #20]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	f023 0304 	bic.w	r3, r3, #4
 80094dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a1d      	ldr	r2, [pc, #116]	@ (8009558 <TIM_OC1_SetConfig+0x11c>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d013      	beq.n	800950e <TIM_OC1_SetConfig+0xd2>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a1c      	ldr	r2, [pc, #112]	@ (800955c <TIM_OC1_SetConfig+0x120>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d00f      	beq.n	800950e <TIM_OC1_SetConfig+0xd2>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a1b      	ldr	r2, [pc, #108]	@ (8009560 <TIM_OC1_SetConfig+0x124>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d00b      	beq.n	800950e <TIM_OC1_SetConfig+0xd2>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a1a      	ldr	r2, [pc, #104]	@ (8009564 <TIM_OC1_SetConfig+0x128>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d007      	beq.n	800950e <TIM_OC1_SetConfig+0xd2>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a19      	ldr	r2, [pc, #100]	@ (8009568 <TIM_OC1_SetConfig+0x12c>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d003      	beq.n	800950e <TIM_OC1_SetConfig+0xd2>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a18      	ldr	r2, [pc, #96]	@ (800956c <TIM_OC1_SetConfig+0x130>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d111      	bne.n	8009532 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800951c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	693a      	ldr	r2, [r7, #16]
 8009524:	4313      	orrs	r3, r2
 8009526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	693a      	ldr	r2, [r7, #16]
 800952e:	4313      	orrs	r3, r2
 8009530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	697a      	ldr	r2, [r7, #20]
 800954a:	621a      	str	r2, [r3, #32]
}
 800954c:	bf00      	nop
 800954e:	371c      	adds	r7, #28
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr
 8009558:	40012c00 	.word	0x40012c00
 800955c:	40013400 	.word	0x40013400
 8009560:	40014000 	.word	0x40014000
 8009564:	40014400 	.word	0x40014400
 8009568:	40014800 	.word	0x40014800
 800956c:	40015000 	.word	0x40015000

08009570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009570:	b480      	push	{r7}
 8009572:	b087      	sub	sp, #28
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a1b      	ldr	r3, [r3, #32]
 8009584:	f023 0210 	bic.w	r2, r3, #16
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	699b      	ldr	r3, [r3, #24]
 8009596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800959e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80095aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	021b      	lsls	r3, r3, #8
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	f023 0320 	bic.w	r3, r3, #32
 80095be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	011b      	lsls	r3, r3, #4
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	4313      	orrs	r3, r2
 80095ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a2c      	ldr	r2, [pc, #176]	@ (8009680 <TIM_OC2_SetConfig+0x110>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d007      	beq.n	80095e4 <TIM_OC2_SetConfig+0x74>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a2b      	ldr	r2, [pc, #172]	@ (8009684 <TIM_OC2_SetConfig+0x114>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d003      	beq.n	80095e4 <TIM_OC2_SetConfig+0x74>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4a2a      	ldr	r2, [pc, #168]	@ (8009688 <TIM_OC2_SetConfig+0x118>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d10d      	bne.n	8009600 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	697a      	ldr	r2, [r7, #20]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a1f      	ldr	r2, [pc, #124]	@ (8009680 <TIM_OC2_SetConfig+0x110>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d013      	beq.n	8009630 <TIM_OC2_SetConfig+0xc0>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a1e      	ldr	r2, [pc, #120]	@ (8009684 <TIM_OC2_SetConfig+0x114>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d00f      	beq.n	8009630 <TIM_OC2_SetConfig+0xc0>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a1e      	ldr	r2, [pc, #120]	@ (800968c <TIM_OC2_SetConfig+0x11c>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d00b      	beq.n	8009630 <TIM_OC2_SetConfig+0xc0>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4a1d      	ldr	r2, [pc, #116]	@ (8009690 <TIM_OC2_SetConfig+0x120>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d007      	beq.n	8009630 <TIM_OC2_SetConfig+0xc0>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	4a1c      	ldr	r2, [pc, #112]	@ (8009694 <TIM_OC2_SetConfig+0x124>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d003      	beq.n	8009630 <TIM_OC2_SetConfig+0xc0>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a17      	ldr	r2, [pc, #92]	@ (8009688 <TIM_OC2_SetConfig+0x118>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d113      	bne.n	8009658 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800963e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	695b      	ldr	r3, [r3, #20]
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	4313      	orrs	r3, r2
 800964a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	699b      	ldr	r3, [r3, #24]
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	693a      	ldr	r2, [r7, #16]
 8009654:	4313      	orrs	r3, r2
 8009656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	685a      	ldr	r2, [r3, #4]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	621a      	str	r2, [r3, #32]
}
 8009672:	bf00      	nop
 8009674:	371c      	adds	r7, #28
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	40012c00 	.word	0x40012c00
 8009684:	40013400 	.word	0x40013400
 8009688:	40015000 	.word	0x40015000
 800968c:	40014000 	.word	0x40014000
 8009690:	40014400 	.word	0x40014400
 8009694:	40014800 	.word	0x40014800

08009698 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009698:	b480      	push	{r7}
 800969a:	b087      	sub	sp, #28
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a1b      	ldr	r3, [r3, #32]
 80096a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6a1b      	ldr	r3, [r3, #32]
 80096ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	69db      	ldr	r3, [r3, #28]
 80096be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f023 0303 	bic.w	r3, r3, #3
 80096d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68fa      	ldr	r2, [r7, #12]
 80096da:	4313      	orrs	r3, r2
 80096dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80096e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	021b      	lsls	r3, r3, #8
 80096ec:	697a      	ldr	r2, [r7, #20]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	4a2b      	ldr	r2, [pc, #172]	@ (80097a4 <TIM_OC3_SetConfig+0x10c>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d007      	beq.n	800970a <TIM_OC3_SetConfig+0x72>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	4a2a      	ldr	r2, [pc, #168]	@ (80097a8 <TIM_OC3_SetConfig+0x110>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d003      	beq.n	800970a <TIM_OC3_SetConfig+0x72>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	4a29      	ldr	r2, [pc, #164]	@ (80097ac <TIM_OC3_SetConfig+0x114>)
 8009706:	4293      	cmp	r3, r2
 8009708:	d10d      	bne.n	8009726 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	021b      	lsls	r3, r3, #8
 8009718:	697a      	ldr	r2, [r7, #20]
 800971a:	4313      	orrs	r3, r2
 800971c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a1e      	ldr	r2, [pc, #120]	@ (80097a4 <TIM_OC3_SetConfig+0x10c>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d013      	beq.n	8009756 <TIM_OC3_SetConfig+0xbe>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a1d      	ldr	r2, [pc, #116]	@ (80097a8 <TIM_OC3_SetConfig+0x110>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d00f      	beq.n	8009756 <TIM_OC3_SetConfig+0xbe>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a1d      	ldr	r2, [pc, #116]	@ (80097b0 <TIM_OC3_SetConfig+0x118>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d00b      	beq.n	8009756 <TIM_OC3_SetConfig+0xbe>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a1c      	ldr	r2, [pc, #112]	@ (80097b4 <TIM_OC3_SetConfig+0x11c>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d007      	beq.n	8009756 <TIM_OC3_SetConfig+0xbe>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a1b      	ldr	r2, [pc, #108]	@ (80097b8 <TIM_OC3_SetConfig+0x120>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d003      	beq.n	8009756 <TIM_OC3_SetConfig+0xbe>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4a16      	ldr	r2, [pc, #88]	@ (80097ac <TIM_OC3_SetConfig+0x114>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d113      	bne.n	800977e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800975c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009764:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	695b      	ldr	r3, [r3, #20]
 800976a:	011b      	lsls	r3, r3, #4
 800976c:	693a      	ldr	r2, [r7, #16]
 800976e:	4313      	orrs	r3, r2
 8009770:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	699b      	ldr	r3, [r3, #24]
 8009776:	011b      	lsls	r3, r3, #4
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	4313      	orrs	r3, r2
 800977c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	693a      	ldr	r2, [r7, #16]
 8009782:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	685a      	ldr	r2, [r3, #4]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	621a      	str	r2, [r3, #32]
}
 8009798:	bf00      	nop
 800979a:	371c      	adds	r7, #28
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	40012c00 	.word	0x40012c00
 80097a8:	40013400 	.word	0x40013400
 80097ac:	40015000 	.word	0x40015000
 80097b0:	40014000 	.word	0x40014000
 80097b4:	40014400 	.word	0x40014400
 80097b8:	40014800 	.word	0x40014800

080097bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097bc:	b480      	push	{r7}
 80097be:	b087      	sub	sp, #28
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a1b      	ldr	r3, [r3, #32]
 80097ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6a1b      	ldr	r3, [r3, #32]
 80097d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	69db      	ldr	r3, [r3, #28]
 80097e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	021b      	lsls	r3, r3, #8
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	4313      	orrs	r3, r2
 8009802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800980a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	031b      	lsls	r3, r3, #12
 8009812:	697a      	ldr	r2, [r7, #20]
 8009814:	4313      	orrs	r3, r2
 8009816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	4a2c      	ldr	r2, [pc, #176]	@ (80098cc <TIM_OC4_SetConfig+0x110>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d007      	beq.n	8009830 <TIM_OC4_SetConfig+0x74>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a2b      	ldr	r2, [pc, #172]	@ (80098d0 <TIM_OC4_SetConfig+0x114>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d003      	beq.n	8009830 <TIM_OC4_SetConfig+0x74>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a2a      	ldr	r2, [pc, #168]	@ (80098d4 <TIM_OC4_SetConfig+0x118>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d10d      	bne.n	800984c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	68db      	ldr	r3, [r3, #12]
 800983c:	031b      	lsls	r3, r3, #12
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	4313      	orrs	r3, r2
 8009842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800984a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a1f      	ldr	r2, [pc, #124]	@ (80098cc <TIM_OC4_SetConfig+0x110>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d013      	beq.n	800987c <TIM_OC4_SetConfig+0xc0>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a1e      	ldr	r2, [pc, #120]	@ (80098d0 <TIM_OC4_SetConfig+0x114>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d00f      	beq.n	800987c <TIM_OC4_SetConfig+0xc0>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	4a1e      	ldr	r2, [pc, #120]	@ (80098d8 <TIM_OC4_SetConfig+0x11c>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d00b      	beq.n	800987c <TIM_OC4_SetConfig+0xc0>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4a1d      	ldr	r2, [pc, #116]	@ (80098dc <TIM_OC4_SetConfig+0x120>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d007      	beq.n	800987c <TIM_OC4_SetConfig+0xc0>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a1c      	ldr	r2, [pc, #112]	@ (80098e0 <TIM_OC4_SetConfig+0x124>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d003      	beq.n	800987c <TIM_OC4_SetConfig+0xc0>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a17      	ldr	r2, [pc, #92]	@ (80098d4 <TIM_OC4_SetConfig+0x118>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d113      	bne.n	80098a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009882:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800988a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	695b      	ldr	r3, [r3, #20]
 8009890:	019b      	lsls	r3, r3, #6
 8009892:	693a      	ldr	r2, [r7, #16]
 8009894:	4313      	orrs	r3, r2
 8009896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	699b      	ldr	r3, [r3, #24]
 800989c:	019b      	lsls	r3, r3, #6
 800989e:	693a      	ldr	r2, [r7, #16]
 80098a0:	4313      	orrs	r3, r2
 80098a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	693a      	ldr	r2, [r7, #16]
 80098a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	685a      	ldr	r2, [r3, #4]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	621a      	str	r2, [r3, #32]
}
 80098be:	bf00      	nop
 80098c0:	371c      	adds	r7, #28
 80098c2:	46bd      	mov	sp, r7
 80098c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop
 80098cc:	40012c00 	.word	0x40012c00
 80098d0:	40013400 	.word	0x40013400
 80098d4:	40015000 	.word	0x40015000
 80098d8:	40014000 	.word	0x40014000
 80098dc:	40014400 	.word	0x40014400
 80098e0:	40014800 	.word	0x40014800

080098e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b087      	sub	sp, #28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a1b      	ldr	r3, [r3, #32]
 80098f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800990a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	4313      	orrs	r3, r2
 8009920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009928:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	041b      	lsls	r3, r3, #16
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	4313      	orrs	r3, r2
 8009934:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a19      	ldr	r2, [pc, #100]	@ (80099a0 <TIM_OC5_SetConfig+0xbc>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d013      	beq.n	8009966 <TIM_OC5_SetConfig+0x82>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a18      	ldr	r2, [pc, #96]	@ (80099a4 <TIM_OC5_SetConfig+0xc0>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d00f      	beq.n	8009966 <TIM_OC5_SetConfig+0x82>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a17      	ldr	r2, [pc, #92]	@ (80099a8 <TIM_OC5_SetConfig+0xc4>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d00b      	beq.n	8009966 <TIM_OC5_SetConfig+0x82>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a16      	ldr	r2, [pc, #88]	@ (80099ac <TIM_OC5_SetConfig+0xc8>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d007      	beq.n	8009966 <TIM_OC5_SetConfig+0x82>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	4a15      	ldr	r2, [pc, #84]	@ (80099b0 <TIM_OC5_SetConfig+0xcc>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d003      	beq.n	8009966 <TIM_OC5_SetConfig+0x82>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a14      	ldr	r2, [pc, #80]	@ (80099b4 <TIM_OC5_SetConfig+0xd0>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d109      	bne.n	800997a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800996c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	021b      	lsls	r3, r3, #8
 8009974:	697a      	ldr	r2, [r7, #20]
 8009976:	4313      	orrs	r3, r2
 8009978:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	697a      	ldr	r2, [r7, #20]
 800997e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	68fa      	ldr	r2, [r7, #12]
 8009984:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	685a      	ldr	r2, [r3, #4]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	693a      	ldr	r2, [r7, #16]
 8009992:	621a      	str	r2, [r3, #32]
}
 8009994:	bf00      	nop
 8009996:	371c      	adds	r7, #28
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr
 80099a0:	40012c00 	.word	0x40012c00
 80099a4:	40013400 	.word	0x40013400
 80099a8:	40014000 	.word	0x40014000
 80099ac:	40014400 	.word	0x40014400
 80099b0:	40014800 	.word	0x40014800
 80099b4:	40015000 	.word	0x40015000

080099b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b087      	sub	sp, #28
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1b      	ldr	r3, [r3, #32]
 80099c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6a1b      	ldr	r3, [r3, #32]
 80099cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	685b      	ldr	r3, [r3, #4]
 80099d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	021b      	lsls	r3, r3, #8
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80099fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	051b      	lsls	r3, r3, #20
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8009a78 <TIM_OC6_SetConfig+0xc0>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d013      	beq.n	8009a3c <TIM_OC6_SetConfig+0x84>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	4a19      	ldr	r2, [pc, #100]	@ (8009a7c <TIM_OC6_SetConfig+0xc4>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d00f      	beq.n	8009a3c <TIM_OC6_SetConfig+0x84>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	4a18      	ldr	r2, [pc, #96]	@ (8009a80 <TIM_OC6_SetConfig+0xc8>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d00b      	beq.n	8009a3c <TIM_OC6_SetConfig+0x84>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	4a17      	ldr	r2, [pc, #92]	@ (8009a84 <TIM_OC6_SetConfig+0xcc>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d007      	beq.n	8009a3c <TIM_OC6_SetConfig+0x84>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	4a16      	ldr	r2, [pc, #88]	@ (8009a88 <TIM_OC6_SetConfig+0xd0>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d003      	beq.n	8009a3c <TIM_OC6_SetConfig+0x84>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	4a15      	ldr	r2, [pc, #84]	@ (8009a8c <TIM_OC6_SetConfig+0xd4>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d109      	bne.n	8009a50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009a42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	029b      	lsls	r3, r3, #10
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68fa      	ldr	r2, [r7, #12]
 8009a5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	685a      	ldr	r2, [r3, #4]
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	693a      	ldr	r2, [r7, #16]
 8009a68:	621a      	str	r2, [r3, #32]
}
 8009a6a:	bf00      	nop
 8009a6c:	371c      	adds	r7, #28
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	40012c00 	.word	0x40012c00
 8009a7c:	40013400 	.word	0x40013400
 8009a80:	40014000 	.word	0x40014000
 8009a84:	40014400 	.word	0x40014400
 8009a88:	40014800 	.word	0x40014800
 8009a8c:	40015000 	.word	0x40015000

08009a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b087      	sub	sp, #28
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6a1b      	ldr	r3, [r3, #32]
 8009aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6a1b      	ldr	r3, [r3, #32]
 8009aa6:	f023 0201 	bic.w	r2, r3, #1
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	699b      	ldr	r3, [r3, #24]
 8009ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	011b      	lsls	r3, r3, #4
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	4313      	orrs	r3, r2
 8009ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	f023 030a 	bic.w	r3, r3, #10
 8009acc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ace:	697a      	ldr	r2, [r7, #20]
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	697a      	ldr	r2, [r7, #20]
 8009ae0:	621a      	str	r2, [r3, #32]
}
 8009ae2:	bf00      	nop
 8009ae4:	371c      	adds	r7, #28
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aec:	4770      	bx	lr

08009aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009aee:	b480      	push	{r7}
 8009af0:	b087      	sub	sp, #28
 8009af2:	af00      	add	r7, sp, #0
 8009af4:	60f8      	str	r0, [r7, #12]
 8009af6:	60b9      	str	r1, [r7, #8]
 8009af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	6a1b      	ldr	r3, [r3, #32]
 8009afe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	f023 0210 	bic.w	r2, r3, #16
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009b18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	031b      	lsls	r3, r3, #12
 8009b1e:	693a      	ldr	r2, [r7, #16]
 8009b20:	4313      	orrs	r3, r2
 8009b22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009b2a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	011b      	lsls	r3, r3, #4
 8009b30:	697a      	ldr	r2, [r7, #20]
 8009b32:	4313      	orrs	r3, r2
 8009b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	693a      	ldr	r2, [r7, #16]
 8009b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	621a      	str	r2, [r3, #32]
}
 8009b42:	bf00      	nop
 8009b44:	371c      	adds	r7, #28
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b4e:	b480      	push	{r7}
 8009b50:	b085      	sub	sp, #20
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
 8009b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	f043 0307 	orr.w	r3, r3, #7
 8009b74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	609a      	str	r2, [r3, #8]
}
 8009b7c:	bf00      	nop
 8009b7e:	3714      	adds	r7, #20
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	607a      	str	r2, [r7, #4]
 8009b94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	689b      	ldr	r3, [r3, #8]
 8009b9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009ba2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	021a      	lsls	r2, r3, #8
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	431a      	orrs	r2, r3
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	697a      	ldr	r2, [r7, #20]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	697a      	ldr	r2, [r7, #20]
 8009bba:	609a      	str	r2, [r3, #8]
}
 8009bbc:	bf00      	nop
 8009bbe:	371c      	adds	r7, #28
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr

08009bc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b087      	sub	sp, #28
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f003 031f 	and.w	r3, r3, #31
 8009bda:	2201      	movs	r2, #1
 8009bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8009be0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	6a1a      	ldr	r2, [r3, #32]
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	43db      	mvns	r3, r3
 8009bea:	401a      	ands	r2, r3
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6a1a      	ldr	r2, [r3, #32]
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	f003 031f 	and.w	r3, r3, #31
 8009bfa:	6879      	ldr	r1, [r7, #4]
 8009bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8009c00:	431a      	orrs	r2, r3
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	621a      	str	r2, [r3, #32]
}
 8009c06:	bf00      	nop
 8009c08:	371c      	adds	r7, #28
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr
	...

08009c14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d101      	bne.n	8009c2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c28:	2302      	movs	r3, #2
 8009c2a:	e074      	b.n	8009d16 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2202      	movs	r2, #2
 8009c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	685b      	ldr	r3, [r3, #4]
 8009c42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a34      	ldr	r2, [pc, #208]	@ (8009d24 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d009      	beq.n	8009c6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a33      	ldr	r2, [pc, #204]	@ (8009d28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d004      	beq.n	8009c6a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a31      	ldr	r2, [pc, #196]	@ (8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d108      	bne.n	8009c7c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009c70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a21      	ldr	r2, [pc, #132]	@ (8009d24 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d022      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cac:	d01d      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d018      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d013      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a1c      	ldr	r2, [pc, #112]	@ (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d00e      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a15      	ldr	r2, [pc, #84]	@ (8009d28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d009      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	4a18      	ldr	r2, [pc, #96]	@ (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d004      	beq.n	8009cea <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	4a11      	ldr	r2, [pc, #68]	@ (8009d2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d10c      	bne.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2201      	movs	r2, #1
 8009d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3714      	adds	r7, #20
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
 8009d22:	bf00      	nop
 8009d24:	40012c00 	.word	0x40012c00
 8009d28:	40013400 	.word	0x40013400
 8009d2c:	40015000 	.word	0x40015000
 8009d30:	40000400 	.word	0x40000400
 8009d34:	40000800 	.word	0x40000800
 8009d38:	40000c00 	.word	0x40000c00
 8009d3c:	40014000 	.word	0x40014000

08009d40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d70:	bf00      	nop
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	b083      	sub	sp, #12
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009d84:	bf00      	nop
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009d98:	bf00      	nop
 8009d9a:	370c      	adds	r7, #12
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b083      	sub	sp, #12
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009dac:	bf00      	nop
 8009dae:	370c      	adds	r7, #12
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e042      	b.n	8009e64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d106      	bne.n	8009df6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f7f7 ff83 	bl	8001cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2224      	movs	r2, #36	@ 0x24
 8009dfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f022 0201 	bic.w	r2, r2, #1
 8009e0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d002      	beq.n	8009e1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 ff14 	bl	800ac44 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 fc15 	bl	800a64c <UART_SetConfig>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d101      	bne.n	8009e2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e01b      	b.n	8009e64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	685a      	ldr	r2, [r3, #4]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009e3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	689a      	ldr	r2, [r3, #8]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009e4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	681a      	ldr	r2, [r3, #0]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f042 0201 	orr.w	r2, r2, #1
 8009e5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 ff93 	bl	800ad88 <UART_CheckIdleState>
 8009e62:	4603      	mov	r3, r0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3708      	adds	r7, #8
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	@ 0x28
 8009e70:	af02      	add	r7, sp, #8
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	603b      	str	r3, [r7, #0]
 8009e78:	4613      	mov	r3, r2
 8009e7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e82:	2b20      	cmp	r3, #32
 8009e84:	d17b      	bne.n	8009f7e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <HAL_UART_Transmit+0x26>
 8009e8c:	88fb      	ldrh	r3, [r7, #6]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009e92:	2301      	movs	r3, #1
 8009e94:	e074      	b.n	8009f80 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2221      	movs	r2, #33	@ 0x21
 8009ea2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ea6:	f7f8 f913 	bl	80020d0 <HAL_GetTick>
 8009eaa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	88fa      	ldrh	r2, [r7, #6]
 8009eb0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	88fa      	ldrh	r2, [r7, #6]
 8009eb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ec4:	d108      	bne.n	8009ed8 <HAL_UART_Transmit+0x6c>
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d104      	bne.n	8009ed8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	61bb      	str	r3, [r7, #24]
 8009ed6:	e003      	b.n	8009ee0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009edc:	2300      	movs	r3, #0
 8009ede:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009ee0:	e030      	b.n	8009f44 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	9300      	str	r3, [sp, #0]
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	2180      	movs	r1, #128	@ 0x80
 8009eec:	68f8      	ldr	r0, [r7, #12]
 8009eee:	f000 fff5 	bl	800aedc <UART_WaitOnFlagUntilTimeout>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d005      	beq.n	8009f04 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2220      	movs	r2, #32
 8009efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009f00:	2303      	movs	r3, #3
 8009f02:	e03d      	b.n	8009f80 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d10b      	bne.n	8009f22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	881b      	ldrh	r3, [r3, #0]
 8009f0e:	461a      	mov	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f1a:	69bb      	ldr	r3, [r7, #24]
 8009f1c:	3302      	adds	r3, #2
 8009f1e:	61bb      	str	r3, [r7, #24]
 8009f20:	e007      	b.n	8009f32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	781a      	ldrb	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009f2c:	69fb      	ldr	r3, [r7, #28]
 8009f2e:	3301      	adds	r3, #1
 8009f30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1c8      	bne.n	8009ee2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	9300      	str	r3, [sp, #0]
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	2200      	movs	r2, #0
 8009f58:	2140      	movs	r1, #64	@ 0x40
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 ffbe 	bl	800aedc <UART_WaitOnFlagUntilTimeout>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d005      	beq.n	8009f72 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2220      	movs	r2, #32
 8009f6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	e006      	b.n	8009f80 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2220      	movs	r2, #32
 8009f76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	e000      	b.n	8009f80 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009f7e:	2302      	movs	r3, #2
  }
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3720      	adds	r7, #32
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b0ba      	sub	sp, #232	@ 0xe8
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	69db      	ldr	r3, [r3, #28]
 8009f96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009fae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009fb2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009fb6:	4013      	ands	r3, r2
 8009fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009fbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d11b      	bne.n	8009ffc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fc8:	f003 0320 	and.w	r3, r3, #32
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d015      	beq.n	8009ffc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fd4:	f003 0320 	and.w	r3, r3, #32
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d105      	bne.n	8009fe8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009fdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d009      	beq.n	8009ffc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 8300 	beq.w	800a5f2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	4798      	blx	r3
      }
      return;
 8009ffa:	e2fa      	b.n	800a5f2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ffc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a000:	2b00      	cmp	r3, #0
 800a002:	f000 8123 	beq.w	800a24c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a006:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a00a:	4b8d      	ldr	r3, [pc, #564]	@ (800a240 <HAL_UART_IRQHandler+0x2b8>)
 800a00c:	4013      	ands	r3, r2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d106      	bne.n	800a020 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a012:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a016:	4b8b      	ldr	r3, [pc, #556]	@ (800a244 <HAL_UART_IRQHandler+0x2bc>)
 800a018:	4013      	ands	r3, r2
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f000 8116 	beq.w	800a24c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a024:	f003 0301 	and.w	r3, r3, #1
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d011      	beq.n	800a050 <HAL_UART_IRQHandler+0xc8>
 800a02c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00b      	beq.n	800a050 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2201      	movs	r2, #1
 800a03e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a046:	f043 0201 	orr.w	r2, r3, #1
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a054:	f003 0302 	and.w	r3, r3, #2
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d011      	beq.n	800a080 <HAL_UART_IRQHandler+0xf8>
 800a05c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a060:	f003 0301 	and.w	r3, r3, #1
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00b      	beq.n	800a080 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2202      	movs	r2, #2
 800a06e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a076:	f043 0204 	orr.w	r2, r3, #4
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a084:	f003 0304 	and.w	r3, r3, #4
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d011      	beq.n	800a0b0 <HAL_UART_IRQHandler+0x128>
 800a08c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00b      	beq.n	800a0b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2204      	movs	r2, #4
 800a09e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0a6:	f043 0202 	orr.w	r2, r3, #2
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a0b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0b4:	f003 0308 	and.w	r3, r3, #8
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d017      	beq.n	800a0ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a0bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0c0:	f003 0320 	and.w	r3, r3, #32
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d105      	bne.n	800a0d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a0c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a0cc:	4b5c      	ldr	r3, [pc, #368]	@ (800a240 <HAL_UART_IRQHandler+0x2b8>)
 800a0ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00b      	beq.n	800a0ec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2208      	movs	r2, #8
 800a0da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0e2:	f043 0208 	orr.w	r2, r3, #8
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a0ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d012      	beq.n	800a11e <HAL_UART_IRQHandler+0x196>
 800a0f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00c      	beq.n	800a11e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a10c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a114:	f043 0220 	orr.w	r2, r3, #32
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 8266 	beq.w	800a5f6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a12a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a12e:	f003 0320 	and.w	r3, r3, #32
 800a132:	2b00      	cmp	r3, #0
 800a134:	d013      	beq.n	800a15e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a13a:	f003 0320 	and.w	r3, r3, #32
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d105      	bne.n	800a14e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d007      	beq.n	800a15e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a152:	2b00      	cmp	r3, #0
 800a154:	d003      	beq.n	800a15e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a164:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a172:	2b40      	cmp	r3, #64	@ 0x40
 800a174:	d005      	beq.n	800a182 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a17a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d054      	beq.n	800a22c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 ff17 	bl	800afb6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a192:	2b40      	cmp	r3, #64	@ 0x40
 800a194:	d146      	bne.n	800a224 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	3308      	adds	r3, #8
 800a19c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a1a4:	e853 3f00 	ldrex	r3, [r3]
 800a1a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a1ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a1b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	3308      	adds	r3, #8
 800a1be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a1c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a1c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a1ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a1d2:	e841 2300 	strex	r3, r2, [r1]
 800a1d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a1da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1d9      	bne.n	800a196 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d017      	beq.n	800a21c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1f2:	4a15      	ldr	r2, [pc, #84]	@ (800a248 <HAL_UART_IRQHandler+0x2c0>)
 800a1f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7fa fa24 	bl	800464a <HAL_DMA_Abort_IT>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d019      	beq.n	800a23c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a20e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a216:	4610      	mov	r0, r2
 800a218:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a21a:	e00f      	b.n	800a23c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f000 f9ff 	bl	800a620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a222:	e00b      	b.n	800a23c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 f9fb 	bl	800a620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a22a:	e007      	b.n	800a23c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f000 f9f7 	bl	800a620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a23a:	e1dc      	b.n	800a5f6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a23c:	bf00      	nop
    return;
 800a23e:	e1da      	b.n	800a5f6 <HAL_UART_IRQHandler+0x66e>
 800a240:	10000001 	.word	0x10000001
 800a244:	04000120 	.word	0x04000120
 800a248:	0800b083 	.word	0x0800b083

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a250:	2b01      	cmp	r3, #1
 800a252:	f040 8170 	bne.w	800a536 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a25a:	f003 0310 	and.w	r3, r3, #16
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f000 8169 	beq.w	800a536 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a268:	f003 0310 	and.w	r3, r3, #16
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	f000 8162 	beq.w	800a536 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2210      	movs	r2, #16
 800a278:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a284:	2b40      	cmp	r3, #64	@ 0x40
 800a286:	f040 80d8 	bne.w	800a43a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a298:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	f000 80af 	beq.w	800a400 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	f080 80a7 	bcs.w	800a400 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a2b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f040 8087 	bne.w	800a3de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a2dc:	e853 3f00 	ldrex	r3, [r3]
 800a2e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a2e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a2e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a2fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a302:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a306:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a312:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a316:	2b00      	cmp	r3, #0
 800a318:	d1da      	bne.n	800a2d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	3308      	adds	r3, #8
 800a320:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a324:	e853 3f00 	ldrex	r3, [r3]
 800a328:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a32a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a32c:	f023 0301 	bic.w	r3, r3, #1
 800a330:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	3308      	adds	r3, #8
 800a33a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a33e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a342:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a344:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a346:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a34a:	e841 2300 	strex	r3, r2, [r1]
 800a34e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a350:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a352:	2b00      	cmp	r3, #0
 800a354:	d1e1      	bne.n	800a31a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	3308      	adds	r3, #8
 800a35c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a360:	e853 3f00 	ldrex	r3, [r3]
 800a364:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a368:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a36c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	3308      	adds	r3, #8
 800a376:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a37a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a37c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a380:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a382:	e841 2300 	strex	r3, r2, [r1]
 800a386:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d1e3      	bne.n	800a356 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3a4:	e853 3f00 	ldrex	r3, [r3]
 800a3a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a3aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3ac:	f023 0310 	bic.w	r3, r3, #16
 800a3b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a3c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a3c6:	e841 2300 	strex	r3, r2, [r1]
 800a3ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a3cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1e4      	bne.n	800a39c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7fa f8dd 	bl	8004598 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2202      	movs	r2, #2
 800a3e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 f91b 	bl	800a634 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a3fe:	e0fc      	b.n	800a5fa <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a406:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a40a:	429a      	cmp	r2, r3
 800a40c:	f040 80f5 	bne.w	800a5fa <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f003 0320 	and.w	r3, r3, #32
 800a41e:	2b20      	cmp	r3, #32
 800a420:	f040 80eb 	bne.w	800a5fa <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2202      	movs	r2, #2
 800a428:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a430:	4619      	mov	r1, r3
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 f8fe 	bl	800a634 <HAL_UARTEx_RxEventCallback>
      return;
 800a438:	e0df      	b.n	800a5fa <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a446:	b29b      	uxth	r3, r3
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a454:	b29b      	uxth	r3, r3
 800a456:	2b00      	cmp	r3, #0
 800a458:	f000 80d1 	beq.w	800a5fe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a45c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a460:	2b00      	cmp	r3, #0
 800a462:	f000 80cc 	beq.w	800a5fe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46e:	e853 3f00 	ldrex	r3, [r3]
 800a472:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a476:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a47a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	461a      	mov	r2, r3
 800a484:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a488:	647b      	str	r3, [r7, #68]	@ 0x44
 800a48a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a48e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a490:	e841 2300 	strex	r3, r2, [r1]
 800a494:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d1e4      	bne.n	800a466 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	3308      	adds	r3, #8
 800a4a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a6:	e853 3f00 	ldrex	r3, [r3]
 800a4aa:	623b      	str	r3, [r7, #32]
   return(result);
 800a4ac:	6a3b      	ldr	r3, [r7, #32]
 800a4ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4b2:	f023 0301 	bic.w	r3, r3, #1
 800a4b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	3308      	adds	r3, #8
 800a4c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a4c4:	633a      	str	r2, [r7, #48]	@ 0x30
 800a4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4cc:	e841 2300 	strex	r3, r2, [r1]
 800a4d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1e1      	bne.n	800a49c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2220      	movs	r2, #32
 800a4dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	e853 3f00 	ldrex	r3, [r3]
 800a4f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	f023 0310 	bic.w	r3, r3, #16
 800a500:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	461a      	mov	r2, r3
 800a50a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a50e:	61fb      	str	r3, [r7, #28]
 800a510:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a512:	69b9      	ldr	r1, [r7, #24]
 800a514:	69fa      	ldr	r2, [r7, #28]
 800a516:	e841 2300 	strex	r3, r2, [r1]
 800a51a:	617b      	str	r3, [r7, #20]
   return(result);
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1e4      	bne.n	800a4ec <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2202      	movs	r2, #2
 800a526:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a52c:	4619      	mov	r1, r3
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 f880 	bl	800a634 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a534:	e063      	b.n	800a5fe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a53a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00e      	beq.n	800a560 <HAL_UART_IRQHandler+0x5d8>
 800a542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d008      	beq.n	800a560 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a556:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 fdcf 	bl	800b0fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a55e:	e051      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d014      	beq.n	800a596 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a56c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a574:	2b00      	cmp	r3, #0
 800a576:	d105      	bne.n	800a584 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a57c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a580:	2b00      	cmp	r3, #0
 800a582:	d008      	beq.n	800a596 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d03a      	beq.n	800a602 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	4798      	blx	r3
    }
    return;
 800a594:	e035      	b.n	800a602 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a59a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d009      	beq.n	800a5b6 <HAL_UART_IRQHandler+0x62e>
 800a5a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 fd79 	bl	800b0a6 <UART_EndTransmit_IT>
    return;
 800a5b4:	e026      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a5b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d009      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x64e>
 800a5c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d003      	beq.n	800a5d6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 fda8 	bl	800b124 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a5d4:	e016      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a5d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a5da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d010      	beq.n	800a604 <HAL_UART_IRQHandler+0x67c>
 800a5e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	da0c      	bge.n	800a604 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fd90 	bl	800b110 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a5f0:	e008      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
      return;
 800a5f2:	bf00      	nop
 800a5f4:	e006      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
    return;
 800a5f6:	bf00      	nop
 800a5f8:	e004      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
      return;
 800a5fa:	bf00      	nop
 800a5fc:	e002      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
      return;
 800a5fe:	bf00      	nop
 800a600:	e000      	b.n	800a604 <HAL_UART_IRQHandler+0x67c>
    return;
 800a602:	bf00      	nop
  }
}
 800a604:	37e8      	adds	r7, #232	@ 0xe8
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop

0800a60c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a614:	bf00      	nop
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a620:	b480      	push	{r7}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a628:	bf00      	nop
 800a62a:	370c      	adds	r7, #12
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a634:	b480      	push	{r7}
 800a636:	b083      	sub	sp, #12
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	460b      	mov	r3, r1
 800a63e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr

0800a64c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a64c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a650:	b08c      	sub	sp, #48	@ 0x30
 800a652:	af00      	add	r7, sp, #0
 800a654:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a656:	2300      	movs	r3, #0
 800a658:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	689a      	ldr	r2, [r3, #8]
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	691b      	ldr	r3, [r3, #16]
 800a664:	431a      	orrs	r2, r3
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	695b      	ldr	r3, [r3, #20]
 800a66a:	431a      	orrs	r2, r3
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	69db      	ldr	r3, [r3, #28]
 800a670:	4313      	orrs	r3, r2
 800a672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a674:	697b      	ldr	r3, [r7, #20]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	681a      	ldr	r2, [r3, #0]
 800a67a:	4baa      	ldr	r3, [pc, #680]	@ (800a924 <UART_SetConfig+0x2d8>)
 800a67c:	4013      	ands	r3, r2
 800a67e:	697a      	ldr	r2, [r7, #20]
 800a680:	6812      	ldr	r2, [r2, #0]
 800a682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a684:	430b      	orrs	r3, r1
 800a686:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	68da      	ldr	r2, [r3, #12]
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	699b      	ldr	r3, [r3, #24]
 800a6a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a9f      	ldr	r2, [pc, #636]	@ (800a928 <UART_SetConfig+0x2dc>)
 800a6aa:	4293      	cmp	r3, r2
 800a6ac:	d004      	beq.n	800a6b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	6a1b      	ldr	r3, [r3, #32]
 800a6b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
 800a6be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a6c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a6c6:	697a      	ldr	r2, [r7, #20]
 800a6c8:	6812      	ldr	r2, [r2, #0]
 800a6ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6cc:	430b      	orrs	r3, r1
 800a6ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d6:	f023 010f 	bic.w	r1, r3, #15
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a90      	ldr	r2, [pc, #576]	@ (800a92c <UART_SetConfig+0x2e0>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d125      	bne.n	800a73c <UART_SetConfig+0xf0>
 800a6f0:	4b8f      	ldr	r3, [pc, #572]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a6f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6f6:	f003 0303 	and.w	r3, r3, #3
 800a6fa:	2b03      	cmp	r3, #3
 800a6fc:	d81a      	bhi.n	800a734 <UART_SetConfig+0xe8>
 800a6fe:	a201      	add	r2, pc, #4	@ (adr r2, 800a704 <UART_SetConfig+0xb8>)
 800a700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a704:	0800a715 	.word	0x0800a715
 800a708:	0800a725 	.word	0x0800a725
 800a70c:	0800a71d 	.word	0x0800a71d
 800a710:	0800a72d 	.word	0x0800a72d
 800a714:	2301      	movs	r3, #1
 800a716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a71a:	e116      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a71c:	2302      	movs	r3, #2
 800a71e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a722:	e112      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a724:	2304      	movs	r3, #4
 800a726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a72a:	e10e      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a72c:	2308      	movs	r3, #8
 800a72e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a732:	e10a      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a734:	2310      	movs	r3, #16
 800a736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73a:	e106      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a7c      	ldr	r2, [pc, #496]	@ (800a934 <UART_SetConfig+0x2e8>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d138      	bne.n	800a7b8 <UART_SetConfig+0x16c>
 800a746:	4b7a      	ldr	r3, [pc, #488]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a74c:	f003 030c 	and.w	r3, r3, #12
 800a750:	2b0c      	cmp	r3, #12
 800a752:	d82d      	bhi.n	800a7b0 <UART_SetConfig+0x164>
 800a754:	a201      	add	r2, pc, #4	@ (adr r2, 800a75c <UART_SetConfig+0x110>)
 800a756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75a:	bf00      	nop
 800a75c:	0800a791 	.word	0x0800a791
 800a760:	0800a7b1 	.word	0x0800a7b1
 800a764:	0800a7b1 	.word	0x0800a7b1
 800a768:	0800a7b1 	.word	0x0800a7b1
 800a76c:	0800a7a1 	.word	0x0800a7a1
 800a770:	0800a7b1 	.word	0x0800a7b1
 800a774:	0800a7b1 	.word	0x0800a7b1
 800a778:	0800a7b1 	.word	0x0800a7b1
 800a77c:	0800a799 	.word	0x0800a799
 800a780:	0800a7b1 	.word	0x0800a7b1
 800a784:	0800a7b1 	.word	0x0800a7b1
 800a788:	0800a7b1 	.word	0x0800a7b1
 800a78c:	0800a7a9 	.word	0x0800a7a9
 800a790:	2300      	movs	r3, #0
 800a792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a796:	e0d8      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a798:	2302      	movs	r3, #2
 800a79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79e:	e0d4      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7a0:	2304      	movs	r3, #4
 800a7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7a6:	e0d0      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7a8:	2308      	movs	r3, #8
 800a7aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ae:	e0cc      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7b0:	2310      	movs	r3, #16
 800a7b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7b6:	e0c8      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a5e      	ldr	r2, [pc, #376]	@ (800a938 <UART_SetConfig+0x2ec>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d125      	bne.n	800a80e <UART_SetConfig+0x1c2>
 800a7c2:	4b5b      	ldr	r3, [pc, #364]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a7c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a7cc:	2b30      	cmp	r3, #48	@ 0x30
 800a7ce:	d016      	beq.n	800a7fe <UART_SetConfig+0x1b2>
 800a7d0:	2b30      	cmp	r3, #48	@ 0x30
 800a7d2:	d818      	bhi.n	800a806 <UART_SetConfig+0x1ba>
 800a7d4:	2b20      	cmp	r3, #32
 800a7d6:	d00a      	beq.n	800a7ee <UART_SetConfig+0x1a2>
 800a7d8:	2b20      	cmp	r3, #32
 800a7da:	d814      	bhi.n	800a806 <UART_SetConfig+0x1ba>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <UART_SetConfig+0x19a>
 800a7e0:	2b10      	cmp	r3, #16
 800a7e2:	d008      	beq.n	800a7f6 <UART_SetConfig+0x1aa>
 800a7e4:	e00f      	b.n	800a806 <UART_SetConfig+0x1ba>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7ec:	e0ad      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7ee:	2302      	movs	r3, #2
 800a7f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7f4:	e0a9      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7f6:	2304      	movs	r3, #4
 800a7f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a7fc:	e0a5      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a7fe:	2308      	movs	r3, #8
 800a800:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a804:	e0a1      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a806:	2310      	movs	r3, #16
 800a808:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a80c:	e09d      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a4a      	ldr	r2, [pc, #296]	@ (800a93c <UART_SetConfig+0x2f0>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d125      	bne.n	800a864 <UART_SetConfig+0x218>
 800a818:	4b45      	ldr	r3, [pc, #276]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a81a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a81e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a822:	2bc0      	cmp	r3, #192	@ 0xc0
 800a824:	d016      	beq.n	800a854 <UART_SetConfig+0x208>
 800a826:	2bc0      	cmp	r3, #192	@ 0xc0
 800a828:	d818      	bhi.n	800a85c <UART_SetConfig+0x210>
 800a82a:	2b80      	cmp	r3, #128	@ 0x80
 800a82c:	d00a      	beq.n	800a844 <UART_SetConfig+0x1f8>
 800a82e:	2b80      	cmp	r3, #128	@ 0x80
 800a830:	d814      	bhi.n	800a85c <UART_SetConfig+0x210>
 800a832:	2b00      	cmp	r3, #0
 800a834:	d002      	beq.n	800a83c <UART_SetConfig+0x1f0>
 800a836:	2b40      	cmp	r3, #64	@ 0x40
 800a838:	d008      	beq.n	800a84c <UART_SetConfig+0x200>
 800a83a:	e00f      	b.n	800a85c <UART_SetConfig+0x210>
 800a83c:	2300      	movs	r3, #0
 800a83e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a842:	e082      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a844:	2302      	movs	r3, #2
 800a846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a84a:	e07e      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a84c:	2304      	movs	r3, #4
 800a84e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a852:	e07a      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a854:	2308      	movs	r3, #8
 800a856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a85a:	e076      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a85c:	2310      	movs	r3, #16
 800a85e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a862:	e072      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	4a35      	ldr	r2, [pc, #212]	@ (800a940 <UART_SetConfig+0x2f4>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d12a      	bne.n	800a8c4 <UART_SetConfig+0x278>
 800a86e:	4b30      	ldr	r3, [pc, #192]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a874:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a878:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a87c:	d01a      	beq.n	800a8b4 <UART_SetConfig+0x268>
 800a87e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a882:	d81b      	bhi.n	800a8bc <UART_SetConfig+0x270>
 800a884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a888:	d00c      	beq.n	800a8a4 <UART_SetConfig+0x258>
 800a88a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a88e:	d815      	bhi.n	800a8bc <UART_SetConfig+0x270>
 800a890:	2b00      	cmp	r3, #0
 800a892:	d003      	beq.n	800a89c <UART_SetConfig+0x250>
 800a894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a898:	d008      	beq.n	800a8ac <UART_SetConfig+0x260>
 800a89a:	e00f      	b.n	800a8bc <UART_SetConfig+0x270>
 800a89c:	2300      	movs	r3, #0
 800a89e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8a2:	e052      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8aa:	e04e      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a8ac:	2304      	movs	r3, #4
 800a8ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8b2:	e04a      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a8b4:	2308      	movs	r3, #8
 800a8b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8ba:	e046      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a8bc:	2310      	movs	r3, #16
 800a8be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a8c2:	e042      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	4a17      	ldr	r2, [pc, #92]	@ (800a928 <UART_SetConfig+0x2dc>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d13a      	bne.n	800a944 <UART_SetConfig+0x2f8>
 800a8ce:	4b18      	ldr	r3, [pc, #96]	@ (800a930 <UART_SetConfig+0x2e4>)
 800a8d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a8d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a8dc:	d01a      	beq.n	800a914 <UART_SetConfig+0x2c8>
 800a8de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a8e2:	d81b      	bhi.n	800a91c <UART_SetConfig+0x2d0>
 800a8e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8e8:	d00c      	beq.n	800a904 <UART_SetConfig+0x2b8>
 800a8ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8ee:	d815      	bhi.n	800a91c <UART_SetConfig+0x2d0>
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <UART_SetConfig+0x2b0>
 800a8f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8f8:	d008      	beq.n	800a90c <UART_SetConfig+0x2c0>
 800a8fa:	e00f      	b.n	800a91c <UART_SetConfig+0x2d0>
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a902:	e022      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a904:	2302      	movs	r3, #2
 800a906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a90a:	e01e      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a90c:	2304      	movs	r3, #4
 800a90e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a912:	e01a      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a914:	2308      	movs	r3, #8
 800a916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a91a:	e016      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a91c:	2310      	movs	r3, #16
 800a91e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a922:	e012      	b.n	800a94a <UART_SetConfig+0x2fe>
 800a924:	cfff69f3 	.word	0xcfff69f3
 800a928:	40008000 	.word	0x40008000
 800a92c:	40013800 	.word	0x40013800
 800a930:	40021000 	.word	0x40021000
 800a934:	40004400 	.word	0x40004400
 800a938:	40004800 	.word	0x40004800
 800a93c:	40004c00 	.word	0x40004c00
 800a940:	40005000 	.word	0x40005000
 800a944:	2310      	movs	r3, #16
 800a946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4aae      	ldr	r2, [pc, #696]	@ (800ac08 <UART_SetConfig+0x5bc>)
 800a950:	4293      	cmp	r3, r2
 800a952:	f040 8097 	bne.w	800aa84 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a956:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a95a:	2b08      	cmp	r3, #8
 800a95c:	d823      	bhi.n	800a9a6 <UART_SetConfig+0x35a>
 800a95e:	a201      	add	r2, pc, #4	@ (adr r2, 800a964 <UART_SetConfig+0x318>)
 800a960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a964:	0800a989 	.word	0x0800a989
 800a968:	0800a9a7 	.word	0x0800a9a7
 800a96c:	0800a991 	.word	0x0800a991
 800a970:	0800a9a7 	.word	0x0800a9a7
 800a974:	0800a997 	.word	0x0800a997
 800a978:	0800a9a7 	.word	0x0800a9a7
 800a97c:	0800a9a7 	.word	0x0800a9a7
 800a980:	0800a9a7 	.word	0x0800a9a7
 800a984:	0800a99f 	.word	0x0800a99f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a988:	f7fd fbcc 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800a98c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a98e:	e010      	b.n	800a9b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a990:	4b9e      	ldr	r3, [pc, #632]	@ (800ac0c <UART_SetConfig+0x5c0>)
 800a992:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a994:	e00d      	b.n	800a9b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a996:	f7fd fb57 	bl	8008048 <HAL_RCC_GetSysClockFreq>
 800a99a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a99c:	e009      	b.n	800a9b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a99e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a9a4:	e005      	b.n	800a9b2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a9b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 8130 	beq.w	800ac1a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9be:	4a94      	ldr	r2, [pc, #592]	@ (800ac10 <UART_SetConfig+0x5c4>)
 800a9c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	685a      	ldr	r2, [r3, #4]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	005b      	lsls	r3, r3, #1
 800a9d6:	4413      	add	r3, r2
 800a9d8:	69ba      	ldr	r2, [r7, #24]
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d305      	bcc.n	800a9ea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	685b      	ldr	r3, [r3, #4]
 800a9e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a9e4:	69ba      	ldr	r2, [r7, #24]
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	d903      	bls.n	800a9f2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a9f0:	e113      	b.n	800ac1a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	60bb      	str	r3, [r7, #8]
 800a9f8:	60fa      	str	r2, [r7, #12]
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9fe:	4a84      	ldr	r2, [pc, #528]	@ (800ac10 <UART_SetConfig+0x5c4>)
 800aa00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	2200      	movs	r2, #0
 800aa08:	603b      	str	r3, [r7, #0]
 800aa0a:	607a      	str	r2, [r7, #4]
 800aa0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa10:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aa14:	f7f5 fc0c 	bl	8000230 <__aeabi_uldivmod>
 800aa18:	4602      	mov	r2, r0
 800aa1a:	460b      	mov	r3, r1
 800aa1c:	4610      	mov	r0, r2
 800aa1e:	4619      	mov	r1, r3
 800aa20:	f04f 0200 	mov.w	r2, #0
 800aa24:	f04f 0300 	mov.w	r3, #0
 800aa28:	020b      	lsls	r3, r1, #8
 800aa2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800aa2e:	0202      	lsls	r2, r0, #8
 800aa30:	6979      	ldr	r1, [r7, #20]
 800aa32:	6849      	ldr	r1, [r1, #4]
 800aa34:	0849      	lsrs	r1, r1, #1
 800aa36:	2000      	movs	r0, #0
 800aa38:	460c      	mov	r4, r1
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	eb12 0804 	adds.w	r8, r2, r4
 800aa40:	eb43 0905 	adc.w	r9, r3, r5
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	469a      	mov	sl, r3
 800aa4c:	4693      	mov	fp, r2
 800aa4e:	4652      	mov	r2, sl
 800aa50:	465b      	mov	r3, fp
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f5 fbeb 	bl	8000230 <__aeabi_uldivmod>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	4613      	mov	r3, r2
 800aa60:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aa62:	6a3b      	ldr	r3, [r7, #32]
 800aa64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aa68:	d308      	bcc.n	800aa7c <UART_SetConfig+0x430>
 800aa6a:	6a3b      	ldr	r3, [r7, #32]
 800aa6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa70:	d204      	bcs.n	800aa7c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800aa72:	697b      	ldr	r3, [r7, #20]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	6a3a      	ldr	r2, [r7, #32]
 800aa78:	60da      	str	r2, [r3, #12]
 800aa7a:	e0ce      	b.n	800ac1a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aa82:	e0ca      	b.n	800ac1a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	69db      	ldr	r3, [r3, #28]
 800aa88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa8c:	d166      	bne.n	800ab5c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800aa8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa92:	2b08      	cmp	r3, #8
 800aa94:	d827      	bhi.n	800aae6 <UART_SetConfig+0x49a>
 800aa96:	a201      	add	r2, pc, #4	@ (adr r2, 800aa9c <UART_SetConfig+0x450>)
 800aa98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa9c:	0800aac1 	.word	0x0800aac1
 800aaa0:	0800aac9 	.word	0x0800aac9
 800aaa4:	0800aad1 	.word	0x0800aad1
 800aaa8:	0800aae7 	.word	0x0800aae7
 800aaac:	0800aad7 	.word	0x0800aad7
 800aab0:	0800aae7 	.word	0x0800aae7
 800aab4:	0800aae7 	.word	0x0800aae7
 800aab8:	0800aae7 	.word	0x0800aae7
 800aabc:	0800aadf 	.word	0x0800aadf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aac0:	f7fd fb30 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800aac4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aac6:	e014      	b.n	800aaf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aac8:	f7fd fb42 	bl	8008150 <HAL_RCC_GetPCLK2Freq>
 800aacc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aace:	e010      	b.n	800aaf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aad0:	4b4e      	ldr	r3, [pc, #312]	@ (800ac0c <UART_SetConfig+0x5c0>)
 800aad2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aad4:	e00d      	b.n	800aaf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aad6:	f7fd fab7 	bl	8008048 <HAL_RCC_GetSysClockFreq>
 800aada:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aadc:	e009      	b.n	800aaf2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aae2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aae4:	e005      	b.n	800aaf2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800aae6:	2300      	movs	r3, #0
 800aae8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aaf0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	f000 8090 	beq.w	800ac1a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aafe:	4a44      	ldr	r2, [pc, #272]	@ (800ac10 <UART_SetConfig+0x5c4>)
 800ab00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab04:	461a      	mov	r2, r3
 800ab06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab08:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab0c:	005a      	lsls	r2, r3, #1
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	085b      	lsrs	r3, r3, #1
 800ab14:	441a      	add	r2, r3
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	2b0f      	cmp	r3, #15
 800ab24:	d916      	bls.n	800ab54 <UART_SetConfig+0x508>
 800ab26:	6a3b      	ldr	r3, [r7, #32]
 800ab28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab2c:	d212      	bcs.n	800ab54 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ab2e:	6a3b      	ldr	r3, [r7, #32]
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	f023 030f 	bic.w	r3, r3, #15
 800ab36:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ab38:	6a3b      	ldr	r3, [r7, #32]
 800ab3a:	085b      	lsrs	r3, r3, #1
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	f003 0307 	and.w	r3, r3, #7
 800ab42:	b29a      	uxth	r2, r3
 800ab44:	8bfb      	ldrh	r3, [r7, #30]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	8bfa      	ldrh	r2, [r7, #30]
 800ab50:	60da      	str	r2, [r3, #12]
 800ab52:	e062      	b.n	800ac1a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800ab54:	2301      	movs	r3, #1
 800ab56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ab5a:	e05e      	b.n	800ac1a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ab5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ab60:	2b08      	cmp	r3, #8
 800ab62:	d828      	bhi.n	800abb6 <UART_SetConfig+0x56a>
 800ab64:	a201      	add	r2, pc, #4	@ (adr r2, 800ab6c <UART_SetConfig+0x520>)
 800ab66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab6a:	bf00      	nop
 800ab6c:	0800ab91 	.word	0x0800ab91
 800ab70:	0800ab99 	.word	0x0800ab99
 800ab74:	0800aba1 	.word	0x0800aba1
 800ab78:	0800abb7 	.word	0x0800abb7
 800ab7c:	0800aba7 	.word	0x0800aba7
 800ab80:	0800abb7 	.word	0x0800abb7
 800ab84:	0800abb7 	.word	0x0800abb7
 800ab88:	0800abb7 	.word	0x0800abb7
 800ab8c:	0800abaf 	.word	0x0800abaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab90:	f7fd fac8 	bl	8008124 <HAL_RCC_GetPCLK1Freq>
 800ab94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab96:	e014      	b.n	800abc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab98:	f7fd fada 	bl	8008150 <HAL_RCC_GetPCLK2Freq>
 800ab9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ab9e:	e010      	b.n	800abc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aba0:	4b1a      	ldr	r3, [pc, #104]	@ (800ac0c <UART_SetConfig+0x5c0>)
 800aba2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aba4:	e00d      	b.n	800abc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aba6:	f7fd fa4f 	bl	8008048 <HAL_RCC_GetSysClockFreq>
 800abaa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800abac:	e009      	b.n	800abc2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800abb4:	e005      	b.n	800abc2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800abb6:	2300      	movs	r3, #0
 800abb8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800abba:	2301      	movs	r3, #1
 800abbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800abc0:	bf00      	nop
    }

    if (pclk != 0U)
 800abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d028      	beq.n	800ac1a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abcc:	4a10      	ldr	r2, [pc, #64]	@ (800ac10 <UART_SetConfig+0x5c4>)
 800abce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abd2:	461a      	mov	r2, r3
 800abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd6:	fbb3 f2f2 	udiv	r2, r3, r2
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	085b      	lsrs	r3, r3, #1
 800abe0:	441a      	add	r2, r3
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	685b      	ldr	r3, [r3, #4]
 800abe6:	fbb2 f3f3 	udiv	r3, r2, r3
 800abea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abec:	6a3b      	ldr	r3, [r7, #32]
 800abee:	2b0f      	cmp	r3, #15
 800abf0:	d910      	bls.n	800ac14 <UART_SetConfig+0x5c8>
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abf8:	d20c      	bcs.n	800ac14 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800abfa:	6a3b      	ldr	r3, [r7, #32]
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	60da      	str	r2, [r3, #12]
 800ac04:	e009      	b.n	800ac1a <UART_SetConfig+0x5ce>
 800ac06:	bf00      	nop
 800ac08:	40008000 	.word	0x40008000
 800ac0c:	00f42400 	.word	0x00f42400
 800ac10:	0800ef6c 	.word	0x0800ef6c
      }
      else
      {
        ret = HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	2201      	movs	r2, #1
 800ac26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	2200      	movs	r2, #0
 800ac34:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ac36:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3730      	adds	r7, #48	@ 0x30
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ac44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac50:	f003 0308 	and.w	r3, r3, #8
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d00a      	beq.n	800ac6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	430a      	orrs	r2, r1
 800ac6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac72:	f003 0301 	and.w	r3, r3, #1
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d00a      	beq.n	800ac90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	430a      	orrs	r2, r1
 800ac8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac94:	f003 0302 	and.w	r3, r3, #2
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00a      	beq.n	800acb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	685b      	ldr	r3, [r3, #4]
 800aca2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	430a      	orrs	r2, r1
 800acb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb6:	f003 0304 	and.w	r3, r3, #4
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00a      	beq.n	800acd4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	685b      	ldr	r3, [r3, #4]
 800acc4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	430a      	orrs	r2, r1
 800acd2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd8:	f003 0310 	and.w	r3, r3, #16
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00a      	beq.n	800acf6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	430a      	orrs	r2, r1
 800acf4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d00a      	beq.n	800ad18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	430a      	orrs	r2, r1
 800ad16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d01a      	beq.n	800ad5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	430a      	orrs	r2, r1
 800ad38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad42:	d10a      	bne.n	800ad5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	430a      	orrs	r2, r1
 800ad58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d00a      	beq.n	800ad7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	430a      	orrs	r2, r1
 800ad7a:	605a      	str	r2, [r3, #4]
  }
}
 800ad7c:	bf00      	nop
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b098      	sub	sp, #96	@ 0x60
 800ad8c:	af02      	add	r7, sp, #8
 800ad8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ad98:	f7f7 f99a 	bl	80020d0 <HAL_GetTick>
 800ad9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f003 0308 	and.w	r3, r3, #8
 800ada8:	2b08      	cmp	r3, #8
 800adaa:	d12f      	bne.n	800ae0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800adb0:	9300      	str	r3, [sp, #0]
 800adb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800adb4:	2200      	movs	r2, #0
 800adb6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f000 f88e 	bl	800aedc <UART_WaitOnFlagUntilTimeout>
 800adc0:	4603      	mov	r3, r0
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d022      	beq.n	800ae0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adce:	e853 3f00 	ldrex	r3, [r3]
 800add2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800add4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800add6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adda:	653b      	str	r3, [r7, #80]	@ 0x50
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	461a      	mov	r2, r3
 800ade2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ade4:	647b      	str	r3, [r7, #68]	@ 0x44
 800ade6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800adea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800adec:	e841 2300 	strex	r3, r2, [r1]
 800adf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800adf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d1e6      	bne.n	800adc6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2220      	movs	r2, #32
 800adfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae08:	2303      	movs	r3, #3
 800ae0a:	e063      	b.n	800aed4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 0304 	and.w	r3, r3, #4
 800ae16:	2b04      	cmp	r3, #4
 800ae18:	d149      	bne.n	800aeae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae1e:	9300      	str	r3, [sp, #0]
 800ae20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae22:	2200      	movs	r2, #0
 800ae24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f857 	bl	800aedc <UART_WaitOnFlagUntilTimeout>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d03c      	beq.n	800aeae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae3c:	e853 3f00 	ldrex	r3, [r3]
 800ae40:	623b      	str	r3, [r7, #32]
   return(result);
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	461a      	mov	r2, r3
 800ae50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae52:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae5a:	e841 2300 	strex	r3, r2, [r1]
 800ae5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1e6      	bne.n	800ae34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	3308      	adds	r3, #8
 800ae6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	e853 3f00 	ldrex	r3, [r3]
 800ae74:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f023 0301 	bic.w	r3, r3, #1
 800ae7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	3308      	adds	r3, #8
 800ae84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae86:	61fa      	str	r2, [r7, #28]
 800ae88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae8a:	69b9      	ldr	r1, [r7, #24]
 800ae8c:	69fa      	ldr	r2, [r7, #28]
 800ae8e:	e841 2300 	strex	r3, r2, [r1]
 800ae92:	617b      	str	r3, [r7, #20]
   return(result);
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d1e5      	bne.n	800ae66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2220      	movs	r2, #32
 800ae9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aeaa:	2303      	movs	r3, #3
 800aeac:	e012      	b.n	800aed4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2220      	movs	r2, #32
 800aeb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2220      	movs	r2, #32
 800aeba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2200      	movs	r2, #0
 800aece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aed2:	2300      	movs	r3, #0
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3758      	adds	r7, #88	@ 0x58
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b084      	sub	sp, #16
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	4613      	mov	r3, r2
 800aeea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aeec:	e04f      	b.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aeee:	69bb      	ldr	r3, [r7, #24]
 800aef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef4:	d04b      	beq.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aef6:	f7f7 f8eb 	bl	80020d0 <HAL_GetTick>
 800aefa:	4602      	mov	r2, r0
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	1ad3      	subs	r3, r2, r3
 800af00:	69ba      	ldr	r2, [r7, #24]
 800af02:	429a      	cmp	r2, r3
 800af04:	d302      	bcc.n	800af0c <UART_WaitOnFlagUntilTimeout+0x30>
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d101      	bne.n	800af10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800af0c:	2303      	movs	r3, #3
 800af0e:	e04e      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f003 0304 	and.w	r3, r3, #4
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d037      	beq.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	2b80      	cmp	r3, #128	@ 0x80
 800af22:	d034      	beq.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	2b40      	cmp	r3, #64	@ 0x40
 800af28:	d031      	beq.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	69db      	ldr	r3, [r3, #28]
 800af30:	f003 0308 	and.w	r3, r3, #8
 800af34:	2b08      	cmp	r3, #8
 800af36:	d110      	bne.n	800af5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	2208      	movs	r2, #8
 800af3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af40:	68f8      	ldr	r0, [r7, #12]
 800af42:	f000 f838 	bl	800afb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2208      	movs	r2, #8
 800af4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	2200      	movs	r2, #0
 800af52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800af56:	2301      	movs	r3, #1
 800af58:	e029      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	69db      	ldr	r3, [r3, #28]
 800af60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af68:	d111      	bne.n	800af8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800af72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af74:	68f8      	ldr	r0, [r7, #12]
 800af76:	f000 f81e 	bl	800afb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2220      	movs	r2, #32
 800af7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
 800af8c:	e00f      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69da      	ldr	r2, [r3, #28]
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	4013      	ands	r3, r2
 800af98:	68ba      	ldr	r2, [r7, #8]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	bf0c      	ite	eq
 800af9e:	2301      	moveq	r3, #1
 800afa0:	2300      	movne	r3, #0
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	461a      	mov	r2, r3
 800afa6:	79fb      	ldrb	r3, [r7, #7]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d0a0      	beq.n	800aeee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800afb6:	b480      	push	{r7}
 800afb8:	b095      	sub	sp, #84	@ 0x54
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc6:	e853 3f00 	ldrex	r3, [r3]
 800afca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800afcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800afd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	461a      	mov	r2, r3
 800afda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afdc:	643b      	str	r3, [r7, #64]	@ 0x40
 800afde:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800afe2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800afe4:	e841 2300 	strex	r3, r2, [r1]
 800afe8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800afea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afec:	2b00      	cmp	r3, #0
 800afee:	d1e6      	bne.n	800afbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	3308      	adds	r3, #8
 800aff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aff8:	6a3b      	ldr	r3, [r7, #32]
 800affa:	e853 3f00 	ldrex	r3, [r3]
 800affe:	61fb      	str	r3, [r7, #28]
   return(result);
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b006:	f023 0301 	bic.w	r3, r3, #1
 800b00a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	3308      	adds	r3, #8
 800b012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b014:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b01a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b01c:	e841 2300 	strex	r3, r2, [r1]
 800b020:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b024:	2b00      	cmp	r3, #0
 800b026:	d1e3      	bne.n	800aff0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d118      	bne.n	800b062 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	e853 3f00 	ldrex	r3, [r3]
 800b03c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	f023 0310 	bic.w	r3, r3, #16
 800b044:	647b      	str	r3, [r7, #68]	@ 0x44
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	461a      	mov	r2, r3
 800b04c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b04e:	61bb      	str	r3, [r7, #24]
 800b050:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b052:	6979      	ldr	r1, [r7, #20]
 800b054:	69ba      	ldr	r2, [r7, #24]
 800b056:	e841 2300 	strex	r3, r2, [r1]
 800b05a:	613b      	str	r3, [r7, #16]
   return(result);
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d1e6      	bne.n	800b030 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2220      	movs	r2, #32
 800b066:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b076:	bf00      	nop
 800b078:	3754      	adds	r7, #84	@ 0x54
 800b07a:	46bd      	mov	sp, r7
 800b07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b080:	4770      	bx	lr

0800b082 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b082:	b580      	push	{r7, lr}
 800b084:	b084      	sub	sp, #16
 800b086:	af00      	add	r7, sp, #0
 800b088:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b08e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2200      	movs	r2, #0
 800b094:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b098:	68f8      	ldr	r0, [r7, #12]
 800b09a:	f7ff fac1 	bl	800a620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b09e:	bf00      	nop
 800b0a0:	3710      	adds	r7, #16
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}

0800b0a6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b0a6:	b580      	push	{r7, lr}
 800b0a8:	b088      	sub	sp, #32
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	e853 3f00 	ldrex	r3, [r3]
 800b0ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0c2:	61fb      	str	r3, [r7, #28]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	69fb      	ldr	r3, [r7, #28]
 800b0cc:	61bb      	str	r3, [r7, #24]
 800b0ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d0:	6979      	ldr	r1, [r7, #20]
 800b0d2:	69ba      	ldr	r2, [r7, #24]
 800b0d4:	e841 2300 	strex	r3, r2, [r1]
 800b0d8:	613b      	str	r3, [r7, #16]
   return(result);
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d1e6      	bne.n	800b0ae <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2220      	movs	r2, #32
 800b0e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f7ff fa8c 	bl	800a60c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0f4:	bf00      	nop
 800b0f6:	3720      	adds	r7, #32
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b104:	bf00      	nop
 800b106:	370c      	adds	r7, #12
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b118:	bf00      	nop
 800b11a:	370c      	adds	r7, #12
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b12c:	bf00      	nop
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b146:	2b01      	cmp	r3, #1
 800b148:	d101      	bne.n	800b14e <HAL_UARTEx_DisableFifoMode+0x16>
 800b14a:	2302      	movs	r3, #2
 800b14c:	e027      	b.n	800b19e <HAL_UARTEx_DisableFifoMode+0x66>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2201      	movs	r2, #1
 800b152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2224      	movs	r2, #36	@ 0x24
 800b15a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f022 0201 	bic.w	r2, r2, #1
 800b174:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b17c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	68fa      	ldr	r2, [r7, #12]
 800b18a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2220      	movs	r2, #32
 800b190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b19c:	2300      	movs	r3, #0
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3714      	adds	r7, #20
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b084      	sub	sp, #16
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d101      	bne.n	800b1c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b1be:	2302      	movs	r3, #2
 800b1c0:	e02d      	b.n	800b21e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2224      	movs	r2, #36	@ 0x24
 800b1ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f022 0201 	bic.w	r2, r2, #1
 800b1e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	683a      	ldr	r2, [r7, #0]
 800b1fa:	430a      	orrs	r2, r1
 800b1fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f000 f850 	bl	800b2a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2220      	movs	r2, #32
 800b210:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b21c:	2300      	movs	r3, #0
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3710      	adds	r7, #16
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b084      	sub	sp, #16
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
 800b22e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b236:	2b01      	cmp	r3, #1
 800b238:	d101      	bne.n	800b23e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b23a:	2302      	movs	r3, #2
 800b23c:	e02d      	b.n	800b29a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2201      	movs	r2, #1
 800b242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2224      	movs	r2, #36	@ 0x24
 800b24a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	681a      	ldr	r2, [r3, #0]
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f022 0201 	bic.w	r2, r2, #1
 800b264:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	689b      	ldr	r3, [r3, #8]
 800b26c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	683a      	ldr	r2, [r7, #0]
 800b276:	430a      	orrs	r2, r1
 800b278:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 f812 	bl	800b2a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	68fa      	ldr	r2, [r7, #12]
 800b286:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2220      	movs	r2, #32
 800b28c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
	...

0800b2a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d108      	bne.n	800b2c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2201      	movs	r2, #1
 800b2c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b2c4:	e031      	b.n	800b32a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b2c6:	2308      	movs	r3, #8
 800b2c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2ca:	2308      	movs	r3, #8
 800b2cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	689b      	ldr	r3, [r3, #8]
 800b2d4:	0e5b      	lsrs	r3, r3, #25
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	f003 0307 	and.w	r3, r3, #7
 800b2dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	0f5b      	lsrs	r3, r3, #29
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	f003 0307 	and.w	r3, r3, #7
 800b2ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2ee:	7bbb      	ldrb	r3, [r7, #14]
 800b2f0:	7b3a      	ldrb	r2, [r7, #12]
 800b2f2:	4911      	ldr	r1, [pc, #68]	@ (800b338 <UARTEx_SetNbDataToProcess+0x94>)
 800b2f4:	5c8a      	ldrb	r2, [r1, r2]
 800b2f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b2fa:	7b3a      	ldrb	r2, [r7, #12]
 800b2fc:	490f      	ldr	r1, [pc, #60]	@ (800b33c <UARTEx_SetNbDataToProcess+0x98>)
 800b2fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b300:	fb93 f3f2 	sdiv	r3, r3, r2
 800b304:	b29a      	uxth	r2, r3
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b30c:	7bfb      	ldrb	r3, [r7, #15]
 800b30e:	7b7a      	ldrb	r2, [r7, #13]
 800b310:	4909      	ldr	r1, [pc, #36]	@ (800b338 <UARTEx_SetNbDataToProcess+0x94>)
 800b312:	5c8a      	ldrb	r2, [r1, r2]
 800b314:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b318:	7b7a      	ldrb	r2, [r7, #13]
 800b31a:	4908      	ldr	r1, [pc, #32]	@ (800b33c <UARTEx_SetNbDataToProcess+0x98>)
 800b31c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b31e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b322:	b29a      	uxth	r2, r3
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b32a:	bf00      	nop
 800b32c:	3714      	adds	r7, #20
 800b32e:	46bd      	mov	sp, r7
 800b330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	0800ef84 	.word	0x0800ef84
 800b33c:	0800ef8c 	.word	0x0800ef8c

0800b340 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b340:	b480      	push	{r7}
 800b342:	b085      	sub	sp, #20
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b348:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b34c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b354:	b29a      	uxth	r2, r3
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	b29b      	uxth	r3, r3
 800b35a:	43db      	mvns	r3, r3
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	4013      	ands	r3, r2
 800b360:	b29a      	uxth	r2, r3
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3714      	adds	r7, #20
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr

0800b376 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b376:	b480      	push	{r7}
 800b378:	b085      	sub	sp, #20
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	60f8      	str	r0, [r7, #12]
 800b37e:	1d3b      	adds	r3, r7, #4
 800b380:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2201      	movs	r2, #1
 800b388:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2200      	movs	r2, #0
 800b390:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2200      	movs	r2, #0
 800b398:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3714      	adds	r7, #20
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b0ac      	sub	sp, #176	@ 0xb0
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
 800b3ba:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	785b      	ldrb	r3, [r3, #1]
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	f040 84ca 	bne.w	800bd5a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	699a      	ldr	r2, [r3, #24]
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	429a      	cmp	r2, r3
 800b3d0:	d904      	bls.n	800b3dc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b3da:	e003      	b.n	800b3e4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	699b      	ldr	r3, [r3, #24]
 800b3e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	7b1b      	ldrb	r3, [r3, #12]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d122      	bne.n	800b432 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	6959      	ldr	r1, [r3, #20]
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	88da      	ldrh	r2, [r3, #6]
 800b3f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3f8:	b29b      	uxth	r3, r3
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 fdac 	bl	800bf58 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	613b      	str	r3, [r7, #16]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	461a      	mov	r2, r3
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	4413      	add	r3, r2
 800b412:	613b      	str	r3, [r7, #16]
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	00da      	lsls	r2, r3, #3
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	4413      	add	r3, r2
 800b41e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b422:	60fb      	str	r3, [r7, #12]
 800b424:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b428:	b29a      	uxth	r2, r3
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	801a      	strh	r2, [r3, #0]
 800b42e:	f000 bc6f 	b.w	800bd10 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	78db      	ldrb	r3, [r3, #3]
 800b436:	2b02      	cmp	r3, #2
 800b438:	f040 831e 	bne.w	800ba78 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	6a1a      	ldr	r2, [r3, #32]
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	429a      	cmp	r2, r3
 800b446:	f240 82cf 	bls.w	800b9e8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	009b      	lsls	r3, r3, #2
 800b452:	4413      	add	r3, r2
 800b454:	881b      	ldrh	r3, [r3, #0]
 800b456:	b29b      	uxth	r3, r3
 800b458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b45c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b460:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b464:	687a      	ldr	r2, [r7, #4]
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	781b      	ldrb	r3, [r3, #0]
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	441a      	add	r2, r3
 800b46e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b472:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b476:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b47a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b47e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b482:	b29b      	uxth	r3, r3
 800b484:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	6a1a      	ldr	r2, [r3, #32]
 800b48a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b48e:	1ad2      	subs	r2, r2, r3
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	009b      	lsls	r3, r3, #2
 800b49c:	4413      	add	r3, r2
 800b49e:	881b      	ldrh	r3, [r3, #0]
 800b4a0:	b29b      	uxth	r3, r3
 800b4a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	f000 814f 	beq.w	800b74a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	785b      	ldrb	r3, [r3, #1]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d16b      	bne.n	800b590 <USB_EPStartXfer+0x1de>
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4c2:	b29b      	uxth	r3, r3
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4c8:	4413      	add	r3, r2
 800b4ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	00da      	lsls	r2, r3, #3
 800b4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d4:	4413      	add	r3, r2
 800b4d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4da:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4de:	881b      	ldrh	r3, [r3, #0]
 800b4e0:	b29b      	uxth	r3, r3
 800b4e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b4e6:	b29a      	uxth	r2, r3
 800b4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ea:	801a      	strh	r2, [r3, #0]
 800b4ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d10a      	bne.n	800b50a <USB_EPStartXfer+0x158>
 800b4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f6:	881b      	ldrh	r3, [r3, #0]
 800b4f8:	b29b      	uxth	r3, r3
 800b4fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b4fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b502:	b29a      	uxth	r2, r3
 800b504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b506:	801a      	strh	r2, [r3, #0]
 800b508:	e05b      	b.n	800b5c2 <USB_EPStartXfer+0x210>
 800b50a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b50e:	2b3e      	cmp	r3, #62	@ 0x3e
 800b510:	d81c      	bhi.n	800b54c <USB_EPStartXfer+0x19a>
 800b512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b516:	085b      	lsrs	r3, r3, #1
 800b518:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b51c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b520:	f003 0301 	and.w	r3, r3, #1
 800b524:	2b00      	cmp	r3, #0
 800b526:	d004      	beq.n	800b532 <USB_EPStartXfer+0x180>
 800b528:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b52c:	3301      	adds	r3, #1
 800b52e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b534:	881b      	ldrh	r3, [r3, #0]
 800b536:	b29a      	uxth	r2, r3
 800b538:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	029b      	lsls	r3, r3, #10
 800b540:	b29b      	uxth	r3, r3
 800b542:	4313      	orrs	r3, r2
 800b544:	b29a      	uxth	r2, r3
 800b546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b548:	801a      	strh	r2, [r3, #0]
 800b54a:	e03a      	b.n	800b5c2 <USB_EPStartXfer+0x210>
 800b54c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b550:	095b      	lsrs	r3, r3, #5
 800b552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b55a:	f003 031f 	and.w	r3, r3, #31
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d104      	bne.n	800b56c <USB_EPStartXfer+0x1ba>
 800b562:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b566:	3b01      	subs	r3, #1
 800b568:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b56e:	881b      	ldrh	r3, [r3, #0]
 800b570:	b29a      	uxth	r2, r3
 800b572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b576:	b29b      	uxth	r3, r3
 800b578:	029b      	lsls	r3, r3, #10
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	4313      	orrs	r3, r2
 800b57e:	b29b      	uxth	r3, r3
 800b580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b588:	b29a      	uxth	r2, r3
 800b58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b58c:	801a      	strh	r2, [r3, #0]
 800b58e:	e018      	b.n	800b5c2 <USB_EPStartXfer+0x210>
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	785b      	ldrb	r3, [r3, #1]
 800b594:	2b01      	cmp	r3, #1
 800b596:	d114      	bne.n	800b5c2 <USB_EPStartXfer+0x210>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	461a      	mov	r2, r3
 800b5a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a4:	4413      	add	r3, r2
 800b5a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	00da      	lsls	r2, r3, #3
 800b5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b0:	4413      	add	r3, r2
 800b5b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b5b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5bc:	b29a      	uxth	r2, r3
 800b5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	895b      	ldrh	r3, [r3, #10]
 800b5c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	6959      	ldr	r1, [r3, #20]
 800b5ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5d2:	b29b      	uxth	r3, r3
 800b5d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f000 fcbd 	bl	800bf58 <USB_WritePMA>
            ep->xfer_buff += len;
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	695a      	ldr	r2, [r3, #20]
 800b5e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5e6:	441a      	add	r2, r3
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	6a1a      	ldr	r2, [r3, #32]
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	691b      	ldr	r3, [r3, #16]
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d907      	bls.n	800b608 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	6a1a      	ldr	r2, [r3, #32]
 800b5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b600:	1ad2      	subs	r2, r2, r3
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	621a      	str	r2, [r3, #32]
 800b606:	e006      	b.n	800b616 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	6a1b      	ldr	r3, [r3, #32]
 800b60c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	2200      	movs	r2, #0
 800b614:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	785b      	ldrb	r3, [r3, #1]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d16b      	bne.n	800b6f6 <USB_EPStartXfer+0x344>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	61bb      	str	r3, [r7, #24]
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b628:	b29b      	uxth	r3, r3
 800b62a:	461a      	mov	r2, r3
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	4413      	add	r3, r2
 800b630:	61bb      	str	r3, [r7, #24]
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	00da      	lsls	r2, r3, #3
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	4413      	add	r3, r2
 800b63c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b640:	617b      	str	r3, [r7, #20]
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	881b      	ldrh	r3, [r3, #0]
 800b646:	b29b      	uxth	r3, r3
 800b648:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	697b      	ldr	r3, [r7, #20]
 800b650:	801a      	strh	r2, [r3, #0]
 800b652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b656:	2b00      	cmp	r3, #0
 800b658:	d10a      	bne.n	800b670 <USB_EPStartXfer+0x2be>
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	881b      	ldrh	r3, [r3, #0]
 800b65e:	b29b      	uxth	r3, r3
 800b660:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b664:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b668:	b29a      	uxth	r2, r3
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	801a      	strh	r2, [r3, #0]
 800b66e:	e05d      	b.n	800b72c <USB_EPStartXfer+0x37a>
 800b670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b674:	2b3e      	cmp	r3, #62	@ 0x3e
 800b676:	d81c      	bhi.n	800b6b2 <USB_EPStartXfer+0x300>
 800b678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b67c:	085b      	lsrs	r3, r3, #1
 800b67e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b682:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d004      	beq.n	800b698 <USB_EPStartXfer+0x2e6>
 800b68e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b692:	3301      	adds	r3, #1
 800b694:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	881b      	ldrh	r3, [r3, #0]
 800b69c:	b29a      	uxth	r2, r3
 800b69e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6a2:	b29b      	uxth	r3, r3
 800b6a4:	029b      	lsls	r3, r3, #10
 800b6a6:	b29b      	uxth	r3, r3
 800b6a8:	4313      	orrs	r3, r2
 800b6aa:	b29a      	uxth	r2, r3
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	801a      	strh	r2, [r3, #0]
 800b6b0:	e03c      	b.n	800b72c <USB_EPStartXfer+0x37a>
 800b6b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6b6:	095b      	lsrs	r3, r3, #5
 800b6b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6c0:	f003 031f 	and.w	r3, r3, #31
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d104      	bne.n	800b6d2 <USB_EPStartXfer+0x320>
 800b6c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	881b      	ldrh	r3, [r3, #0]
 800b6d6:	b29a      	uxth	r2, r3
 800b6d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	029b      	lsls	r3, r3, #10
 800b6e0:	b29b      	uxth	r3, r3
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	801a      	strh	r2, [r3, #0]
 800b6f4:	e01a      	b.n	800b72c <USB_EPStartXfer+0x37a>
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	785b      	ldrb	r3, [r3, #1]
 800b6fa:	2b01      	cmp	r3, #1
 800b6fc:	d116      	bne.n	800b72c <USB_EPStartXfer+0x37a>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	623b      	str	r3, [r7, #32]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b708:	b29b      	uxth	r3, r3
 800b70a:	461a      	mov	r2, r3
 800b70c:	6a3b      	ldr	r3, [r7, #32]
 800b70e:	4413      	add	r3, r2
 800b710:	623b      	str	r3, [r7, #32]
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	00da      	lsls	r2, r3, #3
 800b718:	6a3b      	ldr	r3, [r7, #32]
 800b71a:	4413      	add	r3, r2
 800b71c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b720:	61fb      	str	r3, [r7, #28]
 800b722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b726:	b29a      	uxth	r2, r3
 800b728:	69fb      	ldr	r3, [r7, #28]
 800b72a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	891b      	ldrh	r3, [r3, #8]
 800b730:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	6959      	ldr	r1, [r3, #20]
 800b738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f000 fc08 	bl	800bf58 <USB_WritePMA>
 800b748:	e2e2      	b.n	800bd10 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	785b      	ldrb	r3, [r3, #1]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d16b      	bne.n	800b82a <USB_EPStartXfer+0x478>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	461a      	mov	r2, r3
 800b760:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b762:	4413      	add	r3, r2
 800b764:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b766:	683b      	ldr	r3, [r7, #0]
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	00da      	lsls	r2, r3, #3
 800b76c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b76e:	4413      	add	r3, r2
 800b770:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b774:	647b      	str	r3, [r7, #68]	@ 0x44
 800b776:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b778:	881b      	ldrh	r3, [r3, #0]
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b780:	b29a      	uxth	r2, r3
 800b782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b784:	801a      	strh	r2, [r3, #0]
 800b786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d10a      	bne.n	800b7a4 <USB_EPStartXfer+0x3f2>
 800b78e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b790:	881b      	ldrh	r3, [r3, #0]
 800b792:	b29b      	uxth	r3, r3
 800b794:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b798:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b79c:	b29a      	uxth	r2, r3
 800b79e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7a0:	801a      	strh	r2, [r3, #0]
 800b7a2:	e05d      	b.n	800b860 <USB_EPStartXfer+0x4ae>
 800b7a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7a8:	2b3e      	cmp	r3, #62	@ 0x3e
 800b7aa:	d81c      	bhi.n	800b7e6 <USB_EPStartXfer+0x434>
 800b7ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7b0:	085b      	lsrs	r3, r3, #1
 800b7b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ba:	f003 0301 	and.w	r3, r3, #1
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d004      	beq.n	800b7cc <USB_EPStartXfer+0x41a>
 800b7c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7ce:	881b      	ldrh	r3, [r3, #0]
 800b7d0:	b29a      	uxth	r2, r3
 800b7d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7d6:	b29b      	uxth	r3, r3
 800b7d8:	029b      	lsls	r3, r3, #10
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7e2:	801a      	strh	r2, [r3, #0]
 800b7e4:	e03c      	b.n	800b860 <USB_EPStartXfer+0x4ae>
 800b7e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7ea:	095b      	lsrs	r3, r3, #5
 800b7ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b7f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7f4:	f003 031f 	and.w	r3, r3, #31
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d104      	bne.n	800b806 <USB_EPStartXfer+0x454>
 800b7fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b800:	3b01      	subs	r3, #1
 800b802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b808:	881b      	ldrh	r3, [r3, #0]
 800b80a:	b29a      	uxth	r2, r3
 800b80c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b810:	b29b      	uxth	r3, r3
 800b812:	029b      	lsls	r3, r3, #10
 800b814:	b29b      	uxth	r3, r3
 800b816:	4313      	orrs	r3, r2
 800b818:	b29b      	uxth	r3, r3
 800b81a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b81e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b822:	b29a      	uxth	r2, r3
 800b824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b826:	801a      	strh	r2, [r3, #0]
 800b828:	e01a      	b.n	800b860 <USB_EPStartXfer+0x4ae>
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	785b      	ldrb	r3, [r3, #1]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d116      	bne.n	800b860 <USB_EPStartXfer+0x4ae>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	653b      	str	r3, [r7, #80]	@ 0x50
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b83c:	b29b      	uxth	r3, r3
 800b83e:	461a      	mov	r2, r3
 800b840:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b842:	4413      	add	r3, r2
 800b844:	653b      	str	r3, [r7, #80]	@ 0x50
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	00da      	lsls	r2, r3, #3
 800b84c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b84e:	4413      	add	r3, r2
 800b850:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b85a:	b29a      	uxth	r2, r3
 800b85c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b85e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	891b      	ldrh	r3, [r3, #8]
 800b864:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	6959      	ldr	r1, [r3, #20]
 800b86c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b870:	b29b      	uxth	r3, r3
 800b872:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f000 fb6e 	bl	800bf58 <USB_WritePMA>
            ep->xfer_buff += len;
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	695a      	ldr	r2, [r3, #20]
 800b880:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b884:	441a      	add	r2, r3
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	6a1a      	ldr	r2, [r3, #32]
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	691b      	ldr	r3, [r3, #16]
 800b892:	429a      	cmp	r2, r3
 800b894:	d907      	bls.n	800b8a6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	6a1a      	ldr	r2, [r3, #32]
 800b89a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b89e:	1ad2      	subs	r2, r2, r3
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	621a      	str	r2, [r3, #32]
 800b8a4:	e006      	b.n	800b8b4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	6a1b      	ldr	r3, [r3, #32]
 800b8aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	785b      	ldrb	r3, [r3, #1]
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d16b      	bne.n	800b998 <USB_EPStartXfer+0x5e6>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8d0:	4413      	add	r3, r2
 800b8d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	00da      	lsls	r2, r3, #3
 800b8da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8dc:	4413      	add	r3, r2
 800b8de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b8e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b8ee:	b29a      	uxth	r2, r3
 800b8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8f2:	801a      	strh	r2, [r3, #0]
 800b8f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d10a      	bne.n	800b912 <USB_EPStartXfer+0x560>
 800b8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8fe:	881b      	ldrh	r3, [r3, #0]
 800b900:	b29b      	uxth	r3, r3
 800b902:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b906:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b90a:	b29a      	uxth	r2, r3
 800b90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b90e:	801a      	strh	r2, [r3, #0]
 800b910:	e05b      	b.n	800b9ca <USB_EPStartXfer+0x618>
 800b912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b916:	2b3e      	cmp	r3, #62	@ 0x3e
 800b918:	d81c      	bhi.n	800b954 <USB_EPStartXfer+0x5a2>
 800b91a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b91e:	085b      	lsrs	r3, r3, #1
 800b920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b928:	f003 0301 	and.w	r3, r3, #1
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d004      	beq.n	800b93a <USB_EPStartXfer+0x588>
 800b930:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b934:	3301      	adds	r3, #1
 800b936:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b93c:	881b      	ldrh	r3, [r3, #0]
 800b93e:	b29a      	uxth	r2, r3
 800b940:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b944:	b29b      	uxth	r3, r3
 800b946:	029b      	lsls	r3, r3, #10
 800b948:	b29b      	uxth	r3, r3
 800b94a:	4313      	orrs	r3, r2
 800b94c:	b29a      	uxth	r2, r3
 800b94e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b950:	801a      	strh	r2, [r3, #0]
 800b952:	e03a      	b.n	800b9ca <USB_EPStartXfer+0x618>
 800b954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b958:	095b      	lsrs	r3, r3, #5
 800b95a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b95e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b962:	f003 031f 	and.w	r3, r3, #31
 800b966:	2b00      	cmp	r3, #0
 800b968:	d104      	bne.n	800b974 <USB_EPStartXfer+0x5c2>
 800b96a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b96e:	3b01      	subs	r3, #1
 800b970:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b976:	881b      	ldrh	r3, [r3, #0]
 800b978:	b29a      	uxth	r2, r3
 800b97a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b97e:	b29b      	uxth	r3, r3
 800b980:	029b      	lsls	r3, r3, #10
 800b982:	b29b      	uxth	r3, r3
 800b984:	4313      	orrs	r3, r2
 800b986:	b29b      	uxth	r3, r3
 800b988:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b98c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b990:	b29a      	uxth	r2, r3
 800b992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b994:	801a      	strh	r2, [r3, #0]
 800b996:	e018      	b.n	800b9ca <USB_EPStartXfer+0x618>
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	785b      	ldrb	r3, [r3, #1]
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d114      	bne.n	800b9ca <USB_EPStartXfer+0x618>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9ac:	4413      	add	r3, r2
 800b9ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	781b      	ldrb	r3, [r3, #0]
 800b9b4:	00da      	lsls	r2, r3, #3
 800b9b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9b8:	4413      	add	r3, r2
 800b9ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9c4:	b29a      	uxth	r2, r3
 800b9c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9c8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	895b      	ldrh	r3, [r3, #10]
 800b9ce:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	6959      	ldr	r1, [r3, #20]
 800b9d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fab9 	bl	800bf58 <USB_WritePMA>
 800b9e6:	e193      	b.n	800bd10 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	6a1b      	ldr	r3, [r3, #32]
 800b9ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	4413      	add	r3, r2
 800b9fa:	881b      	ldrh	r3, [r3, #0]
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ba02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba06:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	441a      	add	r2, r3
 800ba14:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800ba18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba36:	b29b      	uxth	r3, r3
 800ba38:	461a      	mov	r2, r3
 800ba3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba3c:	4413      	add	r3, r2
 800ba3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	00da      	lsls	r2, r3, #3
 800ba46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba48:	4413      	add	r3, r2
 800ba4a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ba4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ba50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba54:	b29a      	uxth	r2, r3
 800ba56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba58:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	891b      	ldrh	r3, [r3, #8]
 800ba5e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	6959      	ldr	r1, [r3, #20]
 800ba66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f000 fa71 	bl	800bf58 <USB_WritePMA>
 800ba76:	e14b      	b.n	800bd10 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	6a1a      	ldr	r2, [r3, #32]
 800ba7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba80:	1ad2      	subs	r2, r2, r3
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	4413      	add	r3, r2
 800ba90:	881b      	ldrh	r3, [r3, #0]
 800ba92:	b29b      	uxth	r3, r3
 800ba94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 809a 	beq.w	800bbd2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	673b      	str	r3, [r7, #112]	@ 0x70
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	785b      	ldrb	r3, [r3, #1]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d16b      	bne.n	800bb82 <USB_EPStartXfer+0x7d0>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	66bb      	str	r3, [r7, #104]	@ 0x68
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bab4:	b29b      	uxth	r3, r3
 800bab6:	461a      	mov	r2, r3
 800bab8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800baba:	4413      	add	r3, r2
 800babc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	00da      	lsls	r2, r3, #3
 800bac4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bac6:	4413      	add	r3, r2
 800bac8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bacc:	667b      	str	r3, [r7, #100]	@ 0x64
 800bace:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bad0:	881b      	ldrh	r3, [r3, #0]
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bad8:	b29a      	uxth	r2, r3
 800bada:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800badc:	801a      	strh	r2, [r3, #0]
 800bade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10a      	bne.n	800bafc <USB_EPStartXfer+0x74a>
 800bae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bae8:	881b      	ldrh	r3, [r3, #0]
 800baea:	b29b      	uxth	r3, r3
 800baec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baf4:	b29a      	uxth	r2, r3
 800baf6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800baf8:	801a      	strh	r2, [r3, #0]
 800bafa:	e05b      	b.n	800bbb4 <USB_EPStartXfer+0x802>
 800bafc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb00:	2b3e      	cmp	r3, #62	@ 0x3e
 800bb02:	d81c      	bhi.n	800bb3e <USB_EPStartXfer+0x78c>
 800bb04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb08:	085b      	lsrs	r3, r3, #1
 800bb0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb12:	f003 0301 	and.w	r3, r3, #1
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d004      	beq.n	800bb24 <USB_EPStartXfer+0x772>
 800bb1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb1e:	3301      	adds	r3, #1
 800bb20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb26:	881b      	ldrh	r3, [r3, #0]
 800bb28:	b29a      	uxth	r2, r3
 800bb2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	029b      	lsls	r3, r3, #10
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	4313      	orrs	r3, r2
 800bb36:	b29a      	uxth	r2, r3
 800bb38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb3a:	801a      	strh	r2, [r3, #0]
 800bb3c:	e03a      	b.n	800bbb4 <USB_EPStartXfer+0x802>
 800bb3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb42:	095b      	lsrs	r3, r3, #5
 800bb44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb4c:	f003 031f 	and.w	r3, r3, #31
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d104      	bne.n	800bb5e <USB_EPStartXfer+0x7ac>
 800bb54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb58:	3b01      	subs	r3, #1
 800bb5a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bb5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb60:	881b      	ldrh	r3, [r3, #0]
 800bb62:	b29a      	uxth	r2, r3
 800bb64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bb68:	b29b      	uxth	r3, r3
 800bb6a:	029b      	lsls	r3, r3, #10
 800bb6c:	b29b      	uxth	r3, r3
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	b29b      	uxth	r3, r3
 800bb72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb7a:	b29a      	uxth	r2, r3
 800bb7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb7e:	801a      	strh	r2, [r3, #0]
 800bb80:	e018      	b.n	800bbb4 <USB_EPStartXfer+0x802>
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	785b      	ldrb	r3, [r3, #1]
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d114      	bne.n	800bbb4 <USB_EPStartXfer+0x802>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	461a      	mov	r2, r3
 800bb94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb96:	4413      	add	r3, r2
 800bb98:	673b      	str	r3, [r7, #112]	@ 0x70
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	00da      	lsls	r2, r3, #3
 800bba0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bba2:	4413      	add	r3, r2
 800bba4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bba8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bbaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbae:	b29a      	uxth	r2, r3
 800bbb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbb2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	895b      	ldrh	r3, [r3, #10]
 800bbb8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	6959      	ldr	r1, [r3, #20]
 800bbc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 f9c4 	bl	800bf58 <USB_WritePMA>
 800bbd0:	e09e      	b.n	800bd10 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	785b      	ldrb	r3, [r3, #1]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d16b      	bne.n	800bcb2 <USB_EPStartXfer+0x900>
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bbea:	4413      	add	r3, r2
 800bbec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	00da      	lsls	r2, r3, #3
 800bbf4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bbf6:	4413      	add	r3, r2
 800bbf8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bbfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bbfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc00:	881b      	ldrh	r3, [r3, #0]
 800bc02:	b29b      	uxth	r3, r3
 800bc04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc08:	b29a      	uxth	r2, r3
 800bc0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc0c:	801a      	strh	r2, [r3, #0]
 800bc0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d10a      	bne.n	800bc2c <USB_EPStartXfer+0x87a>
 800bc16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc18:	881b      	ldrh	r3, [r3, #0]
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc24:	b29a      	uxth	r2, r3
 800bc26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc28:	801a      	strh	r2, [r3, #0]
 800bc2a:	e063      	b.n	800bcf4 <USB_EPStartXfer+0x942>
 800bc2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc30:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc32:	d81c      	bhi.n	800bc6e <USB_EPStartXfer+0x8bc>
 800bc34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc38:	085b      	lsrs	r3, r3, #1
 800bc3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc42:	f003 0301 	and.w	r3, r3, #1
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d004      	beq.n	800bc54 <USB_EPStartXfer+0x8a2>
 800bc4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc4e:	3301      	adds	r3, #1
 800bc50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc56:	881b      	ldrh	r3, [r3, #0]
 800bc58:	b29a      	uxth	r2, r3
 800bc5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	029b      	lsls	r3, r3, #10
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	4313      	orrs	r3, r2
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc6a:	801a      	strh	r2, [r3, #0]
 800bc6c:	e042      	b.n	800bcf4 <USB_EPStartXfer+0x942>
 800bc6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc72:	095b      	lsrs	r3, r3, #5
 800bc74:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc7c:	f003 031f 	and.w	r3, r3, #31
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d104      	bne.n	800bc8e <USB_EPStartXfer+0x8dc>
 800bc84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc88:	3b01      	subs	r3, #1
 800bc8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc90:	881b      	ldrh	r3, [r3, #0]
 800bc92:	b29a      	uxth	r2, r3
 800bc94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	029b      	lsls	r3, r3, #10
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bca6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcae:	801a      	strh	r2, [r3, #0]
 800bcb0:	e020      	b.n	800bcf4 <USB_EPStartXfer+0x942>
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	785b      	ldrb	r3, [r3, #1]
 800bcb6:	2b01      	cmp	r3, #1
 800bcb8:	d11c      	bne.n	800bcf4 <USB_EPStartXfer+0x942>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	461a      	mov	r2, r3
 800bcca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcce:	4413      	add	r3, r2
 800bcd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	00da      	lsls	r2, r3, #3
 800bcda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcde:	4413      	add	r3, r2
 800bce0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bce4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcec:	b29a      	uxth	r2, r3
 800bcee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bcf2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	891b      	ldrh	r3, [r3, #8]
 800bcf8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	6959      	ldr	r1, [r3, #20]
 800bd00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd04:	b29b      	uxth	r3, r3
 800bd06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 f924 	bl	800bf58 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bd10:	687a      	ldr	r2, [r7, #4]
 800bd12:	683b      	ldr	r3, [r7, #0]
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	009b      	lsls	r3, r3, #2
 800bd18:	4413      	add	r3, r2
 800bd1a:	881b      	ldrh	r3, [r3, #0]
 800bd1c:	b29b      	uxth	r3, r3
 800bd1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd26:	817b      	strh	r3, [r7, #10]
 800bd28:	897b      	ldrh	r3, [r7, #10]
 800bd2a:	f083 0310 	eor.w	r3, r3, #16
 800bd2e:	817b      	strh	r3, [r7, #10]
 800bd30:	897b      	ldrh	r3, [r7, #10]
 800bd32:	f083 0320 	eor.w	r3, r3, #32
 800bd36:	817b      	strh	r3, [r7, #10]
 800bd38:	687a      	ldr	r2, [r7, #4]
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	441a      	add	r2, r3
 800bd42:	897b      	ldrh	r3, [r7, #10]
 800bd44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bd4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	8013      	strh	r3, [r2, #0]
 800bd58:	e0d5      	b.n	800bf06 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800bd5a:	683b      	ldr	r3, [r7, #0]
 800bd5c:	7b1b      	ldrb	r3, [r3, #12]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d156      	bne.n	800be10 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	699b      	ldr	r3, [r3, #24]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d122      	bne.n	800bdb0 <USB_EPStartXfer+0x9fe>
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	78db      	ldrb	r3, [r3, #3]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d11e      	bne.n	800bdb0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800bd72:	687a      	ldr	r2, [r7, #4]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4413      	add	r3, r2
 800bd7c:	881b      	ldrh	r3, [r3, #0]
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bd88:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	441a      	add	r2, r3
 800bd96:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800bd9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bd9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bda2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bda6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	8013      	strh	r3, [r2, #0]
 800bdae:	e01d      	b.n	800bdec <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	781b      	ldrb	r3, [r3, #0]
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	4413      	add	r3, r2
 800bdba:	881b      	ldrh	r3, [r3, #0]
 800bdbc:	b29b      	uxth	r3, r3
 800bdbe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bdc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdc6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bdca:	687a      	ldr	r2, [r7, #4]
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	441a      	add	r2, r3
 800bdd4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800bdd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bddc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bde0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bde4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	699a      	ldr	r2, [r3, #24]
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	691b      	ldr	r3, [r3, #16]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d907      	bls.n	800be08 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	699a      	ldr	r2, [r3, #24]
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	691b      	ldr	r3, [r3, #16]
 800be00:	1ad2      	subs	r2, r2, r3
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	619a      	str	r2, [r3, #24]
 800be06:	e054      	b.n	800beb2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	2200      	movs	r2, #0
 800be0c:	619a      	str	r2, [r3, #24]
 800be0e:	e050      	b.n	800beb2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	78db      	ldrb	r3, [r3, #3]
 800be14:	2b02      	cmp	r3, #2
 800be16:	d142      	bne.n	800be9e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	69db      	ldr	r3, [r3, #28]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d048      	beq.n	800beb2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800be20:	687a      	ldr	r2, [r7, #4]
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	781b      	ldrb	r3, [r3, #0]
 800be26:	009b      	lsls	r3, r3, #2
 800be28:	4413      	add	r3, r2
 800be2a:	881b      	ldrh	r3, [r3, #0]
 800be2c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d005      	beq.n	800be48 <USB_EPStartXfer+0xa96>
 800be3c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be44:	2b00      	cmp	r3, #0
 800be46:	d10b      	bne.n	800be60 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be48:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800be50:	2b00      	cmp	r3, #0
 800be52:	d12e      	bne.n	800beb2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800be54:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800be58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d128      	bne.n	800beb2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800be60:	687a      	ldr	r2, [r7, #4]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	009b      	lsls	r3, r3, #2
 800be68:	4413      	add	r3, r2
 800be6a:	881b      	ldrh	r3, [r3, #0]
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be76:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	009b      	lsls	r3, r3, #2
 800be82:	441a      	add	r2, r3
 800be84:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800be88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be94:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800be98:	b29b      	uxth	r3, r3
 800be9a:	8013      	strh	r3, [r2, #0]
 800be9c:	e009      	b.n	800beb2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	78db      	ldrb	r3, [r3, #3]
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d103      	bne.n	800beae <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	2200      	movs	r2, #0
 800beaa:	619a      	str	r2, [r3, #24]
 800beac:	e001      	b.n	800beb2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800beae:	2301      	movs	r3, #1
 800beb0:	e02a      	b.n	800bf08 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800beb2:	687a      	ldr	r2, [r7, #4]
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	4413      	add	r3, r2
 800bebc:	881b      	ldrh	r3, [r3, #0]
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bec4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bec8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800becc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bed0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bed4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bed8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bedc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bee0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	781b      	ldrb	r3, [r3, #0]
 800beea:	009b      	lsls	r3, r3, #2
 800beec:	441a      	add	r2, r3
 800beee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bef2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bef6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800befa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800befe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf02:	b29b      	uxth	r3, r3
 800bf04:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bf06:	2300      	movs	r3, #0
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	37b0      	adds	r7, #176	@ 0xb0
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800bf10:	b480      	push	{r7}
 800bf12:	b083      	sub	sp, #12
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	460b      	mov	r3, r1
 800bf1a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800bf1c:	78fb      	ldrb	r3, [r7, #3]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d103      	bne.n	800bf2a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2280      	movs	r2, #128	@ 0x80
 800bf26:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800bf2a:	2300      	movs	r3, #0
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	370c      	adds	r7, #12
 800bf30:	46bd      	mov	sp, r7
 800bf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf36:	4770      	bx	lr

0800bf38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3714      	adds	r7, #20
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b08b      	sub	sp, #44	@ 0x2c
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	4611      	mov	r1, r2
 800bf64:	461a      	mov	r2, r3
 800bf66:	460b      	mov	r3, r1
 800bf68:	80fb      	strh	r3, [r7, #6]
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800bf6e:	88bb      	ldrh	r3, [r7, #4]
 800bf70:	3301      	adds	r3, #1
 800bf72:	085b      	lsrs	r3, r3, #1
 800bf74:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800bf7e:	88fa      	ldrh	r2, [r7, #6]
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	4413      	add	r3, r2
 800bf84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bf88:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800bf8a:	69bb      	ldr	r3, [r7, #24]
 800bf8c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf8e:	e01c      	b.n	800bfca <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800bf96:	69fb      	ldr	r3, [r7, #28]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	b21b      	sxth	r3, r3
 800bf9e:	021b      	lsls	r3, r3, #8
 800bfa0:	b21a      	sxth	r2, r3
 800bfa2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bfa6:	4313      	orrs	r3, r2
 800bfa8:	b21b      	sxth	r3, r3
 800bfaa:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800bfac:	6a3b      	ldr	r3, [r7, #32]
 800bfae:	8a7a      	ldrh	r2, [r7, #18]
 800bfb0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800bfb2:	6a3b      	ldr	r3, [r7, #32]
 800bfb4:	3302      	adds	r3, #2
 800bfb6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800bfb8:	69fb      	ldr	r3, [r7, #28]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800bfc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc6:	3b01      	subs	r3, #1
 800bfc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bfca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d1df      	bne.n	800bf90 <USB_WritePMA+0x38>
  }
}
 800bfd0:	bf00      	nop
 800bfd2:	bf00      	nop
 800bfd4:	372c      	adds	r7, #44	@ 0x2c
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b08b      	sub	sp, #44	@ 0x2c
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	60f8      	str	r0, [r7, #12]
 800bfe6:	60b9      	str	r1, [r7, #8]
 800bfe8:	4611      	mov	r1, r2
 800bfea:	461a      	mov	r2, r3
 800bfec:	460b      	mov	r3, r1
 800bfee:	80fb      	strh	r3, [r7, #6]
 800bff0:	4613      	mov	r3, r2
 800bff2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800bff4:	88bb      	ldrh	r3, [r7, #4]
 800bff6:	085b      	lsrs	r3, r3, #1
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c004:	88fa      	ldrh	r2, [r7, #6]
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	4413      	add	r3, r2
 800c00a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c00e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c010:	69bb      	ldr	r3, [r7, #24]
 800c012:	627b      	str	r3, [r7, #36]	@ 0x24
 800c014:	e018      	b.n	800c048 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c016:	6a3b      	ldr	r3, [r7, #32]
 800c018:	881b      	ldrh	r3, [r3, #0]
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c01e:	6a3b      	ldr	r3, [r7, #32]
 800c020:	3302      	adds	r3, #2
 800c022:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	b2da      	uxtb	r2, r3
 800c028:	69fb      	ldr	r3, [r7, #28]
 800c02a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c02c:	69fb      	ldr	r3, [r7, #28]
 800c02e:	3301      	adds	r3, #1
 800c030:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c032:	693b      	ldr	r3, [r7, #16]
 800c034:	0a1b      	lsrs	r3, r3, #8
 800c036:	b2da      	uxtb	r2, r3
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c03c:	69fb      	ldr	r3, [r7, #28]
 800c03e:	3301      	adds	r3, #1
 800c040:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c044:	3b01      	subs	r3, #1
 800c046:	627b      	str	r3, [r7, #36]	@ 0x24
 800c048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e3      	bne.n	800c016 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c04e:	88bb      	ldrh	r3, [r7, #4]
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	b29b      	uxth	r3, r3
 800c056:	2b00      	cmp	r3, #0
 800c058:	d007      	beq.n	800c06a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c05a:	6a3b      	ldr	r3, [r7, #32]
 800c05c:	881b      	ldrh	r3, [r3, #0]
 800c05e:	b29b      	uxth	r3, r3
 800c060:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	b2da      	uxtb	r2, r3
 800c066:	69fb      	ldr	r3, [r7, #28]
 800c068:	701a      	strb	r2, [r3, #0]
  }
}
 800c06a:	bf00      	nop
 800c06c:	372c      	adds	r7, #44	@ 0x2c
 800c06e:	46bd      	mov	sp, r7
 800c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c074:	4770      	bx	lr
	...

0800c078 <__NVIC_SetPriority>:
{
 800c078:	b480      	push	{r7}
 800c07a:	b083      	sub	sp, #12
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	4603      	mov	r3, r0
 800c080:	6039      	str	r1, [r7, #0]
 800c082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	db0a      	blt.n	800c0a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	b2da      	uxtb	r2, r3
 800c090:	490c      	ldr	r1, [pc, #48]	@ (800c0c4 <__NVIC_SetPriority+0x4c>)
 800c092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c096:	0112      	lsls	r2, r2, #4
 800c098:	b2d2      	uxtb	r2, r2
 800c09a:	440b      	add	r3, r1
 800c09c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c0a0:	e00a      	b.n	800c0b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	b2da      	uxtb	r2, r3
 800c0a6:	4908      	ldr	r1, [pc, #32]	@ (800c0c8 <__NVIC_SetPriority+0x50>)
 800c0a8:	79fb      	ldrb	r3, [r7, #7]
 800c0aa:	f003 030f 	and.w	r3, r3, #15
 800c0ae:	3b04      	subs	r3, #4
 800c0b0:	0112      	lsls	r2, r2, #4
 800c0b2:	b2d2      	uxtb	r2, r2
 800c0b4:	440b      	add	r3, r1
 800c0b6:	761a      	strb	r2, [r3, #24]
}
 800c0b8:	bf00      	nop
 800c0ba:	370c      	adds	r7, #12
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c2:	4770      	bx	lr
 800c0c4:	e000e100 	.word	0xe000e100
 800c0c8:	e000ed00 	.word	0xe000ed00

0800c0cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c0d0:	4b05      	ldr	r3, [pc, #20]	@ (800c0e8 <SysTick_Handler+0x1c>)
 800c0d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c0d4:	f001 fd46 	bl	800db64 <xTaskGetSchedulerState>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d001      	beq.n	800c0e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c0de:	f002 fb3b 	bl	800e758 <xPortSysTickHandler>
  }
}
 800c0e2:	bf00      	nop
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop
 800c0e8:	e000e010 	.word	0xe000e010

0800c0ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c0f0:	2100      	movs	r1, #0
 800c0f2:	f06f 0004 	mvn.w	r0, #4
 800c0f6:	f7ff ffbf 	bl	800c078 <__NVIC_SetPriority>
#endif
}
 800c0fa:	bf00      	nop
 800c0fc:	bd80      	pop	{r7, pc}
	...

0800c100 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c106:	f3ef 8305 	mrs	r3, IPSR
 800c10a:	603b      	str	r3, [r7, #0]
  return(result);
 800c10c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d003      	beq.n	800c11a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c112:	f06f 0305 	mvn.w	r3, #5
 800c116:	607b      	str	r3, [r7, #4]
 800c118:	e00c      	b.n	800c134 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c11a:	4b0a      	ldr	r3, [pc, #40]	@ (800c144 <osKernelInitialize+0x44>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d105      	bne.n	800c12e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c122:	4b08      	ldr	r3, [pc, #32]	@ (800c144 <osKernelInitialize+0x44>)
 800c124:	2201      	movs	r2, #1
 800c126:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c128:	2300      	movs	r3, #0
 800c12a:	607b      	str	r3, [r7, #4]
 800c12c:	e002      	b.n	800c134 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c12e:	f04f 33ff 	mov.w	r3, #4294967295
 800c132:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c134:	687b      	ldr	r3, [r7, #4]
}
 800c136:	4618      	mov	r0, r3
 800c138:	370c      	adds	r7, #12
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
 800c142:	bf00      	nop
 800c144:	200006c4 	.word	0x200006c4

0800c148 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c14e:	f3ef 8305 	mrs	r3, IPSR
 800c152:	603b      	str	r3, [r7, #0]
  return(result);
 800c154:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c156:	2b00      	cmp	r3, #0
 800c158:	d003      	beq.n	800c162 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c15a:	f06f 0305 	mvn.w	r3, #5
 800c15e:	607b      	str	r3, [r7, #4]
 800c160:	e010      	b.n	800c184 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c162:	4b0b      	ldr	r3, [pc, #44]	@ (800c190 <osKernelStart+0x48>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	2b01      	cmp	r3, #1
 800c168:	d109      	bne.n	800c17e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c16a:	f7ff ffbf 	bl	800c0ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c16e:	4b08      	ldr	r3, [pc, #32]	@ (800c190 <osKernelStart+0x48>)
 800c170:	2202      	movs	r2, #2
 800c172:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c174:	f001 f892 	bl	800d29c <vTaskStartScheduler>
      stat = osOK;
 800c178:	2300      	movs	r3, #0
 800c17a:	607b      	str	r3, [r7, #4]
 800c17c:	e002      	b.n	800c184 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c17e:	f04f 33ff 	mov.w	r3, #4294967295
 800c182:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c184:	687b      	ldr	r3, [r7, #4]
}
 800c186:	4618      	mov	r0, r3
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}
 800c18e:	bf00      	nop
 800c190:	200006c4 	.word	0x200006c4

0800c194 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c194:	b580      	push	{r7, lr}
 800c196:	b08e      	sub	sp, #56	@ 0x38
 800c198:	af04      	add	r7, sp, #16
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	60b9      	str	r1, [r7, #8]
 800c19e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c1a4:	f3ef 8305 	mrs	r3, IPSR
 800c1a8:	617b      	str	r3, [r7, #20]
  return(result);
 800c1aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d17e      	bne.n	800c2ae <osThreadNew+0x11a>
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d07b      	beq.n	800c2ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c1b6:	2380      	movs	r3, #128	@ 0x80
 800c1b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c1ba:	2318      	movs	r3, #24
 800c1bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c1c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c1c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d045      	beq.n	800c25a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d002      	beq.n	800c1dc <osThreadNew+0x48>
        name = attr->name;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	699b      	ldr	r3, [r3, #24]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d002      	beq.n	800c1ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	699b      	ldr	r3, [r3, #24]
 800c1e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c1ea:	69fb      	ldr	r3, [r7, #28]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d008      	beq.n	800c202 <osThreadNew+0x6e>
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	2b38      	cmp	r3, #56	@ 0x38
 800c1f4:	d805      	bhi.n	800c202 <osThreadNew+0x6e>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	685b      	ldr	r3, [r3, #4]
 800c1fa:	f003 0301 	and.w	r3, r3, #1
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d001      	beq.n	800c206 <osThreadNew+0x72>
        return (NULL);
 800c202:	2300      	movs	r3, #0
 800c204:	e054      	b.n	800c2b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	695b      	ldr	r3, [r3, #20]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d003      	beq.n	800c216 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	695b      	ldr	r3, [r3, #20]
 800c212:	089b      	lsrs	r3, r3, #2
 800c214:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	689b      	ldr	r3, [r3, #8]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d00e      	beq.n	800c23c <osThreadNew+0xa8>
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	68db      	ldr	r3, [r3, #12]
 800c222:	2ba7      	cmp	r3, #167	@ 0xa7
 800c224:	d90a      	bls.n	800c23c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d006      	beq.n	800c23c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	695b      	ldr	r3, [r3, #20]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d002      	beq.n	800c23c <osThreadNew+0xa8>
        mem = 1;
 800c236:	2301      	movs	r3, #1
 800c238:	61bb      	str	r3, [r7, #24]
 800c23a:	e010      	b.n	800c25e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	689b      	ldr	r3, [r3, #8]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d10c      	bne.n	800c25e <osThreadNew+0xca>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	68db      	ldr	r3, [r3, #12]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d108      	bne.n	800c25e <osThreadNew+0xca>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	691b      	ldr	r3, [r3, #16]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d104      	bne.n	800c25e <osThreadNew+0xca>
          mem = 0;
 800c254:	2300      	movs	r3, #0
 800c256:	61bb      	str	r3, [r7, #24]
 800c258:	e001      	b.n	800c25e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c25a:	2300      	movs	r3, #0
 800c25c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	2b01      	cmp	r3, #1
 800c262:	d110      	bne.n	800c286 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c268:	687a      	ldr	r2, [r7, #4]
 800c26a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c26c:	9202      	str	r2, [sp, #8]
 800c26e:	9301      	str	r3, [sp, #4]
 800c270:	69fb      	ldr	r3, [r7, #28]
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	6a3a      	ldr	r2, [r7, #32]
 800c278:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c27a:	68f8      	ldr	r0, [r7, #12]
 800c27c:	f000 fe1a 	bl	800ceb4 <xTaskCreateStatic>
 800c280:	4603      	mov	r3, r0
 800c282:	613b      	str	r3, [r7, #16]
 800c284:	e013      	b.n	800c2ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c286:	69bb      	ldr	r3, [r7, #24]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d110      	bne.n	800c2ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c28c:	6a3b      	ldr	r3, [r7, #32]
 800c28e:	b29a      	uxth	r2, r3
 800c290:	f107 0310 	add.w	r3, r7, #16
 800c294:	9301      	str	r3, [sp, #4]
 800c296:	69fb      	ldr	r3, [r7, #28]
 800c298:	9300      	str	r3, [sp, #0]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c29e:	68f8      	ldr	r0, [r7, #12]
 800c2a0:	f000 fe68 	bl	800cf74 <xTaskCreate>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d001      	beq.n	800c2ae <osThreadNew+0x11a>
            hTask = NULL;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c2ae:	693b      	ldr	r3, [r7, #16]
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3728      	adds	r7, #40	@ 0x28
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b084      	sub	sp, #16
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c2c0:	f3ef 8305 	mrs	r3, IPSR
 800c2c4:	60bb      	str	r3, [r7, #8]
  return(result);
 800c2c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d003      	beq.n	800c2d4 <osDelay+0x1c>
    stat = osErrorISR;
 800c2cc:	f06f 0305 	mvn.w	r3, #5
 800c2d0:	60fb      	str	r3, [r7, #12]
 800c2d2:	e007      	b.n	800c2e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d002      	beq.n	800c2e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c2de:	6878      	ldr	r0, [r7, #4]
 800c2e0:	f000 ffa6 	bl	800d230 <vTaskDelay>
    }
  }

  return (stat);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
	...

0800c2f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c2f0:	b480      	push	{r7}
 800c2f2:	b085      	sub	sp, #20
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	60f8      	str	r0, [r7, #12]
 800c2f8:	60b9      	str	r1, [r7, #8]
 800c2fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	4a07      	ldr	r2, [pc, #28]	@ (800c31c <vApplicationGetIdleTaskMemory+0x2c>)
 800c300:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	4a06      	ldr	r2, [pc, #24]	@ (800c320 <vApplicationGetIdleTaskMemory+0x30>)
 800c306:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2280      	movs	r2, #128	@ 0x80
 800c30c:	601a      	str	r2, [r3, #0]
}
 800c30e:	bf00      	nop
 800c310:	3714      	adds	r7, #20
 800c312:	46bd      	mov	sp, r7
 800c314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c318:	4770      	bx	lr
 800c31a:	bf00      	nop
 800c31c:	200006c8 	.word	0x200006c8
 800c320:	20000770 	.word	0x20000770

0800c324 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c324:	b480      	push	{r7}
 800c326:	b085      	sub	sp, #20
 800c328:	af00      	add	r7, sp, #0
 800c32a:	60f8      	str	r0, [r7, #12]
 800c32c:	60b9      	str	r1, [r7, #8]
 800c32e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	4a07      	ldr	r2, [pc, #28]	@ (800c350 <vApplicationGetTimerTaskMemory+0x2c>)
 800c334:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	4a06      	ldr	r2, [pc, #24]	@ (800c354 <vApplicationGetTimerTaskMemory+0x30>)
 800c33a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c342:	601a      	str	r2, [r3, #0]
}
 800c344:	bf00      	nop
 800c346:	3714      	adds	r7, #20
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr
 800c350:	20000970 	.word	0x20000970
 800c354:	20000a18 	.word	0x20000a18

0800c358 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c358:	b480      	push	{r7}
 800c35a:	b083      	sub	sp, #12
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f103 0208 	add.w	r2, r3, #8
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f04f 32ff 	mov.w	r2, #4294967295
 800c370:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	f103 0208 	add.w	r2, r3, #8
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f103 0208 	add.w	r2, r3, #8
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2200      	movs	r2, #0
 800c38a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c38c:	bf00      	nop
 800c38e:	370c      	adds	r7, #12
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr

0800c398 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c398:	b480      	push	{r7}
 800c39a:	b083      	sub	sp, #12
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c3a6:	bf00      	nop
 800c3a8:	370c      	adds	r7, #12
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr

0800c3b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c3b2:	b480      	push	{r7}
 800c3b4:	b085      	sub	sp, #20
 800c3b6:	af00      	add	r7, sp, #0
 800c3b8:	6078      	str	r0, [r7, #4]
 800c3ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	689a      	ldr	r2, [r3, #8]
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	683a      	ldr	r2, [r7, #0]
 800c3d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	683a      	ldr	r2, [r7, #0]
 800c3dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	687a      	ldr	r2, [r7, #4]
 800c3e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	1c5a      	adds	r2, r3, #1
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	601a      	str	r2, [r3, #0]
}
 800c3ee:	bf00      	nop
 800c3f0:	3714      	adds	r7, #20
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr

0800c3fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b085      	sub	sp, #20
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
 800c402:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c410:	d103      	bne.n	800c41a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	691b      	ldr	r3, [r3, #16]
 800c416:	60fb      	str	r3, [r7, #12]
 800c418:	e00c      	b.n	800c434 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3308      	adds	r3, #8
 800c41e:	60fb      	str	r3, [r7, #12]
 800c420:	e002      	b.n	800c428 <vListInsert+0x2e>
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	60fb      	str	r3, [r7, #12]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	68ba      	ldr	r2, [r7, #8]
 800c430:	429a      	cmp	r2, r3
 800c432:	d2f6      	bcs.n	800c422 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	685a      	ldr	r2, [r3, #4]
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	683a      	ldr	r2, [r7, #0]
 800c442:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	68fa      	ldr	r2, [r7, #12]
 800c448:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	683a      	ldr	r2, [r7, #0]
 800c44e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	1c5a      	adds	r2, r3, #1
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	601a      	str	r2, [r3, #0]
}
 800c460:	bf00      	nop
 800c462:	3714      	adds	r7, #20
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr

0800c46c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c46c:	b480      	push	{r7}
 800c46e:	b085      	sub	sp, #20
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	691b      	ldr	r3, [r3, #16]
 800c478:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	6892      	ldr	r2, [r2, #8]
 800c482:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	689b      	ldr	r3, [r3, #8]
 800c488:	687a      	ldr	r2, [r7, #4]
 800c48a:	6852      	ldr	r2, [r2, #4]
 800c48c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	685b      	ldr	r3, [r3, #4]
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	429a      	cmp	r2, r3
 800c496:	d103      	bne.n	800c4a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	689a      	ldr	r2, [r3, #8]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	1e5a      	subs	r2, r3, #1
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	681b      	ldr	r3, [r3, #0]
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3714      	adds	r7, #20
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4be:	4770      	bx	lr

0800c4c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b084      	sub	sp, #16
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
 800c4c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d10b      	bne.n	800c4ec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c4d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4d8:	f383 8811 	msr	BASEPRI, r3
 800c4dc:	f3bf 8f6f 	isb	sy
 800c4e0:	f3bf 8f4f 	dsb	sy
 800c4e4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c4e6:	bf00      	nop
 800c4e8:	bf00      	nop
 800c4ea:	e7fd      	b.n	800c4e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c4ec:	f002 f8a4 	bl	800e638 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681a      	ldr	r2, [r3, #0]
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4f8:	68f9      	ldr	r1, [r7, #12]
 800c4fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c4fc:	fb01 f303 	mul.w	r3, r1, r3
 800c500:	441a      	add	r2, r3
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2200      	movs	r2, #0
 800c50a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	681a      	ldr	r2, [r3, #0]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c51c:	3b01      	subs	r3, #1
 800c51e:	68f9      	ldr	r1, [r7, #12]
 800c520:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c522:	fb01 f303 	mul.w	r3, r1, r3
 800c526:	441a      	add	r2, r3
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	22ff      	movs	r2, #255	@ 0xff
 800c530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	22ff      	movs	r2, #255	@ 0xff
 800c538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d114      	bne.n	800c56c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d01a      	beq.n	800c580 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	3310      	adds	r3, #16
 800c54e:	4618      	mov	r0, r3
 800c550:	f001 f942 	bl	800d7d8 <xTaskRemoveFromEventList>
 800c554:	4603      	mov	r3, r0
 800c556:	2b00      	cmp	r3, #0
 800c558:	d012      	beq.n	800c580 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c55a:	4b0d      	ldr	r3, [pc, #52]	@ (800c590 <xQueueGenericReset+0xd0>)
 800c55c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c560:	601a      	str	r2, [r3, #0]
 800c562:	f3bf 8f4f 	dsb	sy
 800c566:	f3bf 8f6f 	isb	sy
 800c56a:	e009      	b.n	800c580 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	3310      	adds	r3, #16
 800c570:	4618      	mov	r0, r3
 800c572:	f7ff fef1 	bl	800c358 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	3324      	adds	r3, #36	@ 0x24
 800c57a:	4618      	mov	r0, r3
 800c57c:	f7ff feec 	bl	800c358 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c580:	f002 f88c 	bl	800e69c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c584:	2301      	movs	r3, #1
}
 800c586:	4618      	mov	r0, r3
 800c588:	3710      	adds	r7, #16
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	bf00      	nop
 800c590:	e000ed04 	.word	0xe000ed04

0800c594 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c594:	b580      	push	{r7, lr}
 800c596:	b08e      	sub	sp, #56	@ 0x38
 800c598:	af02      	add	r7, sp, #8
 800c59a:	60f8      	str	r0, [r7, #12]
 800c59c:	60b9      	str	r1, [r7, #8]
 800c59e:	607a      	str	r2, [r7, #4]
 800c5a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d10b      	bne.n	800c5c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ac:	f383 8811 	msr	BASEPRI, r3
 800c5b0:	f3bf 8f6f 	isb	sy
 800c5b4:	f3bf 8f4f 	dsb	sy
 800c5b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c5ba:	bf00      	nop
 800c5bc:	bf00      	nop
 800c5be:	e7fd      	b.n	800c5bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d10b      	bne.n	800c5de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ca:	f383 8811 	msr	BASEPRI, r3
 800c5ce:	f3bf 8f6f 	isb	sy
 800c5d2:	f3bf 8f4f 	dsb	sy
 800c5d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c5d8:	bf00      	nop
 800c5da:	bf00      	nop
 800c5dc:	e7fd      	b.n	800c5da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d002      	beq.n	800c5ea <xQueueGenericCreateStatic+0x56>
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d001      	beq.n	800c5ee <xQueueGenericCreateStatic+0x5a>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e000      	b.n	800c5f0 <xQueueGenericCreateStatic+0x5c>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d10b      	bne.n	800c60c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c5f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	623b      	str	r3, [r7, #32]
}
 800c606:	bf00      	nop
 800c608:	bf00      	nop
 800c60a:	e7fd      	b.n	800c608 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d102      	bne.n	800c618 <xQueueGenericCreateStatic+0x84>
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d101      	bne.n	800c61c <xQueueGenericCreateStatic+0x88>
 800c618:	2301      	movs	r3, #1
 800c61a:	e000      	b.n	800c61e <xQueueGenericCreateStatic+0x8a>
 800c61c:	2300      	movs	r3, #0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10b      	bne.n	800c63a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c626:	f383 8811 	msr	BASEPRI, r3
 800c62a:	f3bf 8f6f 	isb	sy
 800c62e:	f3bf 8f4f 	dsb	sy
 800c632:	61fb      	str	r3, [r7, #28]
}
 800c634:	bf00      	nop
 800c636:	bf00      	nop
 800c638:	e7fd      	b.n	800c636 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c63a:	2350      	movs	r3, #80	@ 0x50
 800c63c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	2b50      	cmp	r3, #80	@ 0x50
 800c642:	d00b      	beq.n	800c65c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c648:	f383 8811 	msr	BASEPRI, r3
 800c64c:	f3bf 8f6f 	isb	sy
 800c650:	f3bf 8f4f 	dsb	sy
 800c654:	61bb      	str	r3, [r7, #24]
}
 800c656:	bf00      	nop
 800c658:	bf00      	nop
 800c65a:	e7fd      	b.n	800c658 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c65c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c664:	2b00      	cmp	r3, #0
 800c666:	d00d      	beq.n	800c684 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c66a:	2201      	movs	r2, #1
 800c66c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c670:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	4613      	mov	r3, r2
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	68b9      	ldr	r1, [r7, #8]
 800c67e:	68f8      	ldr	r0, [r7, #12]
 800c680:	f000 f805 	bl	800c68e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c686:	4618      	mov	r0, r3
 800c688:	3730      	adds	r7, #48	@ 0x30
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b084      	sub	sp, #16
 800c692:	af00      	add	r7, sp, #0
 800c694:	60f8      	str	r0, [r7, #12]
 800c696:	60b9      	str	r1, [r7, #8]
 800c698:	607a      	str	r2, [r7, #4]
 800c69a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d103      	bne.n	800c6aa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c6a2:	69bb      	ldr	r3, [r7, #24]
 800c6a4:	69ba      	ldr	r2, [r7, #24]
 800c6a6:	601a      	str	r2, [r3, #0]
 800c6a8:	e002      	b.n	800c6b0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c6b0:	69bb      	ldr	r3, [r7, #24]
 800c6b2:	68fa      	ldr	r2, [r7, #12]
 800c6b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c6b6:	69bb      	ldr	r3, [r7, #24]
 800c6b8:	68ba      	ldr	r2, [r7, #8]
 800c6ba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c6bc:	2101      	movs	r1, #1
 800c6be:	69b8      	ldr	r0, [r7, #24]
 800c6c0:	f7ff fefe 	bl	800c4c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c6c4:	69bb      	ldr	r3, [r7, #24]
 800c6c6:	78fa      	ldrb	r2, [r7, #3]
 800c6c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c6cc:	bf00      	nop
 800c6ce:	3710      	adds	r7, #16
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b08e      	sub	sp, #56	@ 0x38
 800c6d8:	af00      	add	r7, sp, #0
 800c6da:	60f8      	str	r0, [r7, #12]
 800c6dc:	60b9      	str	r1, [r7, #8]
 800c6de:	607a      	str	r2, [r7, #4]
 800c6e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d10b      	bne.n	800c708 <xQueueGenericSend+0x34>
	__asm volatile
 800c6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6f4:	f383 8811 	msr	BASEPRI, r3
 800c6f8:	f3bf 8f6f 	isb	sy
 800c6fc:	f3bf 8f4f 	dsb	sy
 800c700:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c702:	bf00      	nop
 800c704:	bf00      	nop
 800c706:	e7fd      	b.n	800c704 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d103      	bne.n	800c716 <xQueueGenericSend+0x42>
 800c70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c712:	2b00      	cmp	r3, #0
 800c714:	d101      	bne.n	800c71a <xQueueGenericSend+0x46>
 800c716:	2301      	movs	r3, #1
 800c718:	e000      	b.n	800c71c <xQueueGenericSend+0x48>
 800c71a:	2300      	movs	r3, #0
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d10b      	bne.n	800c738 <xQueueGenericSend+0x64>
	__asm volatile
 800c720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c724:	f383 8811 	msr	BASEPRI, r3
 800c728:	f3bf 8f6f 	isb	sy
 800c72c:	f3bf 8f4f 	dsb	sy
 800c730:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c732:	bf00      	nop
 800c734:	bf00      	nop
 800c736:	e7fd      	b.n	800c734 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	2b02      	cmp	r3, #2
 800c73c:	d103      	bne.n	800c746 <xQueueGenericSend+0x72>
 800c73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c742:	2b01      	cmp	r3, #1
 800c744:	d101      	bne.n	800c74a <xQueueGenericSend+0x76>
 800c746:	2301      	movs	r3, #1
 800c748:	e000      	b.n	800c74c <xQueueGenericSend+0x78>
 800c74a:	2300      	movs	r3, #0
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d10b      	bne.n	800c768 <xQueueGenericSend+0x94>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	623b      	str	r3, [r7, #32]
}
 800c762:	bf00      	nop
 800c764:	bf00      	nop
 800c766:	e7fd      	b.n	800c764 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c768:	f001 f9fc 	bl	800db64 <xTaskGetSchedulerState>
 800c76c:	4603      	mov	r3, r0
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d102      	bne.n	800c778 <xQueueGenericSend+0xa4>
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d101      	bne.n	800c77c <xQueueGenericSend+0xa8>
 800c778:	2301      	movs	r3, #1
 800c77a:	e000      	b.n	800c77e <xQueueGenericSend+0xaa>
 800c77c:	2300      	movs	r3, #0
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d10b      	bne.n	800c79a <xQueueGenericSend+0xc6>
	__asm volatile
 800c782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c786:	f383 8811 	msr	BASEPRI, r3
 800c78a:	f3bf 8f6f 	isb	sy
 800c78e:	f3bf 8f4f 	dsb	sy
 800c792:	61fb      	str	r3, [r7, #28]
}
 800c794:	bf00      	nop
 800c796:	bf00      	nop
 800c798:	e7fd      	b.n	800c796 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c79a:	f001 ff4d 	bl	800e638 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d302      	bcc.n	800c7b0 <xQueueGenericSend+0xdc>
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	2b02      	cmp	r3, #2
 800c7ae:	d129      	bne.n	800c804 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c7b0:	683a      	ldr	r2, [r7, #0]
 800c7b2:	68b9      	ldr	r1, [r7, #8]
 800c7b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c7b6:	f000 fa0f 	bl	800cbd8 <prvCopyDataToQueue>
 800c7ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d010      	beq.n	800c7e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c6:	3324      	adds	r3, #36	@ 0x24
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f001 f805 	bl	800d7d8 <xTaskRemoveFromEventList>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d013      	beq.n	800c7fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c7d4:	4b3f      	ldr	r3, [pc, #252]	@ (800c8d4 <xQueueGenericSend+0x200>)
 800c7d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7da:	601a      	str	r2, [r3, #0]
 800c7dc:	f3bf 8f4f 	dsb	sy
 800c7e0:	f3bf 8f6f 	isb	sy
 800c7e4:	e00a      	b.n	800c7fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c7e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d007      	beq.n	800c7fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c7ec:	4b39      	ldr	r3, [pc, #228]	@ (800c8d4 <xQueueGenericSend+0x200>)
 800c7ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7f2:	601a      	str	r2, [r3, #0]
 800c7f4:	f3bf 8f4f 	dsb	sy
 800c7f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c7fc:	f001 ff4e 	bl	800e69c <vPortExitCritical>
				return pdPASS;
 800c800:	2301      	movs	r3, #1
 800c802:	e063      	b.n	800c8cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d103      	bne.n	800c812 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c80a:	f001 ff47 	bl	800e69c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c80e:	2300      	movs	r3, #0
 800c810:	e05c      	b.n	800c8cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c814:	2b00      	cmp	r3, #0
 800c816:	d106      	bne.n	800c826 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c818:	f107 0314 	add.w	r3, r7, #20
 800c81c:	4618      	mov	r0, r3
 800c81e:	f001 f83f 	bl	800d8a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c822:	2301      	movs	r3, #1
 800c824:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c826:	f001 ff39 	bl	800e69c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c82a:	f000 fda7 	bl	800d37c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c82e:	f001 ff03 	bl	800e638 <vPortEnterCritical>
 800c832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c834:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c838:	b25b      	sxtb	r3, r3
 800c83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c83e:	d103      	bne.n	800c848 <xQueueGenericSend+0x174>
 800c840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c842:	2200      	movs	r2, #0
 800c844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c84a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c84e:	b25b      	sxtb	r3, r3
 800c850:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c854:	d103      	bne.n	800c85e <xQueueGenericSend+0x18a>
 800c856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c85e:	f001 ff1d 	bl	800e69c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c862:	1d3a      	adds	r2, r7, #4
 800c864:	f107 0314 	add.w	r3, r7, #20
 800c868:	4611      	mov	r1, r2
 800c86a:	4618      	mov	r0, r3
 800c86c:	f001 f82e 	bl	800d8cc <xTaskCheckForTimeOut>
 800c870:	4603      	mov	r3, r0
 800c872:	2b00      	cmp	r3, #0
 800c874:	d124      	bne.n	800c8c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c876:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c878:	f000 faa6 	bl	800cdc8 <prvIsQueueFull>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d018      	beq.n	800c8b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c884:	3310      	adds	r3, #16
 800c886:	687a      	ldr	r2, [r7, #4]
 800c888:	4611      	mov	r1, r2
 800c88a:	4618      	mov	r0, r3
 800c88c:	f000 ff52 	bl	800d734 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c890:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c892:	f000 fa31 	bl	800ccf8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c896:	f000 fd7f 	bl	800d398 <xTaskResumeAll>
 800c89a:	4603      	mov	r3, r0
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	f47f af7c 	bne.w	800c79a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800c8d4 <xQueueGenericSend+0x200>)
 800c8a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8a8:	601a      	str	r2, [r3, #0]
 800c8aa:	f3bf 8f4f 	dsb	sy
 800c8ae:	f3bf 8f6f 	isb	sy
 800c8b2:	e772      	b.n	800c79a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c8b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c8b6:	f000 fa1f 	bl	800ccf8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c8ba:	f000 fd6d 	bl	800d398 <xTaskResumeAll>
 800c8be:	e76c      	b.n	800c79a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c8c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c8c2:	f000 fa19 	bl	800ccf8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c8c6:	f000 fd67 	bl	800d398 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c8ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	3738      	adds	r7, #56	@ 0x38
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}
 800c8d4:	e000ed04 	.word	0xe000ed04

0800c8d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b090      	sub	sp, #64	@ 0x40
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	60f8      	str	r0, [r7, #12]
 800c8e0:	60b9      	str	r1, [r7, #8]
 800c8e2:	607a      	str	r2, [r7, #4]
 800c8e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d10b      	bne.n	800c908 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8f4:	f383 8811 	msr	BASEPRI, r3
 800c8f8:	f3bf 8f6f 	isb	sy
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c902:	bf00      	nop
 800c904:	bf00      	nop
 800c906:	e7fd      	b.n	800c904 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d103      	bne.n	800c916 <xQueueGenericSendFromISR+0x3e>
 800c90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c912:	2b00      	cmp	r3, #0
 800c914:	d101      	bne.n	800c91a <xQueueGenericSendFromISR+0x42>
 800c916:	2301      	movs	r3, #1
 800c918:	e000      	b.n	800c91c <xQueueGenericSendFromISR+0x44>
 800c91a:	2300      	movs	r3, #0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d10b      	bne.n	800c938 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c924:	f383 8811 	msr	BASEPRI, r3
 800c928:	f3bf 8f6f 	isb	sy
 800c92c:	f3bf 8f4f 	dsb	sy
 800c930:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c932:	bf00      	nop
 800c934:	bf00      	nop
 800c936:	e7fd      	b.n	800c934 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	2b02      	cmp	r3, #2
 800c93c:	d103      	bne.n	800c946 <xQueueGenericSendFromISR+0x6e>
 800c93e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c942:	2b01      	cmp	r3, #1
 800c944:	d101      	bne.n	800c94a <xQueueGenericSendFromISR+0x72>
 800c946:	2301      	movs	r3, #1
 800c948:	e000      	b.n	800c94c <xQueueGenericSendFromISR+0x74>
 800c94a:	2300      	movs	r3, #0
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d10b      	bne.n	800c968 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c954:	f383 8811 	msr	BASEPRI, r3
 800c958:	f3bf 8f6f 	isb	sy
 800c95c:	f3bf 8f4f 	dsb	sy
 800c960:	623b      	str	r3, [r7, #32]
}
 800c962:	bf00      	nop
 800c964:	bf00      	nop
 800c966:	e7fd      	b.n	800c964 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c968:	f001 ff46 	bl	800e7f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c96c:	f3ef 8211 	mrs	r2, BASEPRI
 800c970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c974:	f383 8811 	msr	BASEPRI, r3
 800c978:	f3bf 8f6f 	isb	sy
 800c97c:	f3bf 8f4f 	dsb	sy
 800c980:	61fa      	str	r2, [r7, #28]
 800c982:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c984:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c986:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c990:	429a      	cmp	r2, r3
 800c992:	d302      	bcc.n	800c99a <xQueueGenericSendFromISR+0xc2>
 800c994:	683b      	ldr	r3, [r7, #0]
 800c996:	2b02      	cmp	r3, #2
 800c998:	d12f      	bne.n	800c9fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c99c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c9a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c9a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c9aa:	683a      	ldr	r2, [r7, #0]
 800c9ac:	68b9      	ldr	r1, [r7, #8]
 800c9ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c9b0:	f000 f912 	bl	800cbd8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c9b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c9b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9bc:	d112      	bne.n	800c9e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d016      	beq.n	800c9f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c8:	3324      	adds	r3, #36	@ 0x24
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f000 ff04 	bl	800d7d8 <xTaskRemoveFromEventList>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d00e      	beq.n	800c9f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d00b      	beq.n	800c9f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2201      	movs	r2, #1
 800c9e0:	601a      	str	r2, [r3, #0]
 800c9e2:	e007      	b.n	800c9f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c9e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c9e8:	3301      	adds	r3, #1
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	b25a      	sxtb	r2, r3
 800c9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c9f8:	e001      	b.n	800c9fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ca08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	3740      	adds	r7, #64	@ 0x40
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}

0800ca14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b08c      	sub	sp, #48	@ 0x30
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	60f8      	str	r0, [r7, #12]
 800ca1c:	60b9      	str	r1, [r7, #8]
 800ca1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ca20:	2300      	movs	r3, #0
 800ca22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ca28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d10b      	bne.n	800ca46 <xQueueReceive+0x32>
	__asm volatile
 800ca2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca32:	f383 8811 	msr	BASEPRI, r3
 800ca36:	f3bf 8f6f 	isb	sy
 800ca3a:	f3bf 8f4f 	dsb	sy
 800ca3e:	623b      	str	r3, [r7, #32]
}
 800ca40:	bf00      	nop
 800ca42:	bf00      	nop
 800ca44:	e7fd      	b.n	800ca42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d103      	bne.n	800ca54 <xQueueReceive+0x40>
 800ca4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d101      	bne.n	800ca58 <xQueueReceive+0x44>
 800ca54:	2301      	movs	r3, #1
 800ca56:	e000      	b.n	800ca5a <xQueueReceive+0x46>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d10b      	bne.n	800ca76 <xQueueReceive+0x62>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca62:	f383 8811 	msr	BASEPRI, r3
 800ca66:	f3bf 8f6f 	isb	sy
 800ca6a:	f3bf 8f4f 	dsb	sy
 800ca6e:	61fb      	str	r3, [r7, #28]
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	e7fd      	b.n	800ca72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ca76:	f001 f875 	bl	800db64 <xTaskGetSchedulerState>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d102      	bne.n	800ca86 <xQueueReceive+0x72>
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d101      	bne.n	800ca8a <xQueueReceive+0x76>
 800ca86:	2301      	movs	r3, #1
 800ca88:	e000      	b.n	800ca8c <xQueueReceive+0x78>
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d10b      	bne.n	800caa8 <xQueueReceive+0x94>
	__asm volatile
 800ca90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca94:	f383 8811 	msr	BASEPRI, r3
 800ca98:	f3bf 8f6f 	isb	sy
 800ca9c:	f3bf 8f4f 	dsb	sy
 800caa0:	61bb      	str	r3, [r7, #24]
}
 800caa2:	bf00      	nop
 800caa4:	bf00      	nop
 800caa6:	e7fd      	b.n	800caa4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800caa8:	f001 fdc6 	bl	800e638 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800caac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cab0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d01f      	beq.n	800caf8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cab8:	68b9      	ldr	r1, [r7, #8]
 800caba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cabc:	f000 f8f6 	bl	800ccac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac2:	1e5a      	subs	r2, r3, #1
 800cac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caca:	691b      	ldr	r3, [r3, #16]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d00f      	beq.n	800caf0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad2:	3310      	adds	r3, #16
 800cad4:	4618      	mov	r0, r3
 800cad6:	f000 fe7f 	bl	800d7d8 <xTaskRemoveFromEventList>
 800cada:	4603      	mov	r3, r0
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d007      	beq.n	800caf0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cae0:	4b3c      	ldr	r3, [pc, #240]	@ (800cbd4 <xQueueReceive+0x1c0>)
 800cae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cae6:	601a      	str	r2, [r3, #0]
 800cae8:	f3bf 8f4f 	dsb	sy
 800caec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800caf0:	f001 fdd4 	bl	800e69c <vPortExitCritical>
				return pdPASS;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e069      	b.n	800cbcc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d103      	bne.n	800cb06 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cafe:	f001 fdcd 	bl	800e69c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cb02:	2300      	movs	r3, #0
 800cb04:	e062      	b.n	800cbcc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cb06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d106      	bne.n	800cb1a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cb0c:	f107 0310 	add.w	r3, r7, #16
 800cb10:	4618      	mov	r0, r3
 800cb12:	f000 fec5 	bl	800d8a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cb16:	2301      	movs	r3, #1
 800cb18:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cb1a:	f001 fdbf 	bl	800e69c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cb1e:	f000 fc2d 	bl	800d37c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cb22:	f001 fd89 	bl	800e638 <vPortEnterCritical>
 800cb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cb2c:	b25b      	sxtb	r3, r3
 800cb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb32:	d103      	bne.n	800cb3c <xQueueReceive+0x128>
 800cb34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb36:	2200      	movs	r2, #0
 800cb38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cb3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cb42:	b25b      	sxtb	r3, r3
 800cb44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb48:	d103      	bne.n	800cb52 <xQueueReceive+0x13e>
 800cb4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cb52:	f001 fda3 	bl	800e69c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cb56:	1d3a      	adds	r2, r7, #4
 800cb58:	f107 0310 	add.w	r3, r7, #16
 800cb5c:	4611      	mov	r1, r2
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f000 feb4 	bl	800d8cc <xTaskCheckForTimeOut>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d123      	bne.n	800cbb2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cb6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb6c:	f000 f916 	bl	800cd9c <prvIsQueueEmpty>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d017      	beq.n	800cba6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cb76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb78:	3324      	adds	r3, #36	@ 0x24
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	4611      	mov	r1, r2
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f000 fdd8 	bl	800d734 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cb84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb86:	f000 f8b7 	bl	800ccf8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cb8a:	f000 fc05 	bl	800d398 <xTaskResumeAll>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d189      	bne.n	800caa8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cb94:	4b0f      	ldr	r3, [pc, #60]	@ (800cbd4 <xQueueReceive+0x1c0>)
 800cb96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb9a:	601a      	str	r2, [r3, #0]
 800cb9c:	f3bf 8f4f 	dsb	sy
 800cba0:	f3bf 8f6f 	isb	sy
 800cba4:	e780      	b.n	800caa8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cba6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cba8:	f000 f8a6 	bl	800ccf8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cbac:	f000 fbf4 	bl	800d398 <xTaskResumeAll>
 800cbb0:	e77a      	b.n	800caa8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cbb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbb4:	f000 f8a0 	bl	800ccf8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cbb8:	f000 fbee 	bl	800d398 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cbbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbbe:	f000 f8ed 	bl	800cd9c <prvIsQueueEmpty>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	f43f af6f 	beq.w	800caa8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cbca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3730      	adds	r7, #48	@ 0x30
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}
 800cbd4:	e000ed04 	.word	0xe000ed04

0800cbd8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b086      	sub	sp, #24
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	60f8      	str	r0, [r7, #12]
 800cbe0:	60b9      	str	r1, [r7, #8]
 800cbe2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d10d      	bne.n	800cc12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d14d      	bne.n	800cc9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	689b      	ldr	r3, [r3, #8]
 800cc02:	4618      	mov	r0, r3
 800cc04:	f000 ffcc 	bl	800dba0 <xTaskPriorityDisinherit>
 800cc08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	609a      	str	r2, [r3, #8]
 800cc10:	e043      	b.n	800cc9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d119      	bne.n	800cc4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6858      	ldr	r0, [r3, #4]
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc20:	461a      	mov	r2, r3
 800cc22:	68b9      	ldr	r1, [r7, #8]
 800cc24:	f002 f8a4 	bl	800ed70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	685a      	ldr	r2, [r3, #4]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc30:	441a      	add	r2, r3
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	685a      	ldr	r2, [r3, #4]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d32b      	bcc.n	800cc9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	605a      	str	r2, [r3, #4]
 800cc4a:	e026      	b.n	800cc9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	68d8      	ldr	r0, [r3, #12]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc54:	461a      	mov	r2, r3
 800cc56:	68b9      	ldr	r1, [r7, #8]
 800cc58:	f002 f88a 	bl	800ed70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	68da      	ldr	r2, [r3, #12]
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc64:	425b      	negs	r3, r3
 800cc66:	441a      	add	r2, r3
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	68da      	ldr	r2, [r3, #12]
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	d207      	bcs.n	800cc88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	689a      	ldr	r2, [r3, #8]
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc80:	425b      	negs	r3, r3
 800cc82:	441a      	add	r2, r3
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2b02      	cmp	r3, #2
 800cc8c:	d105      	bne.n	800cc9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d002      	beq.n	800cc9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	3b01      	subs	r3, #1
 800cc98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc9a:	693b      	ldr	r3, [r7, #16]
 800cc9c:	1c5a      	adds	r2, r3, #1
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cca2:	697b      	ldr	r3, [r7, #20]
}
 800cca4:	4618      	mov	r0, r3
 800cca6:	3718      	adds	r7, #24
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}

0800ccac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
 800ccb4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d018      	beq.n	800ccf0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	68da      	ldr	r2, [r3, #12]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccc6:	441a      	add	r2, r3
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	68da      	ldr	r2, [r3, #12]
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	689b      	ldr	r3, [r3, #8]
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d303      	bcc.n	800cce0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681a      	ldr	r2, [r3, #0]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	68d9      	ldr	r1, [r3, #12]
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cce8:	461a      	mov	r2, r3
 800ccea:	6838      	ldr	r0, [r7, #0]
 800ccec:	f002 f840 	bl	800ed70 <memcpy>
	}
}
 800ccf0:	bf00      	nop
 800ccf2:	3708      	adds	r7, #8
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}

0800ccf8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b084      	sub	sp, #16
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cd00:	f001 fc9a 	bl	800e638 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd0c:	e011      	b.n	800cd32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d012      	beq.n	800cd3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	3324      	adds	r3, #36	@ 0x24
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f000 fd5c 	bl	800d7d8 <xTaskRemoveFromEventList>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d001      	beq.n	800cd2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cd26:	f000 fe35 	bl	800d994 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cd2a:	7bfb      	ldrb	r3, [r7, #15]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	b2db      	uxtb	r3, r3
 800cd30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	dce9      	bgt.n	800cd0e <prvUnlockQueue+0x16>
 800cd3a:	e000      	b.n	800cd3e <prvUnlockQueue+0x46>
					break;
 800cd3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	22ff      	movs	r2, #255	@ 0xff
 800cd42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800cd46:	f001 fca9 	bl	800e69c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cd4a:	f001 fc75 	bl	800e638 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd56:	e011      	b.n	800cd7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	691b      	ldr	r3, [r3, #16]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d012      	beq.n	800cd86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	3310      	adds	r3, #16
 800cd64:	4618      	mov	r0, r3
 800cd66:	f000 fd37 	bl	800d7d8 <xTaskRemoveFromEventList>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d001      	beq.n	800cd74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cd70:	f000 fe10 	bl	800d994 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cd74:	7bbb      	ldrb	r3, [r7, #14]
 800cd76:	3b01      	subs	r3, #1
 800cd78:	b2db      	uxtb	r3, r3
 800cd7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	dce9      	bgt.n	800cd58 <prvUnlockQueue+0x60>
 800cd84:	e000      	b.n	800cd88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cd86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	22ff      	movs	r2, #255	@ 0xff
 800cd8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cd90:	f001 fc84 	bl	800e69c <vPortExitCritical>
}
 800cd94:	bf00      	nop
 800cd96:	3710      	adds	r7, #16
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}

0800cd9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cda4:	f001 fc48 	bl	800e638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d102      	bne.n	800cdb6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	60fb      	str	r3, [r7, #12]
 800cdb4:	e001      	b.n	800cdba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdba:	f001 fc6f 	bl	800e69c <vPortExitCritical>

	return xReturn;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3710      	adds	r7, #16
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}

0800cdc8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b084      	sub	sp, #16
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cdd0:	f001 fc32 	bl	800e638 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cddc:	429a      	cmp	r2, r3
 800cdde:	d102      	bne.n	800cde6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cde0:	2301      	movs	r3, #1
 800cde2:	60fb      	str	r3, [r7, #12]
 800cde4:	e001      	b.n	800cdea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cde6:	2300      	movs	r3, #0
 800cde8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdea:	f001 fc57 	bl	800e69c <vPortExitCritical>

	return xReturn;
 800cdee:	68fb      	ldr	r3, [r7, #12]
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3710      	adds	r7, #16
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b085      	sub	sp, #20
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce02:	2300      	movs	r3, #0
 800ce04:	60fb      	str	r3, [r7, #12]
 800ce06:	e014      	b.n	800ce32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ce08:	4a0f      	ldr	r2, [pc, #60]	@ (800ce48 <vQueueAddToRegistry+0x50>)
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d10b      	bne.n	800ce2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ce14:	490c      	ldr	r1, [pc, #48]	@ (800ce48 <vQueueAddToRegistry+0x50>)
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	683a      	ldr	r2, [r7, #0]
 800ce1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ce1e:	4a0a      	ldr	r2, [pc, #40]	@ (800ce48 <vQueueAddToRegistry+0x50>)
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	00db      	lsls	r3, r3, #3
 800ce24:	4413      	add	r3, r2
 800ce26:	687a      	ldr	r2, [r7, #4]
 800ce28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ce2a:	e006      	b.n	800ce3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	3301      	adds	r3, #1
 800ce30:	60fb      	str	r3, [r7, #12]
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	2b07      	cmp	r3, #7
 800ce36:	d9e7      	bls.n	800ce08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ce38:	bf00      	nop
 800ce3a:	bf00      	nop
 800ce3c:	3714      	adds	r7, #20
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr
 800ce46:	bf00      	nop
 800ce48:	20000e18 	.word	0x20000e18

0800ce4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b086      	sub	sp, #24
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	60f8      	str	r0, [r7, #12]
 800ce54:	60b9      	str	r1, [r7, #8]
 800ce56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ce5c:	f001 fbec 	bl	800e638 <vPortEnterCritical>
 800ce60:	697b      	ldr	r3, [r7, #20]
 800ce62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ce66:	b25b      	sxtb	r3, r3
 800ce68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce6c:	d103      	bne.n	800ce76 <vQueueWaitForMessageRestricted+0x2a>
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	2200      	movs	r2, #0
 800ce72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce7c:	b25b      	sxtb	r3, r3
 800ce7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce82:	d103      	bne.n	800ce8c <vQueueWaitForMessageRestricted+0x40>
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	2200      	movs	r2, #0
 800ce88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce8c:	f001 fc06 	bl	800e69c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d106      	bne.n	800cea6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	3324      	adds	r3, #36	@ 0x24
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	68b9      	ldr	r1, [r7, #8]
 800cea0:	4618      	mov	r0, r3
 800cea2:	f000 fc6d 	bl	800d780 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cea6:	6978      	ldr	r0, [r7, #20]
 800cea8:	f7ff ff26 	bl	800ccf8 <prvUnlockQueue>
	}
 800ceac:	bf00      	nop
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b08e      	sub	sp, #56	@ 0x38
 800ceb8:	af04      	add	r7, sp, #16
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	60b9      	str	r1, [r7, #8]
 800cebe:	607a      	str	r2, [r7, #4]
 800cec0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d10b      	bne.n	800cee0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800cec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cecc:	f383 8811 	msr	BASEPRI, r3
 800ced0:	f3bf 8f6f 	isb	sy
 800ced4:	f3bf 8f4f 	dsb	sy
 800ced8:	623b      	str	r3, [r7, #32]
}
 800ceda:	bf00      	nop
 800cedc:	bf00      	nop
 800cede:	e7fd      	b.n	800cedc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d10b      	bne.n	800cefe <xTaskCreateStatic+0x4a>
	__asm volatile
 800cee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceea:	f383 8811 	msr	BASEPRI, r3
 800ceee:	f3bf 8f6f 	isb	sy
 800cef2:	f3bf 8f4f 	dsb	sy
 800cef6:	61fb      	str	r3, [r7, #28]
}
 800cef8:	bf00      	nop
 800cefa:	bf00      	nop
 800cefc:	e7fd      	b.n	800cefa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cefe:	23a8      	movs	r3, #168	@ 0xa8
 800cf00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	2ba8      	cmp	r3, #168	@ 0xa8
 800cf06:	d00b      	beq.n	800cf20 <xTaskCreateStatic+0x6c>
	__asm volatile
 800cf08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	61bb      	str	r3, [r7, #24]
}
 800cf1a:	bf00      	nop
 800cf1c:	bf00      	nop
 800cf1e:	e7fd      	b.n	800cf1c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cf20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d01e      	beq.n	800cf66 <xTaskCreateStatic+0xb2>
 800cf28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d01b      	beq.n	800cf66 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cf2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cf32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cf38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf3a:	2202      	movs	r2, #2
 800cf3c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cf40:	2300      	movs	r3, #0
 800cf42:	9303      	str	r3, [sp, #12]
 800cf44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf46:	9302      	str	r3, [sp, #8]
 800cf48:	f107 0314 	add.w	r3, r7, #20
 800cf4c:	9301      	str	r3, [sp, #4]
 800cf4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf50:	9300      	str	r3, [sp, #0]
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	687a      	ldr	r2, [r7, #4]
 800cf56:	68b9      	ldr	r1, [r7, #8]
 800cf58:	68f8      	ldr	r0, [r7, #12]
 800cf5a:	f000 f851 	bl	800d000 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cf60:	f000 f8f6 	bl	800d150 <prvAddNewTaskToReadyList>
 800cf64:	e001      	b.n	800cf6a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800cf66:	2300      	movs	r3, #0
 800cf68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cf6a:	697b      	ldr	r3, [r7, #20]
	}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	3728      	adds	r7, #40	@ 0x28
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}

0800cf74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b08c      	sub	sp, #48	@ 0x30
 800cf78:	af04      	add	r7, sp, #16
 800cf7a:	60f8      	str	r0, [r7, #12]
 800cf7c:	60b9      	str	r1, [r7, #8]
 800cf7e:	603b      	str	r3, [r7, #0]
 800cf80:	4613      	mov	r3, r2
 800cf82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cf84:	88fb      	ldrh	r3, [r7, #6]
 800cf86:	009b      	lsls	r3, r3, #2
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f001 fc77 	bl	800e87c <pvPortMalloc>
 800cf8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d00e      	beq.n	800cfb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cf96:	20a8      	movs	r0, #168	@ 0xa8
 800cf98:	f001 fc70 	bl	800e87c <pvPortMalloc>
 800cf9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cf9e:	69fb      	ldr	r3, [r7, #28]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d003      	beq.n	800cfac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cfa4:	69fb      	ldr	r3, [r7, #28]
 800cfa6:	697a      	ldr	r2, [r7, #20]
 800cfa8:	631a      	str	r2, [r3, #48]	@ 0x30
 800cfaa:	e005      	b.n	800cfb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cfac:	6978      	ldr	r0, [r7, #20]
 800cfae:	f001 fd33 	bl	800ea18 <vPortFree>
 800cfb2:	e001      	b.n	800cfb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cfb8:	69fb      	ldr	r3, [r7, #28]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d017      	beq.n	800cfee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cfbe:	69fb      	ldr	r3, [r7, #28]
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cfc6:	88fa      	ldrh	r2, [r7, #6]
 800cfc8:	2300      	movs	r3, #0
 800cfca:	9303      	str	r3, [sp, #12]
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	9302      	str	r3, [sp, #8]
 800cfd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd2:	9301      	str	r3, [sp, #4]
 800cfd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfd6:	9300      	str	r3, [sp, #0]
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	68b9      	ldr	r1, [r7, #8]
 800cfdc:	68f8      	ldr	r0, [r7, #12]
 800cfde:	f000 f80f 	bl	800d000 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cfe2:	69f8      	ldr	r0, [r7, #28]
 800cfe4:	f000 f8b4 	bl	800d150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cfe8:	2301      	movs	r3, #1
 800cfea:	61bb      	str	r3, [r7, #24]
 800cfec:	e002      	b.n	800cff4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cfee:	f04f 33ff 	mov.w	r3, #4294967295
 800cff2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cff4:	69bb      	ldr	r3, [r7, #24]
	}
 800cff6:	4618      	mov	r0, r3
 800cff8:	3720      	adds	r7, #32
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}
	...

0800d000 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b088      	sub	sp, #32
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]
 800d00c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d010:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	009b      	lsls	r3, r3, #2
 800d016:	461a      	mov	r2, r3
 800d018:	21a5      	movs	r1, #165	@ 0xa5
 800d01a:	f001 fe1d 	bl	800ec58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d028:	3b01      	subs	r3, #1
 800d02a:	009b      	lsls	r3, r3, #2
 800d02c:	4413      	add	r3, r2
 800d02e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	f023 0307 	bic.w	r3, r3, #7
 800d036:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d038:	69bb      	ldr	r3, [r7, #24]
 800d03a:	f003 0307 	and.w	r3, r3, #7
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d00b      	beq.n	800d05a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d046:	f383 8811 	msr	BASEPRI, r3
 800d04a:	f3bf 8f6f 	isb	sy
 800d04e:	f3bf 8f4f 	dsb	sy
 800d052:	617b      	str	r3, [r7, #20]
}
 800d054:	bf00      	nop
 800d056:	bf00      	nop
 800d058:	e7fd      	b.n	800d056 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d05a:	68bb      	ldr	r3, [r7, #8]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d01f      	beq.n	800d0a0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d060:	2300      	movs	r3, #0
 800d062:	61fb      	str	r3, [r7, #28]
 800d064:	e012      	b.n	800d08c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d066:	68ba      	ldr	r2, [r7, #8]
 800d068:	69fb      	ldr	r3, [r7, #28]
 800d06a:	4413      	add	r3, r2
 800d06c:	7819      	ldrb	r1, [r3, #0]
 800d06e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	4413      	add	r3, r2
 800d074:	3334      	adds	r3, #52	@ 0x34
 800d076:	460a      	mov	r2, r1
 800d078:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d07a:	68ba      	ldr	r2, [r7, #8]
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	4413      	add	r3, r2
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d006      	beq.n	800d094 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d086:	69fb      	ldr	r3, [r7, #28]
 800d088:	3301      	adds	r3, #1
 800d08a:	61fb      	str	r3, [r7, #28]
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	2b0f      	cmp	r3, #15
 800d090:	d9e9      	bls.n	800d066 <prvInitialiseNewTask+0x66>
 800d092:	e000      	b.n	800d096 <prvInitialiseNewTask+0x96>
			{
				break;
 800d094:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d098:	2200      	movs	r2, #0
 800d09a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d09e:	e003      	b.n	800d0a8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0aa:	2b37      	cmp	r3, #55	@ 0x37
 800d0ac:	d901      	bls.n	800d0b2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d0ae:	2337      	movs	r3, #55	@ 0x37
 800d0b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d0b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0bc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0c6:	3304      	adds	r3, #4
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f7ff f965 	bl	800c398 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0d0:	3318      	adds	r3, #24
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	f7ff f960 	bl	800c398 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d100:	3354      	adds	r3, #84	@ 0x54
 800d102:	224c      	movs	r2, #76	@ 0x4c
 800d104:	2100      	movs	r1, #0
 800d106:	4618      	mov	r0, r3
 800d108:	f001 fda6 	bl	800ec58 <memset>
 800d10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d10e:	4a0d      	ldr	r2, [pc, #52]	@ (800d144 <prvInitialiseNewTask+0x144>)
 800d110:	659a      	str	r2, [r3, #88]	@ 0x58
 800d112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d114:	4a0c      	ldr	r2, [pc, #48]	@ (800d148 <prvInitialiseNewTask+0x148>)
 800d116:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d11a:	4a0c      	ldr	r2, [pc, #48]	@ (800d14c <prvInitialiseNewTask+0x14c>)
 800d11c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d11e:	683a      	ldr	r2, [r7, #0]
 800d120:	68f9      	ldr	r1, [r7, #12]
 800d122:	69b8      	ldr	r0, [r7, #24]
 800d124:	f001 f95a 	bl	800e3dc <pxPortInitialiseStack>
 800d128:	4602      	mov	r2, r0
 800d12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d12c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d130:	2b00      	cmp	r3, #0
 800d132:	d002      	beq.n	800d13a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d138:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d13a:	bf00      	nop
 800d13c:	3720      	adds	r7, #32
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	20003bbc 	.word	0x20003bbc
 800d148:	20003c24 	.word	0x20003c24
 800d14c:	20003c8c 	.word	0x20003c8c

0800d150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d158:	f001 fa6e 	bl	800e638 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d15c:	4b2d      	ldr	r3, [pc, #180]	@ (800d214 <prvAddNewTaskToReadyList+0xc4>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	3301      	adds	r3, #1
 800d162:	4a2c      	ldr	r2, [pc, #176]	@ (800d214 <prvAddNewTaskToReadyList+0xc4>)
 800d164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d166:	4b2c      	ldr	r3, [pc, #176]	@ (800d218 <prvAddNewTaskToReadyList+0xc8>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d109      	bne.n	800d182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d16e:	4a2a      	ldr	r2, [pc, #168]	@ (800d218 <prvAddNewTaskToReadyList+0xc8>)
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d174:	4b27      	ldr	r3, [pc, #156]	@ (800d214 <prvAddNewTaskToReadyList+0xc4>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2b01      	cmp	r3, #1
 800d17a:	d110      	bne.n	800d19e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d17c:	f000 fc2e 	bl	800d9dc <prvInitialiseTaskLists>
 800d180:	e00d      	b.n	800d19e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d182:	4b26      	ldr	r3, [pc, #152]	@ (800d21c <prvAddNewTaskToReadyList+0xcc>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d109      	bne.n	800d19e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d18a:	4b23      	ldr	r3, [pc, #140]	@ (800d218 <prvAddNewTaskToReadyList+0xc8>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d194:	429a      	cmp	r2, r3
 800d196:	d802      	bhi.n	800d19e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d198:	4a1f      	ldr	r2, [pc, #124]	@ (800d218 <prvAddNewTaskToReadyList+0xc8>)
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d19e:	4b20      	ldr	r3, [pc, #128]	@ (800d220 <prvAddNewTaskToReadyList+0xd0>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	3301      	adds	r3, #1
 800d1a4:	4a1e      	ldr	r2, [pc, #120]	@ (800d220 <prvAddNewTaskToReadyList+0xd0>)
 800d1a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d1a8:	4b1d      	ldr	r3, [pc, #116]	@ (800d220 <prvAddNewTaskToReadyList+0xd0>)
 800d1aa:	681a      	ldr	r2, [r3, #0]
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1b4:	4b1b      	ldr	r3, [pc, #108]	@ (800d224 <prvAddNewTaskToReadyList+0xd4>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	429a      	cmp	r2, r3
 800d1ba:	d903      	bls.n	800d1c4 <prvAddNewTaskToReadyList+0x74>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1c0:	4a18      	ldr	r2, [pc, #96]	@ (800d224 <prvAddNewTaskToReadyList+0xd4>)
 800d1c2:	6013      	str	r3, [r2, #0]
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1c8:	4613      	mov	r3, r2
 800d1ca:	009b      	lsls	r3, r3, #2
 800d1cc:	4413      	add	r3, r2
 800d1ce:	009b      	lsls	r3, r3, #2
 800d1d0:	4a15      	ldr	r2, [pc, #84]	@ (800d228 <prvAddNewTaskToReadyList+0xd8>)
 800d1d2:	441a      	add	r2, r3
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	3304      	adds	r3, #4
 800d1d8:	4619      	mov	r1, r3
 800d1da:	4610      	mov	r0, r2
 800d1dc:	f7ff f8e9 	bl	800c3b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d1e0:	f001 fa5c 	bl	800e69c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d1e4:	4b0d      	ldr	r3, [pc, #52]	@ (800d21c <prvAddNewTaskToReadyList+0xcc>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d00e      	beq.n	800d20a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d1ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d218 <prvAddNewTaskToReadyList+0xc8>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1f6:	429a      	cmp	r2, r3
 800d1f8:	d207      	bcs.n	800d20a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d1fa:	4b0c      	ldr	r3, [pc, #48]	@ (800d22c <prvAddNewTaskToReadyList+0xdc>)
 800d1fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d200:	601a      	str	r2, [r3, #0]
 800d202:	f3bf 8f4f 	dsb	sy
 800d206:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d20a:	bf00      	nop
 800d20c:	3708      	adds	r7, #8
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	2000132c 	.word	0x2000132c
 800d218:	20000e58 	.word	0x20000e58
 800d21c:	20001338 	.word	0x20001338
 800d220:	20001348 	.word	0x20001348
 800d224:	20001334 	.word	0x20001334
 800d228:	20000e5c 	.word	0x20000e5c
 800d22c:	e000ed04 	.word	0xe000ed04

0800d230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d230:	b580      	push	{r7, lr}
 800d232:	b084      	sub	sp, #16
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d238:	2300      	movs	r3, #0
 800d23a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d018      	beq.n	800d274 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d242:	4b14      	ldr	r3, [pc, #80]	@ (800d294 <vTaskDelay+0x64>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d00b      	beq.n	800d262 <vTaskDelay+0x32>
	__asm volatile
 800d24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d24e:	f383 8811 	msr	BASEPRI, r3
 800d252:	f3bf 8f6f 	isb	sy
 800d256:	f3bf 8f4f 	dsb	sy
 800d25a:	60bb      	str	r3, [r7, #8]
}
 800d25c:	bf00      	nop
 800d25e:	bf00      	nop
 800d260:	e7fd      	b.n	800d25e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d262:	f000 f88b 	bl	800d37c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d266:	2100      	movs	r1, #0
 800d268:	6878      	ldr	r0, [r7, #4]
 800d26a:	f000 fd09 	bl	800dc80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d26e:	f000 f893 	bl	800d398 <xTaskResumeAll>
 800d272:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d107      	bne.n	800d28a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d27a:	4b07      	ldr	r3, [pc, #28]	@ (800d298 <vTaskDelay+0x68>)
 800d27c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d280:	601a      	str	r2, [r3, #0]
 800d282:	f3bf 8f4f 	dsb	sy
 800d286:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d28a:	bf00      	nop
 800d28c:	3710      	adds	r7, #16
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	20001354 	.word	0x20001354
 800d298:	e000ed04 	.word	0xe000ed04

0800d29c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b08a      	sub	sp, #40	@ 0x28
 800d2a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d2aa:	463a      	mov	r2, r7
 800d2ac:	1d39      	adds	r1, r7, #4
 800d2ae:	f107 0308 	add.w	r3, r7, #8
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f7ff f81c 	bl	800c2f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d2b8:	6839      	ldr	r1, [r7, #0]
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	68ba      	ldr	r2, [r7, #8]
 800d2be:	9202      	str	r2, [sp, #8]
 800d2c0:	9301      	str	r3, [sp, #4]
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	9300      	str	r3, [sp, #0]
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	460a      	mov	r2, r1
 800d2ca:	4924      	ldr	r1, [pc, #144]	@ (800d35c <vTaskStartScheduler+0xc0>)
 800d2cc:	4824      	ldr	r0, [pc, #144]	@ (800d360 <vTaskStartScheduler+0xc4>)
 800d2ce:	f7ff fdf1 	bl	800ceb4 <xTaskCreateStatic>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	4a23      	ldr	r2, [pc, #140]	@ (800d364 <vTaskStartScheduler+0xc8>)
 800d2d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d2d8:	4b22      	ldr	r3, [pc, #136]	@ (800d364 <vTaskStartScheduler+0xc8>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d002      	beq.n	800d2e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d2e0:	2301      	movs	r3, #1
 800d2e2:	617b      	str	r3, [r7, #20]
 800d2e4:	e001      	b.n	800d2ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d2ea:	697b      	ldr	r3, [r7, #20]
 800d2ec:	2b01      	cmp	r3, #1
 800d2ee:	d102      	bne.n	800d2f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d2f0:	f000 fd1a 	bl	800dd28 <xTimerCreateTimerTask>
 800d2f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	2b01      	cmp	r3, #1
 800d2fa:	d11b      	bne.n	800d334 <vTaskStartScheduler+0x98>
	__asm volatile
 800d2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d300:	f383 8811 	msr	BASEPRI, r3
 800d304:	f3bf 8f6f 	isb	sy
 800d308:	f3bf 8f4f 	dsb	sy
 800d30c:	613b      	str	r3, [r7, #16]
}
 800d30e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d310:	4b15      	ldr	r3, [pc, #84]	@ (800d368 <vTaskStartScheduler+0xcc>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	3354      	adds	r3, #84	@ 0x54
 800d316:	4a15      	ldr	r2, [pc, #84]	@ (800d36c <vTaskStartScheduler+0xd0>)
 800d318:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d31a:	4b15      	ldr	r3, [pc, #84]	@ (800d370 <vTaskStartScheduler+0xd4>)
 800d31c:	f04f 32ff 	mov.w	r2, #4294967295
 800d320:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d322:	4b14      	ldr	r3, [pc, #80]	@ (800d374 <vTaskStartScheduler+0xd8>)
 800d324:	2201      	movs	r2, #1
 800d326:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d328:	4b13      	ldr	r3, [pc, #76]	@ (800d378 <vTaskStartScheduler+0xdc>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d32e:	f001 f8df 	bl	800e4f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d332:	e00f      	b.n	800d354 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d33a:	d10b      	bne.n	800d354 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d33c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d340:	f383 8811 	msr	BASEPRI, r3
 800d344:	f3bf 8f6f 	isb	sy
 800d348:	f3bf 8f4f 	dsb	sy
 800d34c:	60fb      	str	r3, [r7, #12]
}
 800d34e:	bf00      	nop
 800d350:	bf00      	nop
 800d352:	e7fd      	b.n	800d350 <vTaskStartScheduler+0xb4>
}
 800d354:	bf00      	nop
 800d356:	3718      	adds	r7, #24
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	0800ee88 	.word	0x0800ee88
 800d360:	0800d9ad 	.word	0x0800d9ad
 800d364:	20001350 	.word	0x20001350
 800d368:	20000e58 	.word	0x20000e58
 800d36c:	20000018 	.word	0x20000018
 800d370:	2000134c 	.word	0x2000134c
 800d374:	20001338 	.word	0x20001338
 800d378:	20001330 	.word	0x20001330

0800d37c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d37c:	b480      	push	{r7}
 800d37e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d380:	4b04      	ldr	r3, [pc, #16]	@ (800d394 <vTaskSuspendAll+0x18>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	3301      	adds	r3, #1
 800d386:	4a03      	ldr	r2, [pc, #12]	@ (800d394 <vTaskSuspendAll+0x18>)
 800d388:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d38a:	bf00      	nop
 800d38c:	46bd      	mov	sp, r7
 800d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d392:	4770      	bx	lr
 800d394:	20001354 	.word	0x20001354

0800d398 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b084      	sub	sp, #16
 800d39c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d3a6:	4b42      	ldr	r3, [pc, #264]	@ (800d4b0 <xTaskResumeAll+0x118>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d10b      	bne.n	800d3c6 <xTaskResumeAll+0x2e>
	__asm volatile
 800d3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b2:	f383 8811 	msr	BASEPRI, r3
 800d3b6:	f3bf 8f6f 	isb	sy
 800d3ba:	f3bf 8f4f 	dsb	sy
 800d3be:	603b      	str	r3, [r7, #0]
}
 800d3c0:	bf00      	nop
 800d3c2:	bf00      	nop
 800d3c4:	e7fd      	b.n	800d3c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d3c6:	f001 f937 	bl	800e638 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d3ca:	4b39      	ldr	r3, [pc, #228]	@ (800d4b0 <xTaskResumeAll+0x118>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	3b01      	subs	r3, #1
 800d3d0:	4a37      	ldr	r2, [pc, #220]	@ (800d4b0 <xTaskResumeAll+0x118>)
 800d3d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3d4:	4b36      	ldr	r3, [pc, #216]	@ (800d4b0 <xTaskResumeAll+0x118>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d162      	bne.n	800d4a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d3dc:	4b35      	ldr	r3, [pc, #212]	@ (800d4b4 <xTaskResumeAll+0x11c>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d05e      	beq.n	800d4a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d3e4:	e02f      	b.n	800d446 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3e6:	4b34      	ldr	r3, [pc, #208]	@ (800d4b8 <xTaskResumeAll+0x120>)
 800d3e8:	68db      	ldr	r3, [r3, #12]
 800d3ea:	68db      	ldr	r3, [r3, #12]
 800d3ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	3318      	adds	r3, #24
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f7ff f83a 	bl	800c46c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	3304      	adds	r3, #4
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7ff f835 	bl	800c46c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d406:	4b2d      	ldr	r3, [pc, #180]	@ (800d4bc <xTaskResumeAll+0x124>)
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	429a      	cmp	r2, r3
 800d40c:	d903      	bls.n	800d416 <xTaskResumeAll+0x7e>
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d412:	4a2a      	ldr	r2, [pc, #168]	@ (800d4bc <xTaskResumeAll+0x124>)
 800d414:	6013      	str	r3, [r2, #0]
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d41a:	4613      	mov	r3, r2
 800d41c:	009b      	lsls	r3, r3, #2
 800d41e:	4413      	add	r3, r2
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	4a27      	ldr	r2, [pc, #156]	@ (800d4c0 <xTaskResumeAll+0x128>)
 800d424:	441a      	add	r2, r3
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	3304      	adds	r3, #4
 800d42a:	4619      	mov	r1, r3
 800d42c:	4610      	mov	r0, r2
 800d42e:	f7fe ffc0 	bl	800c3b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d436:	4b23      	ldr	r3, [pc, #140]	@ (800d4c4 <xTaskResumeAll+0x12c>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d302      	bcc.n	800d446 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d440:	4b21      	ldr	r3, [pc, #132]	@ (800d4c8 <xTaskResumeAll+0x130>)
 800d442:	2201      	movs	r2, #1
 800d444:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d446:	4b1c      	ldr	r3, [pc, #112]	@ (800d4b8 <xTaskResumeAll+0x120>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d1cb      	bne.n	800d3e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d001      	beq.n	800d458 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d454:	f000 fb66 	bl	800db24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d458:	4b1c      	ldr	r3, [pc, #112]	@ (800d4cc <xTaskResumeAll+0x134>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d010      	beq.n	800d486 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d464:	f000 f846 	bl	800d4f4 <xTaskIncrementTick>
 800d468:	4603      	mov	r3, r0
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d002      	beq.n	800d474 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d46e:	4b16      	ldr	r3, [pc, #88]	@ (800d4c8 <xTaskResumeAll+0x130>)
 800d470:	2201      	movs	r2, #1
 800d472:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	3b01      	subs	r3, #1
 800d478:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d1f1      	bne.n	800d464 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d480:	4b12      	ldr	r3, [pc, #72]	@ (800d4cc <xTaskResumeAll+0x134>)
 800d482:	2200      	movs	r2, #0
 800d484:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d486:	4b10      	ldr	r3, [pc, #64]	@ (800d4c8 <xTaskResumeAll+0x130>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d009      	beq.n	800d4a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d48e:	2301      	movs	r3, #1
 800d490:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d492:	4b0f      	ldr	r3, [pc, #60]	@ (800d4d0 <xTaskResumeAll+0x138>)
 800d494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d498:	601a      	str	r2, [r3, #0]
 800d49a:	f3bf 8f4f 	dsb	sy
 800d49e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d4a2:	f001 f8fb 	bl	800e69c <vPortExitCritical>

	return xAlreadyYielded;
 800d4a6:	68bb      	ldr	r3, [r7, #8]
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3710      	adds	r7, #16
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}
 800d4b0:	20001354 	.word	0x20001354
 800d4b4:	2000132c 	.word	0x2000132c
 800d4b8:	200012ec 	.word	0x200012ec
 800d4bc:	20001334 	.word	0x20001334
 800d4c0:	20000e5c 	.word	0x20000e5c
 800d4c4:	20000e58 	.word	0x20000e58
 800d4c8:	20001340 	.word	0x20001340
 800d4cc:	2000133c 	.word	0x2000133c
 800d4d0:	e000ed04 	.word	0xe000ed04

0800d4d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b083      	sub	sp, #12
 800d4d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d4da:	4b05      	ldr	r3, [pc, #20]	@ (800d4f0 <xTaskGetTickCount+0x1c>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d4e0:	687b      	ldr	r3, [r7, #4]
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	370c      	adds	r7, #12
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ec:	4770      	bx	lr
 800d4ee:	bf00      	nop
 800d4f0:	20001330 	.word	0x20001330

0800d4f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d4f4:	b580      	push	{r7, lr}
 800d4f6:	b086      	sub	sp, #24
 800d4f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4fe:	4b4f      	ldr	r3, [pc, #316]	@ (800d63c <xTaskIncrementTick+0x148>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	2b00      	cmp	r3, #0
 800d504:	f040 8090 	bne.w	800d628 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d508:	4b4d      	ldr	r3, [pc, #308]	@ (800d640 <xTaskIncrementTick+0x14c>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	3301      	adds	r3, #1
 800d50e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d510:	4a4b      	ldr	r2, [pc, #300]	@ (800d640 <xTaskIncrementTick+0x14c>)
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d121      	bne.n	800d560 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d51c:	4b49      	ldr	r3, [pc, #292]	@ (800d644 <xTaskIncrementTick+0x150>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d00b      	beq.n	800d53e <xTaskIncrementTick+0x4a>
	__asm volatile
 800d526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d52a:	f383 8811 	msr	BASEPRI, r3
 800d52e:	f3bf 8f6f 	isb	sy
 800d532:	f3bf 8f4f 	dsb	sy
 800d536:	603b      	str	r3, [r7, #0]
}
 800d538:	bf00      	nop
 800d53a:	bf00      	nop
 800d53c:	e7fd      	b.n	800d53a <xTaskIncrementTick+0x46>
 800d53e:	4b41      	ldr	r3, [pc, #260]	@ (800d644 <xTaskIncrementTick+0x150>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	60fb      	str	r3, [r7, #12]
 800d544:	4b40      	ldr	r3, [pc, #256]	@ (800d648 <xTaskIncrementTick+0x154>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a3e      	ldr	r2, [pc, #248]	@ (800d644 <xTaskIncrementTick+0x150>)
 800d54a:	6013      	str	r3, [r2, #0]
 800d54c:	4a3e      	ldr	r2, [pc, #248]	@ (800d648 <xTaskIncrementTick+0x154>)
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	6013      	str	r3, [r2, #0]
 800d552:	4b3e      	ldr	r3, [pc, #248]	@ (800d64c <xTaskIncrementTick+0x158>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	3301      	adds	r3, #1
 800d558:	4a3c      	ldr	r2, [pc, #240]	@ (800d64c <xTaskIncrementTick+0x158>)
 800d55a:	6013      	str	r3, [r2, #0]
 800d55c:	f000 fae2 	bl	800db24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d560:	4b3b      	ldr	r3, [pc, #236]	@ (800d650 <xTaskIncrementTick+0x15c>)
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	693a      	ldr	r2, [r7, #16]
 800d566:	429a      	cmp	r2, r3
 800d568:	d349      	bcc.n	800d5fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d56a:	4b36      	ldr	r3, [pc, #216]	@ (800d644 <xTaskIncrementTick+0x150>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d104      	bne.n	800d57e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d574:	4b36      	ldr	r3, [pc, #216]	@ (800d650 <xTaskIncrementTick+0x15c>)
 800d576:	f04f 32ff 	mov.w	r2, #4294967295
 800d57a:	601a      	str	r2, [r3, #0]
					break;
 800d57c:	e03f      	b.n	800d5fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d57e:	4b31      	ldr	r3, [pc, #196]	@ (800d644 <xTaskIncrementTick+0x150>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	68db      	ldr	r3, [r3, #12]
 800d584:	68db      	ldr	r3, [r3, #12]
 800d586:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d58e:	693a      	ldr	r2, [r7, #16]
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	429a      	cmp	r2, r3
 800d594:	d203      	bcs.n	800d59e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d596:	4a2e      	ldr	r2, [pc, #184]	@ (800d650 <xTaskIncrementTick+0x15c>)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d59c:	e02f      	b.n	800d5fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d59e:	68bb      	ldr	r3, [r7, #8]
 800d5a0:	3304      	adds	r3, #4
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7fe ff62 	bl	800c46c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d004      	beq.n	800d5ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	3318      	adds	r3, #24
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	f7fe ff59 	bl	800c46c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5be:	4b25      	ldr	r3, [pc, #148]	@ (800d654 <xTaskIncrementTick+0x160>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d903      	bls.n	800d5ce <xTaskIncrementTick+0xda>
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5ca:	4a22      	ldr	r2, [pc, #136]	@ (800d654 <xTaskIncrementTick+0x160>)
 800d5cc:	6013      	str	r3, [r2, #0]
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5d2:	4613      	mov	r3, r2
 800d5d4:	009b      	lsls	r3, r3, #2
 800d5d6:	4413      	add	r3, r2
 800d5d8:	009b      	lsls	r3, r3, #2
 800d5da:	4a1f      	ldr	r2, [pc, #124]	@ (800d658 <xTaskIncrementTick+0x164>)
 800d5dc:	441a      	add	r2, r3
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	3304      	adds	r3, #4
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	4610      	mov	r0, r2
 800d5e6:	f7fe fee4 	bl	800c3b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d5ea:	68bb      	ldr	r3, [r7, #8]
 800d5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5ee:	4b1b      	ldr	r3, [pc, #108]	@ (800d65c <xTaskIncrementTick+0x168>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5f4:	429a      	cmp	r2, r3
 800d5f6:	d3b8      	bcc.n	800d56a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d5fc:	e7b5      	b.n	800d56a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d5fe:	4b17      	ldr	r3, [pc, #92]	@ (800d65c <xTaskIncrementTick+0x168>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d604:	4914      	ldr	r1, [pc, #80]	@ (800d658 <xTaskIncrementTick+0x164>)
 800d606:	4613      	mov	r3, r2
 800d608:	009b      	lsls	r3, r3, #2
 800d60a:	4413      	add	r3, r2
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	440b      	add	r3, r1
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	2b01      	cmp	r3, #1
 800d614:	d901      	bls.n	800d61a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d616:	2301      	movs	r3, #1
 800d618:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d61a:	4b11      	ldr	r3, [pc, #68]	@ (800d660 <xTaskIncrementTick+0x16c>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d007      	beq.n	800d632 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d622:	2301      	movs	r3, #1
 800d624:	617b      	str	r3, [r7, #20]
 800d626:	e004      	b.n	800d632 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d628:	4b0e      	ldr	r3, [pc, #56]	@ (800d664 <xTaskIncrementTick+0x170>)
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	3301      	adds	r3, #1
 800d62e:	4a0d      	ldr	r2, [pc, #52]	@ (800d664 <xTaskIncrementTick+0x170>)
 800d630:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d632:	697b      	ldr	r3, [r7, #20]
}
 800d634:	4618      	mov	r0, r3
 800d636:	3718      	adds	r7, #24
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	20001354 	.word	0x20001354
 800d640:	20001330 	.word	0x20001330
 800d644:	200012e4 	.word	0x200012e4
 800d648:	200012e8 	.word	0x200012e8
 800d64c:	20001344 	.word	0x20001344
 800d650:	2000134c 	.word	0x2000134c
 800d654:	20001334 	.word	0x20001334
 800d658:	20000e5c 	.word	0x20000e5c
 800d65c:	20000e58 	.word	0x20000e58
 800d660:	20001340 	.word	0x20001340
 800d664:	2000133c 	.word	0x2000133c

0800d668 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d668:	b480      	push	{r7}
 800d66a:	b085      	sub	sp, #20
 800d66c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d66e:	4b2b      	ldr	r3, [pc, #172]	@ (800d71c <vTaskSwitchContext+0xb4>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d003      	beq.n	800d67e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d676:	4b2a      	ldr	r3, [pc, #168]	@ (800d720 <vTaskSwitchContext+0xb8>)
 800d678:	2201      	movs	r2, #1
 800d67a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d67c:	e047      	b.n	800d70e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d67e:	4b28      	ldr	r3, [pc, #160]	@ (800d720 <vTaskSwitchContext+0xb8>)
 800d680:	2200      	movs	r2, #0
 800d682:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d684:	4b27      	ldr	r3, [pc, #156]	@ (800d724 <vTaskSwitchContext+0xbc>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	60fb      	str	r3, [r7, #12]
 800d68a:	e011      	b.n	800d6b0 <vTaskSwitchContext+0x48>
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d10b      	bne.n	800d6aa <vTaskSwitchContext+0x42>
	__asm volatile
 800d692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d696:	f383 8811 	msr	BASEPRI, r3
 800d69a:	f3bf 8f6f 	isb	sy
 800d69e:	f3bf 8f4f 	dsb	sy
 800d6a2:	607b      	str	r3, [r7, #4]
}
 800d6a4:	bf00      	nop
 800d6a6:	bf00      	nop
 800d6a8:	e7fd      	b.n	800d6a6 <vTaskSwitchContext+0x3e>
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	60fb      	str	r3, [r7, #12]
 800d6b0:	491d      	ldr	r1, [pc, #116]	@ (800d728 <vTaskSwitchContext+0xc0>)
 800d6b2:	68fa      	ldr	r2, [r7, #12]
 800d6b4:	4613      	mov	r3, r2
 800d6b6:	009b      	lsls	r3, r3, #2
 800d6b8:	4413      	add	r3, r2
 800d6ba:	009b      	lsls	r3, r3, #2
 800d6bc:	440b      	add	r3, r1
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d0e3      	beq.n	800d68c <vTaskSwitchContext+0x24>
 800d6c4:	68fa      	ldr	r2, [r7, #12]
 800d6c6:	4613      	mov	r3, r2
 800d6c8:	009b      	lsls	r3, r3, #2
 800d6ca:	4413      	add	r3, r2
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	4a16      	ldr	r2, [pc, #88]	@ (800d728 <vTaskSwitchContext+0xc0>)
 800d6d0:	4413      	add	r3, r2
 800d6d2:	60bb      	str	r3, [r7, #8]
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	685b      	ldr	r3, [r3, #4]
 800d6d8:	685a      	ldr	r2, [r3, #4]
 800d6da:	68bb      	ldr	r3, [r7, #8]
 800d6dc:	605a      	str	r2, [r3, #4]
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	685a      	ldr	r2, [r3, #4]
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	3308      	adds	r3, #8
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d104      	bne.n	800d6f4 <vTaskSwitchContext+0x8c>
 800d6ea:	68bb      	ldr	r3, [r7, #8]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	685a      	ldr	r2, [r3, #4]
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	605a      	str	r2, [r3, #4]
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	685b      	ldr	r3, [r3, #4]
 800d6f8:	68db      	ldr	r3, [r3, #12]
 800d6fa:	4a0c      	ldr	r2, [pc, #48]	@ (800d72c <vTaskSwitchContext+0xc4>)
 800d6fc:	6013      	str	r3, [r2, #0]
 800d6fe:	4a09      	ldr	r2, [pc, #36]	@ (800d724 <vTaskSwitchContext+0xbc>)
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d704:	4b09      	ldr	r3, [pc, #36]	@ (800d72c <vTaskSwitchContext+0xc4>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	3354      	adds	r3, #84	@ 0x54
 800d70a:	4a09      	ldr	r2, [pc, #36]	@ (800d730 <vTaskSwitchContext+0xc8>)
 800d70c:	6013      	str	r3, [r2, #0]
}
 800d70e:	bf00      	nop
 800d710:	3714      	adds	r7, #20
 800d712:	46bd      	mov	sp, r7
 800d714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d718:	4770      	bx	lr
 800d71a:	bf00      	nop
 800d71c:	20001354 	.word	0x20001354
 800d720:	20001340 	.word	0x20001340
 800d724:	20001334 	.word	0x20001334
 800d728:	20000e5c 	.word	0x20000e5c
 800d72c:	20000e58 	.word	0x20000e58
 800d730:	20000018 	.word	0x20000018

0800d734 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b084      	sub	sp, #16
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d10b      	bne.n	800d75c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d748:	f383 8811 	msr	BASEPRI, r3
 800d74c:	f3bf 8f6f 	isb	sy
 800d750:	f3bf 8f4f 	dsb	sy
 800d754:	60fb      	str	r3, [r7, #12]
}
 800d756:	bf00      	nop
 800d758:	bf00      	nop
 800d75a:	e7fd      	b.n	800d758 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d75c:	4b07      	ldr	r3, [pc, #28]	@ (800d77c <vTaskPlaceOnEventList+0x48>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	3318      	adds	r3, #24
 800d762:	4619      	mov	r1, r3
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f7fe fe48 	bl	800c3fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d76a:	2101      	movs	r1, #1
 800d76c:	6838      	ldr	r0, [r7, #0]
 800d76e:	f000 fa87 	bl	800dc80 <prvAddCurrentTaskToDelayedList>
}
 800d772:	bf00      	nop
 800d774:	3710      	adds	r7, #16
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	20000e58 	.word	0x20000e58

0800d780 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d780:	b580      	push	{r7, lr}
 800d782:	b086      	sub	sp, #24
 800d784:	af00      	add	r7, sp, #0
 800d786:	60f8      	str	r0, [r7, #12]
 800d788:	60b9      	str	r1, [r7, #8]
 800d78a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d10b      	bne.n	800d7aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d796:	f383 8811 	msr	BASEPRI, r3
 800d79a:	f3bf 8f6f 	isb	sy
 800d79e:	f3bf 8f4f 	dsb	sy
 800d7a2:	617b      	str	r3, [r7, #20]
}
 800d7a4:	bf00      	nop
 800d7a6:	bf00      	nop
 800d7a8:	e7fd      	b.n	800d7a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d7aa:	4b0a      	ldr	r3, [pc, #40]	@ (800d7d4 <vTaskPlaceOnEventListRestricted+0x54>)
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	3318      	adds	r3, #24
 800d7b0:	4619      	mov	r1, r3
 800d7b2:	68f8      	ldr	r0, [r7, #12]
 800d7b4:	f7fe fdfd 	bl	800c3b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d002      	beq.n	800d7c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d7be:	f04f 33ff 	mov.w	r3, #4294967295
 800d7c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d7c4:	6879      	ldr	r1, [r7, #4]
 800d7c6:	68b8      	ldr	r0, [r7, #8]
 800d7c8:	f000 fa5a 	bl	800dc80 <prvAddCurrentTaskToDelayedList>
	}
 800d7cc:	bf00      	nop
 800d7ce:	3718      	adds	r7, #24
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}
 800d7d4:	20000e58 	.word	0x20000e58

0800d7d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b086      	sub	sp, #24
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	68db      	ldr	r3, [r3, #12]
 800d7e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d10b      	bne.n	800d806 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7f2:	f383 8811 	msr	BASEPRI, r3
 800d7f6:	f3bf 8f6f 	isb	sy
 800d7fa:	f3bf 8f4f 	dsb	sy
 800d7fe:	60fb      	str	r3, [r7, #12]
}
 800d800:	bf00      	nop
 800d802:	bf00      	nop
 800d804:	e7fd      	b.n	800d802 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	3318      	adds	r3, #24
 800d80a:	4618      	mov	r0, r3
 800d80c:	f7fe fe2e 	bl	800c46c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d810:	4b1d      	ldr	r3, [pc, #116]	@ (800d888 <xTaskRemoveFromEventList+0xb0>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d11d      	bne.n	800d854 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d818:	693b      	ldr	r3, [r7, #16]
 800d81a:	3304      	adds	r3, #4
 800d81c:	4618      	mov	r0, r3
 800d81e:	f7fe fe25 	bl	800c46c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d826:	4b19      	ldr	r3, [pc, #100]	@ (800d88c <xTaskRemoveFromEventList+0xb4>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	429a      	cmp	r2, r3
 800d82c:	d903      	bls.n	800d836 <xTaskRemoveFromEventList+0x5e>
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d832:	4a16      	ldr	r2, [pc, #88]	@ (800d88c <xTaskRemoveFromEventList+0xb4>)
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d83a:	4613      	mov	r3, r2
 800d83c:	009b      	lsls	r3, r3, #2
 800d83e:	4413      	add	r3, r2
 800d840:	009b      	lsls	r3, r3, #2
 800d842:	4a13      	ldr	r2, [pc, #76]	@ (800d890 <xTaskRemoveFromEventList+0xb8>)
 800d844:	441a      	add	r2, r3
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	3304      	adds	r3, #4
 800d84a:	4619      	mov	r1, r3
 800d84c:	4610      	mov	r0, r2
 800d84e:	f7fe fdb0 	bl	800c3b2 <vListInsertEnd>
 800d852:	e005      	b.n	800d860 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	3318      	adds	r3, #24
 800d858:	4619      	mov	r1, r3
 800d85a:	480e      	ldr	r0, [pc, #56]	@ (800d894 <xTaskRemoveFromEventList+0xbc>)
 800d85c:	f7fe fda9 	bl	800c3b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d864:	4b0c      	ldr	r3, [pc, #48]	@ (800d898 <xTaskRemoveFromEventList+0xc0>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d86a:	429a      	cmp	r2, r3
 800d86c:	d905      	bls.n	800d87a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d86e:	2301      	movs	r3, #1
 800d870:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d872:	4b0a      	ldr	r3, [pc, #40]	@ (800d89c <xTaskRemoveFromEventList+0xc4>)
 800d874:	2201      	movs	r2, #1
 800d876:	601a      	str	r2, [r3, #0]
 800d878:	e001      	b.n	800d87e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d87a:	2300      	movs	r3, #0
 800d87c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d87e:	697b      	ldr	r3, [r7, #20]
}
 800d880:	4618      	mov	r0, r3
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	20001354 	.word	0x20001354
 800d88c:	20001334 	.word	0x20001334
 800d890:	20000e5c 	.word	0x20000e5c
 800d894:	200012ec 	.word	0x200012ec
 800d898:	20000e58 	.word	0x20000e58
 800d89c:	20001340 	.word	0x20001340

0800d8a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d8a0:	b480      	push	{r7}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d8a8:	4b06      	ldr	r3, [pc, #24]	@ (800d8c4 <vTaskInternalSetTimeOutState+0x24>)
 800d8aa:	681a      	ldr	r2, [r3, #0]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d8b0:	4b05      	ldr	r3, [pc, #20]	@ (800d8c8 <vTaskInternalSetTimeOutState+0x28>)
 800d8b2:	681a      	ldr	r2, [r3, #0]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	605a      	str	r2, [r3, #4]
}
 800d8b8:	bf00      	nop
 800d8ba:	370c      	adds	r7, #12
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c2:	4770      	bx	lr
 800d8c4:	20001344 	.word	0x20001344
 800d8c8:	20001330 	.word	0x20001330

0800d8cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b088      	sub	sp, #32
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]
 800d8d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d10b      	bne.n	800d8f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d8dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8e0:	f383 8811 	msr	BASEPRI, r3
 800d8e4:	f3bf 8f6f 	isb	sy
 800d8e8:	f3bf 8f4f 	dsb	sy
 800d8ec:	613b      	str	r3, [r7, #16]
}
 800d8ee:	bf00      	nop
 800d8f0:	bf00      	nop
 800d8f2:	e7fd      	b.n	800d8f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10b      	bne.n	800d912 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8fe:	f383 8811 	msr	BASEPRI, r3
 800d902:	f3bf 8f6f 	isb	sy
 800d906:	f3bf 8f4f 	dsb	sy
 800d90a:	60fb      	str	r3, [r7, #12]
}
 800d90c:	bf00      	nop
 800d90e:	bf00      	nop
 800d910:	e7fd      	b.n	800d90e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d912:	f000 fe91 	bl	800e638 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d916:	4b1d      	ldr	r3, [pc, #116]	@ (800d98c <xTaskCheckForTimeOut+0xc0>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	685b      	ldr	r3, [r3, #4]
 800d920:	69ba      	ldr	r2, [r7, #24]
 800d922:	1ad3      	subs	r3, r2, r3
 800d924:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	681b      	ldr	r3, [r3, #0]
 800d92a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d92e:	d102      	bne.n	800d936 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d930:	2300      	movs	r3, #0
 800d932:	61fb      	str	r3, [r7, #28]
 800d934:	e023      	b.n	800d97e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	681a      	ldr	r2, [r3, #0]
 800d93a:	4b15      	ldr	r3, [pc, #84]	@ (800d990 <xTaskCheckForTimeOut+0xc4>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	429a      	cmp	r2, r3
 800d940:	d007      	beq.n	800d952 <xTaskCheckForTimeOut+0x86>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	685b      	ldr	r3, [r3, #4]
 800d946:	69ba      	ldr	r2, [r7, #24]
 800d948:	429a      	cmp	r2, r3
 800d94a:	d302      	bcc.n	800d952 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d94c:	2301      	movs	r3, #1
 800d94e:	61fb      	str	r3, [r7, #28]
 800d950:	e015      	b.n	800d97e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	697a      	ldr	r2, [r7, #20]
 800d958:	429a      	cmp	r2, r3
 800d95a:	d20b      	bcs.n	800d974 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	681a      	ldr	r2, [r3, #0]
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	1ad2      	subs	r2, r2, r3
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d968:	6878      	ldr	r0, [r7, #4]
 800d96a:	f7ff ff99 	bl	800d8a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d96e:	2300      	movs	r3, #0
 800d970:	61fb      	str	r3, [r7, #28]
 800d972:	e004      	b.n	800d97e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	2200      	movs	r2, #0
 800d978:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d97a:	2301      	movs	r3, #1
 800d97c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d97e:	f000 fe8d 	bl	800e69c <vPortExitCritical>

	return xReturn;
 800d982:	69fb      	ldr	r3, [r7, #28]
}
 800d984:	4618      	mov	r0, r3
 800d986:	3720      	adds	r7, #32
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}
 800d98c:	20001330 	.word	0x20001330
 800d990:	20001344 	.word	0x20001344

0800d994 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d994:	b480      	push	{r7}
 800d996:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d998:	4b03      	ldr	r3, [pc, #12]	@ (800d9a8 <vTaskMissedYield+0x14>)
 800d99a:	2201      	movs	r2, #1
 800d99c:	601a      	str	r2, [r3, #0]
}
 800d99e:	bf00      	nop
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a6:	4770      	bx	lr
 800d9a8:	20001340 	.word	0x20001340

0800d9ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d9b4:	f000 f852 	bl	800da5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d9b8:	4b06      	ldr	r3, [pc, #24]	@ (800d9d4 <prvIdleTask+0x28>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	d9f9      	bls.n	800d9b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d9c0:	4b05      	ldr	r3, [pc, #20]	@ (800d9d8 <prvIdleTask+0x2c>)
 800d9c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9c6:	601a      	str	r2, [r3, #0]
 800d9c8:	f3bf 8f4f 	dsb	sy
 800d9cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d9d0:	e7f0      	b.n	800d9b4 <prvIdleTask+0x8>
 800d9d2:	bf00      	nop
 800d9d4:	20000e5c 	.word	0x20000e5c
 800d9d8:	e000ed04 	.word	0xe000ed04

0800d9dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b082      	sub	sp, #8
 800d9e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	607b      	str	r3, [r7, #4]
 800d9e6:	e00c      	b.n	800da02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	4613      	mov	r3, r2
 800d9ec:	009b      	lsls	r3, r3, #2
 800d9ee:	4413      	add	r3, r2
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	4a12      	ldr	r2, [pc, #72]	@ (800da3c <prvInitialiseTaskLists+0x60>)
 800d9f4:	4413      	add	r3, r2
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7fe fcae 	bl	800c358 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	3301      	adds	r3, #1
 800da00:	607b      	str	r3, [r7, #4]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2b37      	cmp	r3, #55	@ 0x37
 800da06:	d9ef      	bls.n	800d9e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800da08:	480d      	ldr	r0, [pc, #52]	@ (800da40 <prvInitialiseTaskLists+0x64>)
 800da0a:	f7fe fca5 	bl	800c358 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800da0e:	480d      	ldr	r0, [pc, #52]	@ (800da44 <prvInitialiseTaskLists+0x68>)
 800da10:	f7fe fca2 	bl	800c358 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800da14:	480c      	ldr	r0, [pc, #48]	@ (800da48 <prvInitialiseTaskLists+0x6c>)
 800da16:	f7fe fc9f 	bl	800c358 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800da1a:	480c      	ldr	r0, [pc, #48]	@ (800da4c <prvInitialiseTaskLists+0x70>)
 800da1c:	f7fe fc9c 	bl	800c358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800da20:	480b      	ldr	r0, [pc, #44]	@ (800da50 <prvInitialiseTaskLists+0x74>)
 800da22:	f7fe fc99 	bl	800c358 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800da26:	4b0b      	ldr	r3, [pc, #44]	@ (800da54 <prvInitialiseTaskLists+0x78>)
 800da28:	4a05      	ldr	r2, [pc, #20]	@ (800da40 <prvInitialiseTaskLists+0x64>)
 800da2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800da2c:	4b0a      	ldr	r3, [pc, #40]	@ (800da58 <prvInitialiseTaskLists+0x7c>)
 800da2e:	4a05      	ldr	r2, [pc, #20]	@ (800da44 <prvInitialiseTaskLists+0x68>)
 800da30:	601a      	str	r2, [r3, #0]
}
 800da32:	bf00      	nop
 800da34:	3708      	adds	r7, #8
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	20000e5c 	.word	0x20000e5c
 800da40:	200012bc 	.word	0x200012bc
 800da44:	200012d0 	.word	0x200012d0
 800da48:	200012ec 	.word	0x200012ec
 800da4c:	20001300 	.word	0x20001300
 800da50:	20001318 	.word	0x20001318
 800da54:	200012e4 	.word	0x200012e4
 800da58:	200012e8 	.word	0x200012e8

0800da5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800da62:	e019      	b.n	800da98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800da64:	f000 fde8 	bl	800e638 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da68:	4b10      	ldr	r3, [pc, #64]	@ (800daac <prvCheckTasksWaitingTermination+0x50>)
 800da6a:	68db      	ldr	r3, [r3, #12]
 800da6c:	68db      	ldr	r3, [r3, #12]
 800da6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	3304      	adds	r3, #4
 800da74:	4618      	mov	r0, r3
 800da76:	f7fe fcf9 	bl	800c46c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800da7a:	4b0d      	ldr	r3, [pc, #52]	@ (800dab0 <prvCheckTasksWaitingTermination+0x54>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	3b01      	subs	r3, #1
 800da80:	4a0b      	ldr	r2, [pc, #44]	@ (800dab0 <prvCheckTasksWaitingTermination+0x54>)
 800da82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800da84:	4b0b      	ldr	r3, [pc, #44]	@ (800dab4 <prvCheckTasksWaitingTermination+0x58>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	3b01      	subs	r3, #1
 800da8a:	4a0a      	ldr	r2, [pc, #40]	@ (800dab4 <prvCheckTasksWaitingTermination+0x58>)
 800da8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800da8e:	f000 fe05 	bl	800e69c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f000 f810 	bl	800dab8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800da98:	4b06      	ldr	r3, [pc, #24]	@ (800dab4 <prvCheckTasksWaitingTermination+0x58>)
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d1e1      	bne.n	800da64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800daa0:	bf00      	nop
 800daa2:	bf00      	nop
 800daa4:	3708      	adds	r7, #8
 800daa6:	46bd      	mov	sp, r7
 800daa8:	bd80      	pop	{r7, pc}
 800daaa:	bf00      	nop
 800daac:	20001300 	.word	0x20001300
 800dab0:	2000132c 	.word	0x2000132c
 800dab4:	20001314 	.word	0x20001314

0800dab8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b084      	sub	sp, #16
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	3354      	adds	r3, #84	@ 0x54
 800dac4:	4618      	mov	r0, r3
 800dac6:	f001 f8cf 	bl	800ec68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d108      	bne.n	800dae6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dad8:	4618      	mov	r0, r3
 800dada:	f000 ff9d 	bl	800ea18 <vPortFree>
				vPortFree( pxTCB );
 800dade:	6878      	ldr	r0, [r7, #4]
 800dae0:	f000 ff9a 	bl	800ea18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dae4:	e019      	b.n	800db1a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800daec:	2b01      	cmp	r3, #1
 800daee:	d103      	bne.n	800daf8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f000 ff91 	bl	800ea18 <vPortFree>
	}
 800daf6:	e010      	b.n	800db1a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800dafe:	2b02      	cmp	r3, #2
 800db00:	d00b      	beq.n	800db1a <prvDeleteTCB+0x62>
	__asm volatile
 800db02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db06:	f383 8811 	msr	BASEPRI, r3
 800db0a:	f3bf 8f6f 	isb	sy
 800db0e:	f3bf 8f4f 	dsb	sy
 800db12:	60fb      	str	r3, [r7, #12]
}
 800db14:	bf00      	nop
 800db16:	bf00      	nop
 800db18:	e7fd      	b.n	800db16 <prvDeleteTCB+0x5e>
	}
 800db1a:	bf00      	nop
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
	...

0800db24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800db24:	b480      	push	{r7}
 800db26:	b083      	sub	sp, #12
 800db28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db2a:	4b0c      	ldr	r3, [pc, #48]	@ (800db5c <prvResetNextTaskUnblockTime+0x38>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d104      	bne.n	800db3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800db34:	4b0a      	ldr	r3, [pc, #40]	@ (800db60 <prvResetNextTaskUnblockTime+0x3c>)
 800db36:	f04f 32ff 	mov.w	r2, #4294967295
 800db3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800db3c:	e008      	b.n	800db50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db3e:	4b07      	ldr	r3, [pc, #28]	@ (800db5c <prvResetNextTaskUnblockTime+0x38>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	68db      	ldr	r3, [r3, #12]
 800db44:	68db      	ldr	r3, [r3, #12]
 800db46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	685b      	ldr	r3, [r3, #4]
 800db4c:	4a04      	ldr	r2, [pc, #16]	@ (800db60 <prvResetNextTaskUnblockTime+0x3c>)
 800db4e:	6013      	str	r3, [r2, #0]
}
 800db50:	bf00      	nop
 800db52:	370c      	adds	r7, #12
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr
 800db5c:	200012e4 	.word	0x200012e4
 800db60:	2000134c 	.word	0x2000134c

0800db64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800db64:	b480      	push	{r7}
 800db66:	b083      	sub	sp, #12
 800db68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800db6a:	4b0b      	ldr	r3, [pc, #44]	@ (800db98 <xTaskGetSchedulerState+0x34>)
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d102      	bne.n	800db78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800db72:	2301      	movs	r3, #1
 800db74:	607b      	str	r3, [r7, #4]
 800db76:	e008      	b.n	800db8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db78:	4b08      	ldr	r3, [pc, #32]	@ (800db9c <xTaskGetSchedulerState+0x38>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d102      	bne.n	800db86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800db80:	2302      	movs	r3, #2
 800db82:	607b      	str	r3, [r7, #4]
 800db84:	e001      	b.n	800db8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800db86:	2300      	movs	r3, #0
 800db88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800db8a:	687b      	ldr	r3, [r7, #4]
	}
 800db8c:	4618      	mov	r0, r3
 800db8e:	370c      	adds	r7, #12
 800db90:	46bd      	mov	sp, r7
 800db92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db96:	4770      	bx	lr
 800db98:	20001338 	.word	0x20001338
 800db9c:	20001354 	.word	0x20001354

0800dba0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b086      	sub	sp, #24
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800dbac:	2300      	movs	r3, #0
 800dbae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d058      	beq.n	800dc68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dbb6:	4b2f      	ldr	r3, [pc, #188]	@ (800dc74 <xTaskPriorityDisinherit+0xd4>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	693a      	ldr	r2, [r7, #16]
 800dbbc:	429a      	cmp	r2, r3
 800dbbe:	d00b      	beq.n	800dbd8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800dbc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbc4:	f383 8811 	msr	BASEPRI, r3
 800dbc8:	f3bf 8f6f 	isb	sy
 800dbcc:	f3bf 8f4f 	dsb	sy
 800dbd0:	60fb      	str	r3, [r7, #12]
}
 800dbd2:	bf00      	nop
 800dbd4:	bf00      	nop
 800dbd6:	e7fd      	b.n	800dbd4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800dbd8:	693b      	ldr	r3, [r7, #16]
 800dbda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d10b      	bne.n	800dbf8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800dbe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbe4:	f383 8811 	msr	BASEPRI, r3
 800dbe8:	f3bf 8f6f 	isb	sy
 800dbec:	f3bf 8f4f 	dsb	sy
 800dbf0:	60bb      	str	r3, [r7, #8]
}
 800dbf2:	bf00      	nop
 800dbf4:	bf00      	nop
 800dbf6:	e7fd      	b.n	800dbf4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbfc:	1e5a      	subs	r2, r3, #1
 800dbfe:	693b      	ldr	r3, [r7, #16]
 800dc00:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dc02:	693b      	ldr	r3, [r7, #16]
 800dc04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc06:	693b      	ldr	r3, [r7, #16]
 800dc08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d02c      	beq.n	800dc68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d128      	bne.n	800dc68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	3304      	adds	r3, #4
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f7fe fc26 	bl	800c46c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dc20:	693b      	ldr	r3, [r7, #16]
 800dc22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc2c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dc34:	693b      	ldr	r3, [r7, #16]
 800dc36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc38:	4b0f      	ldr	r3, [pc, #60]	@ (800dc78 <xTaskPriorityDisinherit+0xd8>)
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d903      	bls.n	800dc48 <xTaskPriorityDisinherit+0xa8>
 800dc40:	693b      	ldr	r3, [r7, #16]
 800dc42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc44:	4a0c      	ldr	r2, [pc, #48]	@ (800dc78 <xTaskPriorityDisinherit+0xd8>)
 800dc46:	6013      	str	r3, [r2, #0]
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc4c:	4613      	mov	r3, r2
 800dc4e:	009b      	lsls	r3, r3, #2
 800dc50:	4413      	add	r3, r2
 800dc52:	009b      	lsls	r3, r3, #2
 800dc54:	4a09      	ldr	r2, [pc, #36]	@ (800dc7c <xTaskPriorityDisinherit+0xdc>)
 800dc56:	441a      	add	r2, r3
 800dc58:	693b      	ldr	r3, [r7, #16]
 800dc5a:	3304      	adds	r3, #4
 800dc5c:	4619      	mov	r1, r3
 800dc5e:	4610      	mov	r0, r2
 800dc60:	f7fe fba7 	bl	800c3b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dc64:	2301      	movs	r3, #1
 800dc66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dc68:	697b      	ldr	r3, [r7, #20]
	}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	3718      	adds	r7, #24
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}
 800dc72:	bf00      	nop
 800dc74:	20000e58 	.word	0x20000e58
 800dc78:	20001334 	.word	0x20001334
 800dc7c:	20000e5c 	.word	0x20000e5c

0800dc80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b084      	sub	sp, #16
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
 800dc88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dc8a:	4b21      	ldr	r3, [pc, #132]	@ (800dd10 <prvAddCurrentTaskToDelayedList+0x90>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc90:	4b20      	ldr	r3, [pc, #128]	@ (800dd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	3304      	adds	r3, #4
 800dc96:	4618      	mov	r0, r3
 800dc98:	f7fe fbe8 	bl	800c46c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dca2:	d10a      	bne.n	800dcba <prvAddCurrentTaskToDelayedList+0x3a>
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d007      	beq.n	800dcba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dcaa:	4b1a      	ldr	r3, [pc, #104]	@ (800dd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	3304      	adds	r3, #4
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	4819      	ldr	r0, [pc, #100]	@ (800dd18 <prvAddCurrentTaskToDelayedList+0x98>)
 800dcb4:	f7fe fb7d 	bl	800c3b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dcb8:	e026      	b.n	800dd08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dcba:	68fa      	ldr	r2, [r7, #12]
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	4413      	add	r3, r2
 800dcc0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dcc2:	4b14      	ldr	r3, [pc, #80]	@ (800dd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	68ba      	ldr	r2, [r7, #8]
 800dcc8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dcca:	68ba      	ldr	r2, [r7, #8]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	d209      	bcs.n	800dce6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dcd2:	4b12      	ldr	r3, [pc, #72]	@ (800dd1c <prvAddCurrentTaskToDelayedList+0x9c>)
 800dcd4:	681a      	ldr	r2, [r3, #0]
 800dcd6:	4b0f      	ldr	r3, [pc, #60]	@ (800dd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	3304      	adds	r3, #4
 800dcdc:	4619      	mov	r1, r3
 800dcde:	4610      	mov	r0, r2
 800dce0:	f7fe fb8b 	bl	800c3fa <vListInsert>
}
 800dce4:	e010      	b.n	800dd08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dce6:	4b0e      	ldr	r3, [pc, #56]	@ (800dd20 <prvAddCurrentTaskToDelayedList+0xa0>)
 800dce8:	681a      	ldr	r2, [r3, #0]
 800dcea:	4b0a      	ldr	r3, [pc, #40]	@ (800dd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	3304      	adds	r3, #4
 800dcf0:	4619      	mov	r1, r3
 800dcf2:	4610      	mov	r0, r2
 800dcf4:	f7fe fb81 	bl	800c3fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dcf8:	4b0a      	ldr	r3, [pc, #40]	@ (800dd24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	68ba      	ldr	r2, [r7, #8]
 800dcfe:	429a      	cmp	r2, r3
 800dd00:	d202      	bcs.n	800dd08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800dd02:	4a08      	ldr	r2, [pc, #32]	@ (800dd24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800dd04:	68bb      	ldr	r3, [r7, #8]
 800dd06:	6013      	str	r3, [r2, #0]
}
 800dd08:	bf00      	nop
 800dd0a:	3710      	adds	r7, #16
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}
 800dd10:	20001330 	.word	0x20001330
 800dd14:	20000e58 	.word	0x20000e58
 800dd18:	20001318 	.word	0x20001318
 800dd1c:	200012e8 	.word	0x200012e8
 800dd20:	200012e4 	.word	0x200012e4
 800dd24:	2000134c 	.word	0x2000134c

0800dd28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b08a      	sub	sp, #40	@ 0x28
 800dd2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dd32:	f000 fb13 	bl	800e35c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dd36:	4b1d      	ldr	r3, [pc, #116]	@ (800ddac <xTimerCreateTimerTask+0x84>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d021      	beq.n	800dd82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dd42:	2300      	movs	r3, #0
 800dd44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dd46:	1d3a      	adds	r2, r7, #4
 800dd48:	f107 0108 	add.w	r1, r7, #8
 800dd4c:	f107 030c 	add.w	r3, r7, #12
 800dd50:	4618      	mov	r0, r3
 800dd52:	f7fe fae7 	bl	800c324 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dd56:	6879      	ldr	r1, [r7, #4]
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	9202      	str	r2, [sp, #8]
 800dd5e:	9301      	str	r3, [sp, #4]
 800dd60:	2302      	movs	r3, #2
 800dd62:	9300      	str	r3, [sp, #0]
 800dd64:	2300      	movs	r3, #0
 800dd66:	460a      	mov	r2, r1
 800dd68:	4911      	ldr	r1, [pc, #68]	@ (800ddb0 <xTimerCreateTimerTask+0x88>)
 800dd6a:	4812      	ldr	r0, [pc, #72]	@ (800ddb4 <xTimerCreateTimerTask+0x8c>)
 800dd6c:	f7ff f8a2 	bl	800ceb4 <xTaskCreateStatic>
 800dd70:	4603      	mov	r3, r0
 800dd72:	4a11      	ldr	r2, [pc, #68]	@ (800ddb8 <xTimerCreateTimerTask+0x90>)
 800dd74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dd76:	4b10      	ldr	r3, [pc, #64]	@ (800ddb8 <xTimerCreateTimerTask+0x90>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d001      	beq.n	800dd82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dd7e:	2301      	movs	r3, #1
 800dd80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10b      	bne.n	800dda0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800dd88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd8c:	f383 8811 	msr	BASEPRI, r3
 800dd90:	f3bf 8f6f 	isb	sy
 800dd94:	f3bf 8f4f 	dsb	sy
 800dd98:	613b      	str	r3, [r7, #16]
}
 800dd9a:	bf00      	nop
 800dd9c:	bf00      	nop
 800dd9e:	e7fd      	b.n	800dd9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dda0:	697b      	ldr	r3, [r7, #20]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3718      	adds	r7, #24
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	20001388 	.word	0x20001388
 800ddb0:	0800ee90 	.word	0x0800ee90
 800ddb4:	0800def5 	.word	0x0800def5
 800ddb8:	2000138c 	.word	0x2000138c

0800ddbc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b08a      	sub	sp, #40	@ 0x28
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	60f8      	str	r0, [r7, #12]
 800ddc4:	60b9      	str	r1, [r7, #8]
 800ddc6:	607a      	str	r2, [r7, #4]
 800ddc8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d10b      	bne.n	800ddec <xTimerGenericCommand+0x30>
	__asm volatile
 800ddd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd8:	f383 8811 	msr	BASEPRI, r3
 800dddc:	f3bf 8f6f 	isb	sy
 800dde0:	f3bf 8f4f 	dsb	sy
 800dde4:	623b      	str	r3, [r7, #32]
}
 800dde6:	bf00      	nop
 800dde8:	bf00      	nop
 800ddea:	e7fd      	b.n	800dde8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ddec:	4b19      	ldr	r3, [pc, #100]	@ (800de54 <xTimerGenericCommand+0x98>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d02a      	beq.n	800de4a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	2b05      	cmp	r3, #5
 800de04:	dc18      	bgt.n	800de38 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800de06:	f7ff fead 	bl	800db64 <xTaskGetSchedulerState>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	d109      	bne.n	800de24 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800de10:	4b10      	ldr	r3, [pc, #64]	@ (800de54 <xTimerGenericCommand+0x98>)
 800de12:	6818      	ldr	r0, [r3, #0]
 800de14:	f107 0110 	add.w	r1, r7, #16
 800de18:	2300      	movs	r3, #0
 800de1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de1c:	f7fe fc5a 	bl	800c6d4 <xQueueGenericSend>
 800de20:	6278      	str	r0, [r7, #36]	@ 0x24
 800de22:	e012      	b.n	800de4a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800de24:	4b0b      	ldr	r3, [pc, #44]	@ (800de54 <xTimerGenericCommand+0x98>)
 800de26:	6818      	ldr	r0, [r3, #0]
 800de28:	f107 0110 	add.w	r1, r7, #16
 800de2c:	2300      	movs	r3, #0
 800de2e:	2200      	movs	r2, #0
 800de30:	f7fe fc50 	bl	800c6d4 <xQueueGenericSend>
 800de34:	6278      	str	r0, [r7, #36]	@ 0x24
 800de36:	e008      	b.n	800de4a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800de38:	4b06      	ldr	r3, [pc, #24]	@ (800de54 <xTimerGenericCommand+0x98>)
 800de3a:	6818      	ldr	r0, [r3, #0]
 800de3c:	f107 0110 	add.w	r1, r7, #16
 800de40:	2300      	movs	r3, #0
 800de42:	683a      	ldr	r2, [r7, #0]
 800de44:	f7fe fd48 	bl	800c8d8 <xQueueGenericSendFromISR>
 800de48:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800de4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	3728      	adds	r7, #40	@ 0x28
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}
 800de54:	20001388 	.word	0x20001388

0800de58 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b088      	sub	sp, #32
 800de5c:	af02      	add	r7, sp, #8
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de62:	4b23      	ldr	r3, [pc, #140]	@ (800def0 <prvProcessExpiredTimer+0x98>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	68db      	ldr	r3, [r3, #12]
 800de6a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800de6c:	697b      	ldr	r3, [r7, #20]
 800de6e:	3304      	adds	r3, #4
 800de70:	4618      	mov	r0, r3
 800de72:	f7fe fafb 	bl	800c46c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800de76:	697b      	ldr	r3, [r7, #20]
 800de78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800de7c:	f003 0304 	and.w	r3, r3, #4
 800de80:	2b00      	cmp	r3, #0
 800de82:	d023      	beq.n	800decc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	699a      	ldr	r2, [r3, #24]
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	18d1      	adds	r1, r2, r3
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	6978      	ldr	r0, [r7, #20]
 800de92:	f000 f8d5 	bl	800e040 <prvInsertTimerInActiveList>
 800de96:	4603      	mov	r3, r0
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d020      	beq.n	800dede <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800de9c:	2300      	movs	r3, #0
 800de9e:	9300      	str	r3, [sp, #0]
 800dea0:	2300      	movs	r3, #0
 800dea2:	687a      	ldr	r2, [r7, #4]
 800dea4:	2100      	movs	r1, #0
 800dea6:	6978      	ldr	r0, [r7, #20]
 800dea8:	f7ff ff88 	bl	800ddbc <xTimerGenericCommand>
 800deac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800deae:	693b      	ldr	r3, [r7, #16]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d114      	bne.n	800dede <prvProcessExpiredTimer+0x86>
	__asm volatile
 800deb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deb8:	f383 8811 	msr	BASEPRI, r3
 800debc:	f3bf 8f6f 	isb	sy
 800dec0:	f3bf 8f4f 	dsb	sy
 800dec4:	60fb      	str	r3, [r7, #12]
}
 800dec6:	bf00      	nop
 800dec8:	bf00      	nop
 800deca:	e7fd      	b.n	800dec8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800decc:	697b      	ldr	r3, [r7, #20]
 800dece:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ded2:	f023 0301 	bic.w	r3, r3, #1
 800ded6:	b2da      	uxtb	r2, r3
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	6a1b      	ldr	r3, [r3, #32]
 800dee2:	6978      	ldr	r0, [r7, #20]
 800dee4:	4798      	blx	r3
}
 800dee6:	bf00      	nop
 800dee8:	3718      	adds	r7, #24
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}
 800deee:	bf00      	nop
 800def0:	20001380 	.word	0x20001380

0800def4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b084      	sub	sp, #16
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800defc:	f107 0308 	add.w	r3, r7, #8
 800df00:	4618      	mov	r0, r3
 800df02:	f000 f859 	bl	800dfb8 <prvGetNextExpireTime>
 800df06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	4619      	mov	r1, r3
 800df0c:	68f8      	ldr	r0, [r7, #12]
 800df0e:	f000 f805 	bl	800df1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800df12:	f000 f8d7 	bl	800e0c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800df16:	bf00      	nop
 800df18:	e7f0      	b.n	800defc <prvTimerTask+0x8>
	...

0800df1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b084      	sub	sp, #16
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
 800df24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800df26:	f7ff fa29 	bl	800d37c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800df2a:	f107 0308 	add.w	r3, r7, #8
 800df2e:	4618      	mov	r0, r3
 800df30:	f000 f866 	bl	800e000 <prvSampleTimeNow>
 800df34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800df36:	68bb      	ldr	r3, [r7, #8]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d130      	bne.n	800df9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800df3c:	683b      	ldr	r3, [r7, #0]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d10a      	bne.n	800df58 <prvProcessTimerOrBlockTask+0x3c>
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	429a      	cmp	r2, r3
 800df48:	d806      	bhi.n	800df58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800df4a:	f7ff fa25 	bl	800d398 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800df4e:	68f9      	ldr	r1, [r7, #12]
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f7ff ff81 	bl	800de58 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800df56:	e024      	b.n	800dfa2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d008      	beq.n	800df70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800df5e:	4b13      	ldr	r3, [pc, #76]	@ (800dfac <prvProcessTimerOrBlockTask+0x90>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d101      	bne.n	800df6c <prvProcessTimerOrBlockTask+0x50>
 800df68:	2301      	movs	r3, #1
 800df6a:	e000      	b.n	800df6e <prvProcessTimerOrBlockTask+0x52>
 800df6c:	2300      	movs	r3, #0
 800df6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800df70:	4b0f      	ldr	r3, [pc, #60]	@ (800dfb0 <prvProcessTimerOrBlockTask+0x94>)
 800df72:	6818      	ldr	r0, [r3, #0]
 800df74:	687a      	ldr	r2, [r7, #4]
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	1ad3      	subs	r3, r2, r3
 800df7a:	683a      	ldr	r2, [r7, #0]
 800df7c:	4619      	mov	r1, r3
 800df7e:	f7fe ff65 	bl	800ce4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800df82:	f7ff fa09 	bl	800d398 <xTaskResumeAll>
 800df86:	4603      	mov	r3, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d10a      	bne.n	800dfa2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800df8c:	4b09      	ldr	r3, [pc, #36]	@ (800dfb4 <prvProcessTimerOrBlockTask+0x98>)
 800df8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df92:	601a      	str	r2, [r3, #0]
 800df94:	f3bf 8f4f 	dsb	sy
 800df98:	f3bf 8f6f 	isb	sy
}
 800df9c:	e001      	b.n	800dfa2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800df9e:	f7ff f9fb 	bl	800d398 <xTaskResumeAll>
}
 800dfa2:	bf00      	nop
 800dfa4:	3710      	adds	r7, #16
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bd80      	pop	{r7, pc}
 800dfaa:	bf00      	nop
 800dfac:	20001384 	.word	0x20001384
 800dfb0:	20001388 	.word	0x20001388
 800dfb4:	e000ed04 	.word	0xe000ed04

0800dfb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dfb8:	b480      	push	{r7}
 800dfba:	b085      	sub	sp, #20
 800dfbc:	af00      	add	r7, sp, #0
 800dfbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dfc0:	4b0e      	ldr	r3, [pc, #56]	@ (800dffc <prvGetNextExpireTime+0x44>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d101      	bne.n	800dfce <prvGetNextExpireTime+0x16>
 800dfca:	2201      	movs	r2, #1
 800dfcc:	e000      	b.n	800dfd0 <prvGetNextExpireTime+0x18>
 800dfce:	2200      	movs	r2, #0
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d105      	bne.n	800dfe8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dfdc:	4b07      	ldr	r3, [pc, #28]	@ (800dffc <prvGetNextExpireTime+0x44>)
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	68db      	ldr	r3, [r3, #12]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	60fb      	str	r3, [r7, #12]
 800dfe6:	e001      	b.n	800dfec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dfec:	68fb      	ldr	r3, [r7, #12]
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3714      	adds	r7, #20
 800dff2:	46bd      	mov	sp, r7
 800dff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff8:	4770      	bx	lr
 800dffa:	bf00      	nop
 800dffc:	20001380 	.word	0x20001380

0800e000 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b084      	sub	sp, #16
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e008:	f7ff fa64 	bl	800d4d4 <xTaskGetTickCount>
 800e00c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e00e:	4b0b      	ldr	r3, [pc, #44]	@ (800e03c <prvSampleTimeNow+0x3c>)
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	68fa      	ldr	r2, [r7, #12]
 800e014:	429a      	cmp	r2, r3
 800e016:	d205      	bcs.n	800e024 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e018:	f000 f93a 	bl	800e290 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2201      	movs	r2, #1
 800e020:	601a      	str	r2, [r3, #0]
 800e022:	e002      	b.n	800e02a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2200      	movs	r2, #0
 800e028:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e02a:	4a04      	ldr	r2, [pc, #16]	@ (800e03c <prvSampleTimeNow+0x3c>)
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e030:	68fb      	ldr	r3, [r7, #12]
}
 800e032:	4618      	mov	r0, r3
 800e034:	3710      	adds	r7, #16
 800e036:	46bd      	mov	sp, r7
 800e038:	bd80      	pop	{r7, pc}
 800e03a:	bf00      	nop
 800e03c:	20001390 	.word	0x20001390

0800e040 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b086      	sub	sp, #24
 800e044:	af00      	add	r7, sp, #0
 800e046:	60f8      	str	r0, [r7, #12]
 800e048:	60b9      	str	r1, [r7, #8]
 800e04a:	607a      	str	r2, [r7, #4]
 800e04c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e04e:	2300      	movs	r3, #0
 800e050:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	68ba      	ldr	r2, [r7, #8]
 800e056:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	68fa      	ldr	r2, [r7, #12]
 800e05c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e05e:	68ba      	ldr	r2, [r7, #8]
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	429a      	cmp	r2, r3
 800e064:	d812      	bhi.n	800e08c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e066:	687a      	ldr	r2, [r7, #4]
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	1ad2      	subs	r2, r2, r3
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	699b      	ldr	r3, [r3, #24]
 800e070:	429a      	cmp	r2, r3
 800e072:	d302      	bcc.n	800e07a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e074:	2301      	movs	r3, #1
 800e076:	617b      	str	r3, [r7, #20]
 800e078:	e01b      	b.n	800e0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e07a:	4b10      	ldr	r3, [pc, #64]	@ (800e0bc <prvInsertTimerInActiveList+0x7c>)
 800e07c:	681a      	ldr	r2, [r3, #0]
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	3304      	adds	r3, #4
 800e082:	4619      	mov	r1, r3
 800e084:	4610      	mov	r0, r2
 800e086:	f7fe f9b8 	bl	800c3fa <vListInsert>
 800e08a:	e012      	b.n	800e0b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	429a      	cmp	r2, r3
 800e092:	d206      	bcs.n	800e0a2 <prvInsertTimerInActiveList+0x62>
 800e094:	68ba      	ldr	r2, [r7, #8]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	429a      	cmp	r2, r3
 800e09a:	d302      	bcc.n	800e0a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e09c:	2301      	movs	r3, #1
 800e09e:	617b      	str	r3, [r7, #20]
 800e0a0:	e007      	b.n	800e0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e0a2:	4b07      	ldr	r3, [pc, #28]	@ (800e0c0 <prvInsertTimerInActiveList+0x80>)
 800e0a4:	681a      	ldr	r2, [r3, #0]
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	3304      	adds	r3, #4
 800e0aa:	4619      	mov	r1, r3
 800e0ac:	4610      	mov	r0, r2
 800e0ae:	f7fe f9a4 	bl	800c3fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e0b2:	697b      	ldr	r3, [r7, #20]
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3718      	adds	r7, #24
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}
 800e0bc:	20001384 	.word	0x20001384
 800e0c0:	20001380 	.word	0x20001380

0800e0c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b08e      	sub	sp, #56	@ 0x38
 800e0c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e0ca:	e0ce      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	da19      	bge.n	800e106 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e0d2:	1d3b      	adds	r3, r7, #4
 800e0d4:	3304      	adds	r3, #4
 800e0d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d10b      	bne.n	800e0f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0e2:	f383 8811 	msr	BASEPRI, r3
 800e0e6:	f3bf 8f6f 	isb	sy
 800e0ea:	f3bf 8f4f 	dsb	sy
 800e0ee:	61fb      	str	r3, [r7, #28]
}
 800e0f0:	bf00      	nop
 800e0f2:	bf00      	nop
 800e0f4:	e7fd      	b.n	800e0f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0fc:	6850      	ldr	r0, [r2, #4]
 800e0fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e100:	6892      	ldr	r2, [r2, #8]
 800e102:	4611      	mov	r1, r2
 800e104:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	f2c0 80ae 	blt.w	800e26a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e114:	695b      	ldr	r3, [r3, #20]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d004      	beq.n	800e124 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e11c:	3304      	adds	r3, #4
 800e11e:	4618      	mov	r0, r3
 800e120:	f7fe f9a4 	bl	800c46c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e124:	463b      	mov	r3, r7
 800e126:	4618      	mov	r0, r3
 800e128:	f7ff ff6a 	bl	800e000 <prvSampleTimeNow>
 800e12c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2b09      	cmp	r3, #9
 800e132:	f200 8097 	bhi.w	800e264 <prvProcessReceivedCommands+0x1a0>
 800e136:	a201      	add	r2, pc, #4	@ (adr r2, 800e13c <prvProcessReceivedCommands+0x78>)
 800e138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e13c:	0800e165 	.word	0x0800e165
 800e140:	0800e165 	.word	0x0800e165
 800e144:	0800e165 	.word	0x0800e165
 800e148:	0800e1db 	.word	0x0800e1db
 800e14c:	0800e1ef 	.word	0x0800e1ef
 800e150:	0800e23b 	.word	0x0800e23b
 800e154:	0800e165 	.word	0x0800e165
 800e158:	0800e165 	.word	0x0800e165
 800e15c:	0800e1db 	.word	0x0800e1db
 800e160:	0800e1ef 	.word	0x0800e1ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e166:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e16a:	f043 0301 	orr.w	r3, r3, #1
 800e16e:	b2da      	uxtb	r2, r3
 800e170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e172:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e176:	68ba      	ldr	r2, [r7, #8]
 800e178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e17a:	699b      	ldr	r3, [r3, #24]
 800e17c:	18d1      	adds	r1, r2, r3
 800e17e:	68bb      	ldr	r3, [r7, #8]
 800e180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e182:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e184:	f7ff ff5c 	bl	800e040 <prvInsertTimerInActiveList>
 800e188:	4603      	mov	r3, r0
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d06c      	beq.n	800e268 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e190:	6a1b      	ldr	r3, [r3, #32]
 800e192:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e194:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e19c:	f003 0304 	and.w	r3, r3, #4
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d061      	beq.n	800e268 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e1a4:	68ba      	ldr	r2, [r7, #8]
 800e1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1a8:	699b      	ldr	r3, [r3, #24]
 800e1aa:	441a      	add	r2, r3
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	9300      	str	r3, [sp, #0]
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	2100      	movs	r1, #0
 800e1b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e1b6:	f7ff fe01 	bl	800ddbc <xTimerGenericCommand>
 800e1ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e1bc:	6a3b      	ldr	r3, [r7, #32]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d152      	bne.n	800e268 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800e1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1c6:	f383 8811 	msr	BASEPRI, r3
 800e1ca:	f3bf 8f6f 	isb	sy
 800e1ce:	f3bf 8f4f 	dsb	sy
 800e1d2:	61bb      	str	r3, [r7, #24]
}
 800e1d4:	bf00      	nop
 800e1d6:	bf00      	nop
 800e1d8:	e7fd      	b.n	800e1d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e1e0:	f023 0301 	bic.w	r3, r3, #1
 800e1e4:	b2da      	uxtb	r2, r3
 800e1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e1ec:	e03d      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e1f4:	f043 0301 	orr.w	r3, r3, #1
 800e1f8:	b2da      	uxtb	r2, r3
 800e1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e200:	68ba      	ldr	r2, [r7, #8]
 800e202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e204:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e208:	699b      	ldr	r3, [r3, #24]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d10b      	bne.n	800e226 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800e20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e212:	f383 8811 	msr	BASEPRI, r3
 800e216:	f3bf 8f6f 	isb	sy
 800e21a:	f3bf 8f4f 	dsb	sy
 800e21e:	617b      	str	r3, [r7, #20]
}
 800e220:	bf00      	nop
 800e222:	bf00      	nop
 800e224:	e7fd      	b.n	800e222 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e228:	699a      	ldr	r2, [r3, #24]
 800e22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e22c:	18d1      	adds	r1, r2, r3
 800e22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e232:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e234:	f7ff ff04 	bl	800e040 <prvInsertTimerInActiveList>
					break;
 800e238:	e017      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e23c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e240:	f003 0302 	and.w	r3, r3, #2
 800e244:	2b00      	cmp	r3, #0
 800e246:	d103      	bne.n	800e250 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800e248:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e24a:	f000 fbe5 	bl	800ea18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e24e:	e00c      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e252:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e256:	f023 0301 	bic.w	r3, r3, #1
 800e25a:	b2da      	uxtb	r2, r3
 800e25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e25e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800e262:	e002      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800e264:	bf00      	nop
 800e266:	e000      	b.n	800e26a <prvProcessReceivedCommands+0x1a6>
					break;
 800e268:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e26a:	4b08      	ldr	r3, [pc, #32]	@ (800e28c <prvProcessReceivedCommands+0x1c8>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	1d39      	adds	r1, r7, #4
 800e270:	2200      	movs	r2, #0
 800e272:	4618      	mov	r0, r3
 800e274:	f7fe fbce 	bl	800ca14 <xQueueReceive>
 800e278:	4603      	mov	r3, r0
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	f47f af26 	bne.w	800e0cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800e280:	bf00      	nop
 800e282:	bf00      	nop
 800e284:	3730      	adds	r7, #48	@ 0x30
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}
 800e28a:	bf00      	nop
 800e28c:	20001388 	.word	0x20001388

0800e290 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b088      	sub	sp, #32
 800e294:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e296:	e049      	b.n	800e32c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e298:	4b2e      	ldr	r3, [pc, #184]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2a2:	4b2c      	ldr	r3, [pc, #176]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	68db      	ldr	r3, [r3, #12]
 800e2a8:	68db      	ldr	r3, [r3, #12]
 800e2aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	3304      	adds	r3, #4
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7fe f8db 	bl	800c46c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	6a1b      	ldr	r3, [r3, #32]
 800e2ba:	68f8      	ldr	r0, [r7, #12]
 800e2bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e2c4:	f003 0304 	and.w	r3, r3, #4
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d02f      	beq.n	800e32c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	699b      	ldr	r3, [r3, #24]
 800e2d0:	693a      	ldr	r2, [r7, #16]
 800e2d2:	4413      	add	r3, r2
 800e2d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e2d6:	68ba      	ldr	r2, [r7, #8]
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d90e      	bls.n	800e2fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	68ba      	ldr	r2, [r7, #8]
 800e2e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	68fa      	ldr	r2, [r7, #12]
 800e2e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e2ea:	4b1a      	ldr	r3, [pc, #104]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e2ec:	681a      	ldr	r2, [r3, #0]
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	3304      	adds	r3, #4
 800e2f2:	4619      	mov	r1, r3
 800e2f4:	4610      	mov	r0, r2
 800e2f6:	f7fe f880 	bl	800c3fa <vListInsert>
 800e2fa:	e017      	b.n	800e32c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	9300      	str	r3, [sp, #0]
 800e300:	2300      	movs	r3, #0
 800e302:	693a      	ldr	r2, [r7, #16]
 800e304:	2100      	movs	r1, #0
 800e306:	68f8      	ldr	r0, [r7, #12]
 800e308:	f7ff fd58 	bl	800ddbc <xTimerGenericCommand>
 800e30c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d10b      	bne.n	800e32c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e318:	f383 8811 	msr	BASEPRI, r3
 800e31c:	f3bf 8f6f 	isb	sy
 800e320:	f3bf 8f4f 	dsb	sy
 800e324:	603b      	str	r3, [r7, #0]
}
 800e326:	bf00      	nop
 800e328:	bf00      	nop
 800e32a:	e7fd      	b.n	800e328 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e32c:	4b09      	ldr	r3, [pc, #36]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d1b0      	bne.n	800e298 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e336:	4b07      	ldr	r3, [pc, #28]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e33c:	4b06      	ldr	r3, [pc, #24]	@ (800e358 <prvSwitchTimerLists+0xc8>)
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	4a04      	ldr	r2, [pc, #16]	@ (800e354 <prvSwitchTimerLists+0xc4>)
 800e342:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e344:	4a04      	ldr	r2, [pc, #16]	@ (800e358 <prvSwitchTimerLists+0xc8>)
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	6013      	str	r3, [r2, #0]
}
 800e34a:	bf00      	nop
 800e34c:	3718      	adds	r7, #24
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
 800e352:	bf00      	nop
 800e354:	20001380 	.word	0x20001380
 800e358:	20001384 	.word	0x20001384

0800e35c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b082      	sub	sp, #8
 800e360:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e362:	f000 f969 	bl	800e638 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e366:	4b15      	ldr	r3, [pc, #84]	@ (800e3bc <prvCheckForValidListAndQueue+0x60>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d120      	bne.n	800e3b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e36e:	4814      	ldr	r0, [pc, #80]	@ (800e3c0 <prvCheckForValidListAndQueue+0x64>)
 800e370:	f7fd fff2 	bl	800c358 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e374:	4813      	ldr	r0, [pc, #76]	@ (800e3c4 <prvCheckForValidListAndQueue+0x68>)
 800e376:	f7fd ffef 	bl	800c358 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e37a:	4b13      	ldr	r3, [pc, #76]	@ (800e3c8 <prvCheckForValidListAndQueue+0x6c>)
 800e37c:	4a10      	ldr	r2, [pc, #64]	@ (800e3c0 <prvCheckForValidListAndQueue+0x64>)
 800e37e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e380:	4b12      	ldr	r3, [pc, #72]	@ (800e3cc <prvCheckForValidListAndQueue+0x70>)
 800e382:	4a10      	ldr	r2, [pc, #64]	@ (800e3c4 <prvCheckForValidListAndQueue+0x68>)
 800e384:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e386:	2300      	movs	r3, #0
 800e388:	9300      	str	r3, [sp, #0]
 800e38a:	4b11      	ldr	r3, [pc, #68]	@ (800e3d0 <prvCheckForValidListAndQueue+0x74>)
 800e38c:	4a11      	ldr	r2, [pc, #68]	@ (800e3d4 <prvCheckForValidListAndQueue+0x78>)
 800e38e:	2110      	movs	r1, #16
 800e390:	200a      	movs	r0, #10
 800e392:	f7fe f8ff 	bl	800c594 <xQueueGenericCreateStatic>
 800e396:	4603      	mov	r3, r0
 800e398:	4a08      	ldr	r2, [pc, #32]	@ (800e3bc <prvCheckForValidListAndQueue+0x60>)
 800e39a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e39c:	4b07      	ldr	r3, [pc, #28]	@ (800e3bc <prvCheckForValidListAndQueue+0x60>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d005      	beq.n	800e3b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e3a4:	4b05      	ldr	r3, [pc, #20]	@ (800e3bc <prvCheckForValidListAndQueue+0x60>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	490b      	ldr	r1, [pc, #44]	@ (800e3d8 <prvCheckForValidListAndQueue+0x7c>)
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f7fe fd24 	bl	800cdf8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e3b0:	f000 f974 	bl	800e69c <vPortExitCritical>
}
 800e3b4:	bf00      	nop
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	20001388 	.word	0x20001388
 800e3c0:	20001358 	.word	0x20001358
 800e3c4:	2000136c 	.word	0x2000136c
 800e3c8:	20001380 	.word	0x20001380
 800e3cc:	20001384 	.word	0x20001384
 800e3d0:	20001434 	.word	0x20001434
 800e3d4:	20001394 	.word	0x20001394
 800e3d8:	0800ee98 	.word	0x0800ee98

0800e3dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b085      	sub	sp, #20
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	60f8      	str	r0, [r7, #12]
 800e3e4:	60b9      	str	r1, [r7, #8]
 800e3e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	3b04      	subs	r3, #4
 800e3ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e3f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	3b04      	subs	r3, #4
 800e3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	f023 0201 	bic.w	r2, r3, #1
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	3b04      	subs	r3, #4
 800e40a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e40c:	4a0c      	ldr	r2, [pc, #48]	@ (800e440 <pxPortInitialiseStack+0x64>)
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	3b14      	subs	r3, #20
 800e416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e418:	687a      	ldr	r2, [r7, #4]
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	3b04      	subs	r3, #4
 800e422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	f06f 0202 	mvn.w	r2, #2
 800e42a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	3b20      	subs	r3, #32
 800e430:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e432:	68fb      	ldr	r3, [r7, #12]
}
 800e434:	4618      	mov	r0, r3
 800e436:	3714      	adds	r7, #20
 800e438:	46bd      	mov	sp, r7
 800e43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43e:	4770      	bx	lr
 800e440:	0800e445 	.word	0x0800e445

0800e444 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e444:	b480      	push	{r7}
 800e446:	b085      	sub	sp, #20
 800e448:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e44a:	2300      	movs	r3, #0
 800e44c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e44e:	4b13      	ldr	r3, [pc, #76]	@ (800e49c <prvTaskExitError+0x58>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e456:	d00b      	beq.n	800e470 <prvTaskExitError+0x2c>
	__asm volatile
 800e458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e45c:	f383 8811 	msr	BASEPRI, r3
 800e460:	f3bf 8f6f 	isb	sy
 800e464:	f3bf 8f4f 	dsb	sy
 800e468:	60fb      	str	r3, [r7, #12]
}
 800e46a:	bf00      	nop
 800e46c:	bf00      	nop
 800e46e:	e7fd      	b.n	800e46c <prvTaskExitError+0x28>
	__asm volatile
 800e470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e474:	f383 8811 	msr	BASEPRI, r3
 800e478:	f3bf 8f6f 	isb	sy
 800e47c:	f3bf 8f4f 	dsb	sy
 800e480:	60bb      	str	r3, [r7, #8]
}
 800e482:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e484:	bf00      	nop
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d0fc      	beq.n	800e486 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e48c:	bf00      	nop
 800e48e:	bf00      	nop
 800e490:	3714      	adds	r7, #20
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr
 800e49a:	bf00      	nop
 800e49c:	20000014 	.word	0x20000014

0800e4a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e4a0:	4b07      	ldr	r3, [pc, #28]	@ (800e4c0 <pxCurrentTCBConst2>)
 800e4a2:	6819      	ldr	r1, [r3, #0]
 800e4a4:	6808      	ldr	r0, [r1, #0]
 800e4a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4aa:	f380 8809 	msr	PSP, r0
 800e4ae:	f3bf 8f6f 	isb	sy
 800e4b2:	f04f 0000 	mov.w	r0, #0
 800e4b6:	f380 8811 	msr	BASEPRI, r0
 800e4ba:	4770      	bx	lr
 800e4bc:	f3af 8000 	nop.w

0800e4c0 <pxCurrentTCBConst2>:
 800e4c0:	20000e58 	.word	0x20000e58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e4c4:	bf00      	nop
 800e4c6:	bf00      	nop

0800e4c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e4c8:	4808      	ldr	r0, [pc, #32]	@ (800e4ec <prvPortStartFirstTask+0x24>)
 800e4ca:	6800      	ldr	r0, [r0, #0]
 800e4cc:	6800      	ldr	r0, [r0, #0]
 800e4ce:	f380 8808 	msr	MSP, r0
 800e4d2:	f04f 0000 	mov.w	r0, #0
 800e4d6:	f380 8814 	msr	CONTROL, r0
 800e4da:	b662      	cpsie	i
 800e4dc:	b661      	cpsie	f
 800e4de:	f3bf 8f4f 	dsb	sy
 800e4e2:	f3bf 8f6f 	isb	sy
 800e4e6:	df00      	svc	0
 800e4e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e4ea:	bf00      	nop
 800e4ec:	e000ed08 	.word	0xe000ed08

0800e4f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b086      	sub	sp, #24
 800e4f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e4f6:	4b47      	ldr	r3, [pc, #284]	@ (800e614 <xPortStartScheduler+0x124>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	4a47      	ldr	r2, [pc, #284]	@ (800e618 <xPortStartScheduler+0x128>)
 800e4fc:	4293      	cmp	r3, r2
 800e4fe:	d10b      	bne.n	800e518 <xPortStartScheduler+0x28>
	__asm volatile
 800e500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e504:	f383 8811 	msr	BASEPRI, r3
 800e508:	f3bf 8f6f 	isb	sy
 800e50c:	f3bf 8f4f 	dsb	sy
 800e510:	60fb      	str	r3, [r7, #12]
}
 800e512:	bf00      	nop
 800e514:	bf00      	nop
 800e516:	e7fd      	b.n	800e514 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e518:	4b3e      	ldr	r3, [pc, #248]	@ (800e614 <xPortStartScheduler+0x124>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	4a3f      	ldr	r2, [pc, #252]	@ (800e61c <xPortStartScheduler+0x12c>)
 800e51e:	4293      	cmp	r3, r2
 800e520:	d10b      	bne.n	800e53a <xPortStartScheduler+0x4a>
	__asm volatile
 800e522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e526:	f383 8811 	msr	BASEPRI, r3
 800e52a:	f3bf 8f6f 	isb	sy
 800e52e:	f3bf 8f4f 	dsb	sy
 800e532:	613b      	str	r3, [r7, #16]
}
 800e534:	bf00      	nop
 800e536:	bf00      	nop
 800e538:	e7fd      	b.n	800e536 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e53a:	4b39      	ldr	r3, [pc, #228]	@ (800e620 <xPortStartScheduler+0x130>)
 800e53c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e53e:	697b      	ldr	r3, [r7, #20]
 800e540:	781b      	ldrb	r3, [r3, #0]
 800e542:	b2db      	uxtb	r3, r3
 800e544:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	22ff      	movs	r2, #255	@ 0xff
 800e54a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	781b      	ldrb	r3, [r3, #0]
 800e550:	b2db      	uxtb	r3, r3
 800e552:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e554:	78fb      	ldrb	r3, [r7, #3]
 800e556:	b2db      	uxtb	r3, r3
 800e558:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e55c:	b2da      	uxtb	r2, r3
 800e55e:	4b31      	ldr	r3, [pc, #196]	@ (800e624 <xPortStartScheduler+0x134>)
 800e560:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e562:	4b31      	ldr	r3, [pc, #196]	@ (800e628 <xPortStartScheduler+0x138>)
 800e564:	2207      	movs	r2, #7
 800e566:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e568:	e009      	b.n	800e57e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800e56a:	4b2f      	ldr	r3, [pc, #188]	@ (800e628 <xPortStartScheduler+0x138>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	3b01      	subs	r3, #1
 800e570:	4a2d      	ldr	r2, [pc, #180]	@ (800e628 <xPortStartScheduler+0x138>)
 800e572:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e574:	78fb      	ldrb	r3, [r7, #3]
 800e576:	b2db      	uxtb	r3, r3
 800e578:	005b      	lsls	r3, r3, #1
 800e57a:	b2db      	uxtb	r3, r3
 800e57c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e57e:	78fb      	ldrb	r3, [r7, #3]
 800e580:	b2db      	uxtb	r3, r3
 800e582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e586:	2b80      	cmp	r3, #128	@ 0x80
 800e588:	d0ef      	beq.n	800e56a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e58a:	4b27      	ldr	r3, [pc, #156]	@ (800e628 <xPortStartScheduler+0x138>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	f1c3 0307 	rsb	r3, r3, #7
 800e592:	2b04      	cmp	r3, #4
 800e594:	d00b      	beq.n	800e5ae <xPortStartScheduler+0xbe>
	__asm volatile
 800e596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e59a:	f383 8811 	msr	BASEPRI, r3
 800e59e:	f3bf 8f6f 	isb	sy
 800e5a2:	f3bf 8f4f 	dsb	sy
 800e5a6:	60bb      	str	r3, [r7, #8]
}
 800e5a8:	bf00      	nop
 800e5aa:	bf00      	nop
 800e5ac:	e7fd      	b.n	800e5aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e5ae:	4b1e      	ldr	r3, [pc, #120]	@ (800e628 <xPortStartScheduler+0x138>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	021b      	lsls	r3, r3, #8
 800e5b4:	4a1c      	ldr	r2, [pc, #112]	@ (800e628 <xPortStartScheduler+0x138>)
 800e5b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e5b8:	4b1b      	ldr	r3, [pc, #108]	@ (800e628 <xPortStartScheduler+0x138>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e5c0:	4a19      	ldr	r2, [pc, #100]	@ (800e628 <xPortStartScheduler+0x138>)
 800e5c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	b2da      	uxtb	r2, r3
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e5cc:	4b17      	ldr	r3, [pc, #92]	@ (800e62c <xPortStartScheduler+0x13c>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	4a16      	ldr	r2, [pc, #88]	@ (800e62c <xPortStartScheduler+0x13c>)
 800e5d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e5d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e5d8:	4b14      	ldr	r3, [pc, #80]	@ (800e62c <xPortStartScheduler+0x13c>)
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	4a13      	ldr	r2, [pc, #76]	@ (800e62c <xPortStartScheduler+0x13c>)
 800e5de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e5e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e5e4:	f000 f8da 	bl	800e79c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e5e8:	4b11      	ldr	r3, [pc, #68]	@ (800e630 <xPortStartScheduler+0x140>)
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e5ee:	f000 f8f9 	bl	800e7e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e5f2:	4b10      	ldr	r3, [pc, #64]	@ (800e634 <xPortStartScheduler+0x144>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	4a0f      	ldr	r2, [pc, #60]	@ (800e634 <xPortStartScheduler+0x144>)
 800e5f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e5fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e5fe:	f7ff ff63 	bl	800e4c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e602:	f7ff f831 	bl	800d668 <vTaskSwitchContext>
	prvTaskExitError();
 800e606:	f7ff ff1d 	bl	800e444 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3718      	adds	r7, #24
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}
 800e614:	e000ed00 	.word	0xe000ed00
 800e618:	410fc271 	.word	0x410fc271
 800e61c:	410fc270 	.word	0x410fc270
 800e620:	e000e400 	.word	0xe000e400
 800e624:	20001484 	.word	0x20001484
 800e628:	20001488 	.word	0x20001488
 800e62c:	e000ed20 	.word	0xe000ed20
 800e630:	20000014 	.word	0x20000014
 800e634:	e000ef34 	.word	0xe000ef34

0800e638 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
	__asm volatile
 800e63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e642:	f383 8811 	msr	BASEPRI, r3
 800e646:	f3bf 8f6f 	isb	sy
 800e64a:	f3bf 8f4f 	dsb	sy
 800e64e:	607b      	str	r3, [r7, #4]
}
 800e650:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e652:	4b10      	ldr	r3, [pc, #64]	@ (800e694 <vPortEnterCritical+0x5c>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	3301      	adds	r3, #1
 800e658:	4a0e      	ldr	r2, [pc, #56]	@ (800e694 <vPortEnterCritical+0x5c>)
 800e65a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e65c:	4b0d      	ldr	r3, [pc, #52]	@ (800e694 <vPortEnterCritical+0x5c>)
 800e65e:	681b      	ldr	r3, [r3, #0]
 800e660:	2b01      	cmp	r3, #1
 800e662:	d110      	bne.n	800e686 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e664:	4b0c      	ldr	r3, [pc, #48]	@ (800e698 <vPortEnterCritical+0x60>)
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	b2db      	uxtb	r3, r3
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d00b      	beq.n	800e686 <vPortEnterCritical+0x4e>
	__asm volatile
 800e66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e672:	f383 8811 	msr	BASEPRI, r3
 800e676:	f3bf 8f6f 	isb	sy
 800e67a:	f3bf 8f4f 	dsb	sy
 800e67e:	603b      	str	r3, [r7, #0]
}
 800e680:	bf00      	nop
 800e682:	bf00      	nop
 800e684:	e7fd      	b.n	800e682 <vPortEnterCritical+0x4a>
	}
}
 800e686:	bf00      	nop
 800e688:	370c      	adds	r7, #12
 800e68a:	46bd      	mov	sp, r7
 800e68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	20000014 	.word	0x20000014
 800e698:	e000ed04 	.word	0xe000ed04

0800e69c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e69c:	b480      	push	{r7}
 800e69e:	b083      	sub	sp, #12
 800e6a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e6a2:	4b12      	ldr	r3, [pc, #72]	@ (800e6ec <vPortExitCritical+0x50>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d10b      	bne.n	800e6c2 <vPortExitCritical+0x26>
	__asm volatile
 800e6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ae:	f383 8811 	msr	BASEPRI, r3
 800e6b2:	f3bf 8f6f 	isb	sy
 800e6b6:	f3bf 8f4f 	dsb	sy
 800e6ba:	607b      	str	r3, [r7, #4]
}
 800e6bc:	bf00      	nop
 800e6be:	bf00      	nop
 800e6c0:	e7fd      	b.n	800e6be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e6c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e6ec <vPortExitCritical+0x50>)
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	3b01      	subs	r3, #1
 800e6c8:	4a08      	ldr	r2, [pc, #32]	@ (800e6ec <vPortExitCritical+0x50>)
 800e6ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e6cc:	4b07      	ldr	r3, [pc, #28]	@ (800e6ec <vPortExitCritical+0x50>)
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d105      	bne.n	800e6e0 <vPortExitCritical+0x44>
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	f383 8811 	msr	BASEPRI, r3
}
 800e6de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e6e0:	bf00      	nop
 800e6e2:	370c      	adds	r7, #12
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ea:	4770      	bx	lr
 800e6ec:	20000014 	.word	0x20000014

0800e6f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e6f0:	f3ef 8009 	mrs	r0, PSP
 800e6f4:	f3bf 8f6f 	isb	sy
 800e6f8:	4b15      	ldr	r3, [pc, #84]	@ (800e750 <pxCurrentTCBConst>)
 800e6fa:	681a      	ldr	r2, [r3, #0]
 800e6fc:	f01e 0f10 	tst.w	lr, #16
 800e700:	bf08      	it	eq
 800e702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e70a:	6010      	str	r0, [r2, #0]
 800e70c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e710:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e714:	f380 8811 	msr	BASEPRI, r0
 800e718:	f3bf 8f4f 	dsb	sy
 800e71c:	f3bf 8f6f 	isb	sy
 800e720:	f7fe ffa2 	bl	800d668 <vTaskSwitchContext>
 800e724:	f04f 0000 	mov.w	r0, #0
 800e728:	f380 8811 	msr	BASEPRI, r0
 800e72c:	bc09      	pop	{r0, r3}
 800e72e:	6819      	ldr	r1, [r3, #0]
 800e730:	6808      	ldr	r0, [r1, #0]
 800e732:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e736:	f01e 0f10 	tst.w	lr, #16
 800e73a:	bf08      	it	eq
 800e73c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e740:	f380 8809 	msr	PSP, r0
 800e744:	f3bf 8f6f 	isb	sy
 800e748:	4770      	bx	lr
 800e74a:	bf00      	nop
 800e74c:	f3af 8000 	nop.w

0800e750 <pxCurrentTCBConst>:
 800e750:	20000e58 	.word	0x20000e58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e754:	bf00      	nop
 800e756:	bf00      	nop

0800e758 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e758:	b580      	push	{r7, lr}
 800e75a:	b082      	sub	sp, #8
 800e75c:	af00      	add	r7, sp, #0
	__asm volatile
 800e75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e762:	f383 8811 	msr	BASEPRI, r3
 800e766:	f3bf 8f6f 	isb	sy
 800e76a:	f3bf 8f4f 	dsb	sy
 800e76e:	607b      	str	r3, [r7, #4]
}
 800e770:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e772:	f7fe febf 	bl	800d4f4 <xTaskIncrementTick>
 800e776:	4603      	mov	r3, r0
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d003      	beq.n	800e784 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e77c:	4b06      	ldr	r3, [pc, #24]	@ (800e798 <xPortSysTickHandler+0x40>)
 800e77e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e782:	601a      	str	r2, [r3, #0]
 800e784:	2300      	movs	r3, #0
 800e786:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	f383 8811 	msr	BASEPRI, r3
}
 800e78e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e790:	bf00      	nop
 800e792:	3708      	adds	r7, #8
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}
 800e798:	e000ed04 	.word	0xe000ed04

0800e79c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e79c:	b480      	push	{r7}
 800e79e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e7a0:	4b0b      	ldr	r3, [pc, #44]	@ (800e7d0 <vPortSetupTimerInterrupt+0x34>)
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e7a6:	4b0b      	ldr	r3, [pc, #44]	@ (800e7d4 <vPortSetupTimerInterrupt+0x38>)
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e7ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e7d8 <vPortSetupTimerInterrupt+0x3c>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	4a0a      	ldr	r2, [pc, #40]	@ (800e7dc <vPortSetupTimerInterrupt+0x40>)
 800e7b2:	fba2 2303 	umull	r2, r3, r2, r3
 800e7b6:	099b      	lsrs	r3, r3, #6
 800e7b8:	4a09      	ldr	r2, [pc, #36]	@ (800e7e0 <vPortSetupTimerInterrupt+0x44>)
 800e7ba:	3b01      	subs	r3, #1
 800e7bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e7be:	4b04      	ldr	r3, [pc, #16]	@ (800e7d0 <vPortSetupTimerInterrupt+0x34>)
 800e7c0:	2207      	movs	r2, #7
 800e7c2:	601a      	str	r2, [r3, #0]
}
 800e7c4:	bf00      	nop
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7cc:	4770      	bx	lr
 800e7ce:	bf00      	nop
 800e7d0:	e000e010 	.word	0xe000e010
 800e7d4:	e000e018 	.word	0xe000e018
 800e7d8:	20000008 	.word	0x20000008
 800e7dc:	10624dd3 	.word	0x10624dd3
 800e7e0:	e000e014 	.word	0xe000e014

0800e7e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e7e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e7f4 <vPortEnableVFP+0x10>
 800e7e8:	6801      	ldr	r1, [r0, #0]
 800e7ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e7ee:	6001      	str	r1, [r0, #0]
 800e7f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e7f2:	bf00      	nop
 800e7f4:	e000ed88 	.word	0xe000ed88

0800e7f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b085      	sub	sp, #20
 800e7fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e7fe:	f3ef 8305 	mrs	r3, IPSR
 800e802:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	2b0f      	cmp	r3, #15
 800e808:	d915      	bls.n	800e836 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e80a:	4a18      	ldr	r2, [pc, #96]	@ (800e86c <vPortValidateInterruptPriority+0x74>)
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	4413      	add	r3, r2
 800e810:	781b      	ldrb	r3, [r3, #0]
 800e812:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e814:	4b16      	ldr	r3, [pc, #88]	@ (800e870 <vPortValidateInterruptPriority+0x78>)
 800e816:	781b      	ldrb	r3, [r3, #0]
 800e818:	7afa      	ldrb	r2, [r7, #11]
 800e81a:	429a      	cmp	r2, r3
 800e81c:	d20b      	bcs.n	800e836 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e822:	f383 8811 	msr	BASEPRI, r3
 800e826:	f3bf 8f6f 	isb	sy
 800e82a:	f3bf 8f4f 	dsb	sy
 800e82e:	607b      	str	r3, [r7, #4]
}
 800e830:	bf00      	nop
 800e832:	bf00      	nop
 800e834:	e7fd      	b.n	800e832 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e836:	4b0f      	ldr	r3, [pc, #60]	@ (800e874 <vPortValidateInterruptPriority+0x7c>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e83e:	4b0e      	ldr	r3, [pc, #56]	@ (800e878 <vPortValidateInterruptPriority+0x80>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	429a      	cmp	r2, r3
 800e844:	d90b      	bls.n	800e85e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e84a:	f383 8811 	msr	BASEPRI, r3
 800e84e:	f3bf 8f6f 	isb	sy
 800e852:	f3bf 8f4f 	dsb	sy
 800e856:	603b      	str	r3, [r7, #0]
}
 800e858:	bf00      	nop
 800e85a:	bf00      	nop
 800e85c:	e7fd      	b.n	800e85a <vPortValidateInterruptPriority+0x62>
	}
 800e85e:	bf00      	nop
 800e860:	3714      	adds	r7, #20
 800e862:	46bd      	mov	sp, r7
 800e864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e868:	4770      	bx	lr
 800e86a:	bf00      	nop
 800e86c:	e000e3f0 	.word	0xe000e3f0
 800e870:	20001484 	.word	0x20001484
 800e874:	e000ed0c 	.word	0xe000ed0c
 800e878:	20001488 	.word	0x20001488

0800e87c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b08a      	sub	sp, #40	@ 0x28
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e884:	2300      	movs	r3, #0
 800e886:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e888:	f7fe fd78 	bl	800d37c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e88c:	4b5c      	ldr	r3, [pc, #368]	@ (800ea00 <pvPortMalloc+0x184>)
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d101      	bne.n	800e898 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e894:	f000 f924 	bl	800eae0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e898:	4b5a      	ldr	r3, [pc, #360]	@ (800ea04 <pvPortMalloc+0x188>)
 800e89a:	681a      	ldr	r2, [r3, #0]
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	4013      	ands	r3, r2
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	f040 8095 	bne.w	800e9d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d01e      	beq.n	800e8ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e8ac:	2208      	movs	r2, #8
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	4413      	add	r3, r2
 800e8b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	f003 0307 	and.w	r3, r3, #7
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d015      	beq.n	800e8ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f023 0307 	bic.w	r3, r3, #7
 800e8c4:	3308      	adds	r3, #8
 800e8c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	f003 0307 	and.w	r3, r3, #7
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d00b      	beq.n	800e8ea <pvPortMalloc+0x6e>
	__asm volatile
 800e8d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d6:	f383 8811 	msr	BASEPRI, r3
 800e8da:	f3bf 8f6f 	isb	sy
 800e8de:	f3bf 8f4f 	dsb	sy
 800e8e2:	617b      	str	r3, [r7, #20]
}
 800e8e4:	bf00      	nop
 800e8e6:	bf00      	nop
 800e8e8:	e7fd      	b.n	800e8e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d06f      	beq.n	800e9d0 <pvPortMalloc+0x154>
 800e8f0:	4b45      	ldr	r3, [pc, #276]	@ (800ea08 <pvPortMalloc+0x18c>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	429a      	cmp	r2, r3
 800e8f8:	d86a      	bhi.n	800e9d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e8fa:	4b44      	ldr	r3, [pc, #272]	@ (800ea0c <pvPortMalloc+0x190>)
 800e8fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e8fe:	4b43      	ldr	r3, [pc, #268]	@ (800ea0c <pvPortMalloc+0x190>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e904:	e004      	b.n	800e910 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e908:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e912:	685b      	ldr	r3, [r3, #4]
 800e914:	687a      	ldr	r2, [r7, #4]
 800e916:	429a      	cmp	r2, r3
 800e918:	d903      	bls.n	800e922 <pvPortMalloc+0xa6>
 800e91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d1f1      	bne.n	800e906 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e922:	4b37      	ldr	r3, [pc, #220]	@ (800ea00 <pvPortMalloc+0x184>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e928:	429a      	cmp	r2, r3
 800e92a:	d051      	beq.n	800e9d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e92c:	6a3b      	ldr	r3, [r7, #32]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	2208      	movs	r2, #8
 800e932:	4413      	add	r3, r2
 800e934:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	6a3b      	ldr	r3, [r7, #32]
 800e93c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e940:	685a      	ldr	r2, [r3, #4]
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	1ad2      	subs	r2, r2, r3
 800e946:	2308      	movs	r3, #8
 800e948:	005b      	lsls	r3, r3, #1
 800e94a:	429a      	cmp	r2, r3
 800e94c:	d920      	bls.n	800e990 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e94e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	4413      	add	r3, r2
 800e954:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e956:	69bb      	ldr	r3, [r7, #24]
 800e958:	f003 0307 	and.w	r3, r3, #7
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d00b      	beq.n	800e978 <pvPortMalloc+0xfc>
	__asm volatile
 800e960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e964:	f383 8811 	msr	BASEPRI, r3
 800e968:	f3bf 8f6f 	isb	sy
 800e96c:	f3bf 8f4f 	dsb	sy
 800e970:	613b      	str	r3, [r7, #16]
}
 800e972:	bf00      	nop
 800e974:	bf00      	nop
 800e976:	e7fd      	b.n	800e974 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e97a:	685a      	ldr	r2, [r3, #4]
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	1ad2      	subs	r2, r2, r3
 800e980:	69bb      	ldr	r3, [r7, #24]
 800e982:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e98a:	69b8      	ldr	r0, [r7, #24]
 800e98c:	f000 f90a 	bl	800eba4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e990:	4b1d      	ldr	r3, [pc, #116]	@ (800ea08 <pvPortMalloc+0x18c>)
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e996:	685b      	ldr	r3, [r3, #4]
 800e998:	1ad3      	subs	r3, r2, r3
 800e99a:	4a1b      	ldr	r2, [pc, #108]	@ (800ea08 <pvPortMalloc+0x18c>)
 800e99c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e99e:	4b1a      	ldr	r3, [pc, #104]	@ (800ea08 <pvPortMalloc+0x18c>)
 800e9a0:	681a      	ldr	r2, [r3, #0]
 800e9a2:	4b1b      	ldr	r3, [pc, #108]	@ (800ea10 <pvPortMalloc+0x194>)
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d203      	bcs.n	800e9b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e9aa:	4b17      	ldr	r3, [pc, #92]	@ (800ea08 <pvPortMalloc+0x18c>)
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	4a18      	ldr	r2, [pc, #96]	@ (800ea10 <pvPortMalloc+0x194>)
 800e9b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b4:	685a      	ldr	r2, [r3, #4]
 800e9b6:	4b13      	ldr	r3, [pc, #76]	@ (800ea04 <pvPortMalloc+0x188>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	431a      	orrs	r2, r3
 800e9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e9c6:	4b13      	ldr	r3, [pc, #76]	@ (800ea14 <pvPortMalloc+0x198>)
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	3301      	adds	r3, #1
 800e9cc:	4a11      	ldr	r2, [pc, #68]	@ (800ea14 <pvPortMalloc+0x198>)
 800e9ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e9d0:	f7fe fce2 	bl	800d398 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e9d4:	69fb      	ldr	r3, [r7, #28]
 800e9d6:	f003 0307 	and.w	r3, r3, #7
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d00b      	beq.n	800e9f6 <pvPortMalloc+0x17a>
	__asm volatile
 800e9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9e2:	f383 8811 	msr	BASEPRI, r3
 800e9e6:	f3bf 8f6f 	isb	sy
 800e9ea:	f3bf 8f4f 	dsb	sy
 800e9ee:	60fb      	str	r3, [r7, #12]
}
 800e9f0:	bf00      	nop
 800e9f2:	bf00      	nop
 800e9f4:	e7fd      	b.n	800e9f2 <pvPortMalloc+0x176>
	return pvReturn;
 800e9f6:	69fb      	ldr	r3, [r7, #28]
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3728      	adds	r7, #40	@ 0x28
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}
 800ea00:	20003ba4 	.word	0x20003ba4
 800ea04:	20003bb8 	.word	0x20003bb8
 800ea08:	20003ba8 	.word	0x20003ba8
 800ea0c:	20003b9c 	.word	0x20003b9c
 800ea10:	20003bac 	.word	0x20003bac
 800ea14:	20003bb0 	.word	0x20003bb0

0800ea18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b086      	sub	sp, #24
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d04f      	beq.n	800eaca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ea2a:	2308      	movs	r3, #8
 800ea2c:	425b      	negs	r3, r3
 800ea2e:	697a      	ldr	r2, [r7, #20]
 800ea30:	4413      	add	r3, r2
 800ea32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ea38:	693b      	ldr	r3, [r7, #16]
 800ea3a:	685a      	ldr	r2, [r3, #4]
 800ea3c:	4b25      	ldr	r3, [pc, #148]	@ (800ead4 <vPortFree+0xbc>)
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4013      	ands	r3, r2
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d10b      	bne.n	800ea5e <vPortFree+0x46>
	__asm volatile
 800ea46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea4a:	f383 8811 	msr	BASEPRI, r3
 800ea4e:	f3bf 8f6f 	isb	sy
 800ea52:	f3bf 8f4f 	dsb	sy
 800ea56:	60fb      	str	r3, [r7, #12]
}
 800ea58:	bf00      	nop
 800ea5a:	bf00      	nop
 800ea5c:	e7fd      	b.n	800ea5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ea5e:	693b      	ldr	r3, [r7, #16]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d00b      	beq.n	800ea7e <vPortFree+0x66>
	__asm volatile
 800ea66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea6a:	f383 8811 	msr	BASEPRI, r3
 800ea6e:	f3bf 8f6f 	isb	sy
 800ea72:	f3bf 8f4f 	dsb	sy
 800ea76:	60bb      	str	r3, [r7, #8]
}
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	e7fd      	b.n	800ea7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ea7e:	693b      	ldr	r3, [r7, #16]
 800ea80:	685a      	ldr	r2, [r3, #4]
 800ea82:	4b14      	ldr	r3, [pc, #80]	@ (800ead4 <vPortFree+0xbc>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4013      	ands	r3, r2
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d01e      	beq.n	800eaca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ea8c:	693b      	ldr	r3, [r7, #16]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d11a      	bne.n	800eaca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ea94:	693b      	ldr	r3, [r7, #16]
 800ea96:	685a      	ldr	r2, [r3, #4]
 800ea98:	4b0e      	ldr	r3, [pc, #56]	@ (800ead4 <vPortFree+0xbc>)
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	43db      	mvns	r3, r3
 800ea9e:	401a      	ands	r2, r3
 800eaa0:	693b      	ldr	r3, [r7, #16]
 800eaa2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eaa4:	f7fe fc6a 	bl	800d37c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	685a      	ldr	r2, [r3, #4]
 800eaac:	4b0a      	ldr	r3, [pc, #40]	@ (800ead8 <vPortFree+0xc0>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4413      	add	r3, r2
 800eab2:	4a09      	ldr	r2, [pc, #36]	@ (800ead8 <vPortFree+0xc0>)
 800eab4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eab6:	6938      	ldr	r0, [r7, #16]
 800eab8:	f000 f874 	bl	800eba4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800eabc:	4b07      	ldr	r3, [pc, #28]	@ (800eadc <vPortFree+0xc4>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	3301      	adds	r3, #1
 800eac2:	4a06      	ldr	r2, [pc, #24]	@ (800eadc <vPortFree+0xc4>)
 800eac4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800eac6:	f7fe fc67 	bl	800d398 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eaca:	bf00      	nop
 800eacc:	3718      	adds	r7, #24
 800eace:	46bd      	mov	sp, r7
 800ead0:	bd80      	pop	{r7, pc}
 800ead2:	bf00      	nop
 800ead4:	20003bb8 	.word	0x20003bb8
 800ead8:	20003ba8 	.word	0x20003ba8
 800eadc:	20003bb4 	.word	0x20003bb4

0800eae0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eae0:	b480      	push	{r7}
 800eae2:	b085      	sub	sp, #20
 800eae4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800eae6:	f242 7310 	movw	r3, #10000	@ 0x2710
 800eaea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800eaec:	4b27      	ldr	r3, [pc, #156]	@ (800eb8c <prvHeapInit+0xac>)
 800eaee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f003 0307 	and.w	r3, r3, #7
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d00c      	beq.n	800eb14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	3307      	adds	r3, #7
 800eafe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	f023 0307 	bic.w	r3, r3, #7
 800eb06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800eb08:	68ba      	ldr	r2, [r7, #8]
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	1ad3      	subs	r3, r2, r3
 800eb0e:	4a1f      	ldr	r2, [pc, #124]	@ (800eb8c <prvHeapInit+0xac>)
 800eb10:	4413      	add	r3, r2
 800eb12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800eb18:	4a1d      	ldr	r2, [pc, #116]	@ (800eb90 <prvHeapInit+0xb0>)
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800eb1e:	4b1c      	ldr	r3, [pc, #112]	@ (800eb90 <prvHeapInit+0xb0>)
 800eb20:	2200      	movs	r2, #0
 800eb22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	68ba      	ldr	r2, [r7, #8]
 800eb28:	4413      	add	r3, r2
 800eb2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800eb2c:	2208      	movs	r2, #8
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	1a9b      	subs	r3, r3, r2
 800eb32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	f023 0307 	bic.w	r3, r3, #7
 800eb3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	4a15      	ldr	r2, [pc, #84]	@ (800eb94 <prvHeapInit+0xb4>)
 800eb40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eb42:	4b14      	ldr	r3, [pc, #80]	@ (800eb94 <prvHeapInit+0xb4>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	2200      	movs	r2, #0
 800eb48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800eb4a:	4b12      	ldr	r3, [pc, #72]	@ (800eb94 <prvHeapInit+0xb4>)
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	2200      	movs	r2, #0
 800eb50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	68fa      	ldr	r2, [r7, #12]
 800eb5a:	1ad2      	subs	r2, r2, r3
 800eb5c:	683b      	ldr	r3, [r7, #0]
 800eb5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800eb60:	4b0c      	ldr	r3, [pc, #48]	@ (800eb94 <prvHeapInit+0xb4>)
 800eb62:	681a      	ldr	r2, [r3, #0]
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	685b      	ldr	r3, [r3, #4]
 800eb6c:	4a0a      	ldr	r2, [pc, #40]	@ (800eb98 <prvHeapInit+0xb8>)
 800eb6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	685b      	ldr	r3, [r3, #4]
 800eb74:	4a09      	ldr	r2, [pc, #36]	@ (800eb9c <prvHeapInit+0xbc>)
 800eb76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800eb78:	4b09      	ldr	r3, [pc, #36]	@ (800eba0 <prvHeapInit+0xc0>)
 800eb7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800eb7e:	601a      	str	r2, [r3, #0]
}
 800eb80:	bf00      	nop
 800eb82:	3714      	adds	r7, #20
 800eb84:	46bd      	mov	sp, r7
 800eb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8a:	4770      	bx	lr
 800eb8c:	2000148c 	.word	0x2000148c
 800eb90:	20003b9c 	.word	0x20003b9c
 800eb94:	20003ba4 	.word	0x20003ba4
 800eb98:	20003bac 	.word	0x20003bac
 800eb9c:	20003ba8 	.word	0x20003ba8
 800eba0:	20003bb8 	.word	0x20003bb8

0800eba4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800eba4:	b480      	push	{r7}
 800eba6:	b085      	sub	sp, #20
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ebac:	4b28      	ldr	r3, [pc, #160]	@ (800ec50 <prvInsertBlockIntoFreeList+0xac>)
 800ebae:	60fb      	str	r3, [r7, #12]
 800ebb0:	e002      	b.n	800ebb8 <prvInsertBlockIntoFreeList+0x14>
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	60fb      	str	r3, [r7, #12]
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	687a      	ldr	r2, [r7, #4]
 800ebbe:	429a      	cmp	r2, r3
 800ebc0:	d8f7      	bhi.n	800ebb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	685b      	ldr	r3, [r3, #4]
 800ebca:	68ba      	ldr	r2, [r7, #8]
 800ebcc:	4413      	add	r3, r2
 800ebce:	687a      	ldr	r2, [r7, #4]
 800ebd0:	429a      	cmp	r2, r3
 800ebd2:	d108      	bne.n	800ebe6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	685a      	ldr	r2, [r3, #4]
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	685b      	ldr	r3, [r3, #4]
 800ebdc:	441a      	add	r2, r3
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	68ba      	ldr	r2, [r7, #8]
 800ebf0:	441a      	add	r2, r3
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	429a      	cmp	r2, r3
 800ebf8:	d118      	bne.n	800ec2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681a      	ldr	r2, [r3, #0]
 800ebfe:	4b15      	ldr	r3, [pc, #84]	@ (800ec54 <prvInsertBlockIntoFreeList+0xb0>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	429a      	cmp	r2, r3
 800ec04:	d00d      	beq.n	800ec22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	685a      	ldr	r2, [r3, #4]
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	685b      	ldr	r3, [r3, #4]
 800ec10:	441a      	add	r2, r3
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	681a      	ldr	r2, [r3, #0]
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	601a      	str	r2, [r3, #0]
 800ec20:	e008      	b.n	800ec34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ec22:	4b0c      	ldr	r3, [pc, #48]	@ (800ec54 <prvInsertBlockIntoFreeList+0xb0>)
 800ec24:	681a      	ldr	r2, [r3, #0]
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	601a      	str	r2, [r3, #0]
 800ec2a:	e003      	b.n	800ec34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	681a      	ldr	r2, [r3, #0]
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	429a      	cmp	r2, r3
 800ec3a:	d002      	beq.n	800ec42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	687a      	ldr	r2, [r7, #4]
 800ec40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec42:	bf00      	nop
 800ec44:	3714      	adds	r7, #20
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr
 800ec4e:	bf00      	nop
 800ec50:	20003b9c 	.word	0x20003b9c
 800ec54:	20003ba4 	.word	0x20003ba4

0800ec58 <memset>:
 800ec58:	4402      	add	r2, r0
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d100      	bne.n	800ec62 <memset+0xa>
 800ec60:	4770      	bx	lr
 800ec62:	f803 1b01 	strb.w	r1, [r3], #1
 800ec66:	e7f9      	b.n	800ec5c <memset+0x4>

0800ec68 <_reclaim_reent>:
 800ec68:	4b2d      	ldr	r3, [pc, #180]	@ (800ed20 <_reclaim_reent+0xb8>)
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4283      	cmp	r3, r0
 800ec6e:	b570      	push	{r4, r5, r6, lr}
 800ec70:	4604      	mov	r4, r0
 800ec72:	d053      	beq.n	800ed1c <_reclaim_reent+0xb4>
 800ec74:	69c3      	ldr	r3, [r0, #28]
 800ec76:	b31b      	cbz	r3, 800ecc0 <_reclaim_reent+0x58>
 800ec78:	68db      	ldr	r3, [r3, #12]
 800ec7a:	b163      	cbz	r3, 800ec96 <_reclaim_reent+0x2e>
 800ec7c:	2500      	movs	r5, #0
 800ec7e:	69e3      	ldr	r3, [r4, #28]
 800ec80:	68db      	ldr	r3, [r3, #12]
 800ec82:	5959      	ldr	r1, [r3, r5]
 800ec84:	b9b1      	cbnz	r1, 800ecb4 <_reclaim_reent+0x4c>
 800ec86:	3504      	adds	r5, #4
 800ec88:	2d80      	cmp	r5, #128	@ 0x80
 800ec8a:	d1f8      	bne.n	800ec7e <_reclaim_reent+0x16>
 800ec8c:	69e3      	ldr	r3, [r4, #28]
 800ec8e:	4620      	mov	r0, r4
 800ec90:	68d9      	ldr	r1, [r3, #12]
 800ec92:	f000 f87b 	bl	800ed8c <_free_r>
 800ec96:	69e3      	ldr	r3, [r4, #28]
 800ec98:	6819      	ldr	r1, [r3, #0]
 800ec9a:	b111      	cbz	r1, 800eca2 <_reclaim_reent+0x3a>
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	f000 f875 	bl	800ed8c <_free_r>
 800eca2:	69e3      	ldr	r3, [r4, #28]
 800eca4:	689d      	ldr	r5, [r3, #8]
 800eca6:	b15d      	cbz	r5, 800ecc0 <_reclaim_reent+0x58>
 800eca8:	4629      	mov	r1, r5
 800ecaa:	4620      	mov	r0, r4
 800ecac:	682d      	ldr	r5, [r5, #0]
 800ecae:	f000 f86d 	bl	800ed8c <_free_r>
 800ecb2:	e7f8      	b.n	800eca6 <_reclaim_reent+0x3e>
 800ecb4:	680e      	ldr	r6, [r1, #0]
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	f000 f868 	bl	800ed8c <_free_r>
 800ecbc:	4631      	mov	r1, r6
 800ecbe:	e7e1      	b.n	800ec84 <_reclaim_reent+0x1c>
 800ecc0:	6961      	ldr	r1, [r4, #20]
 800ecc2:	b111      	cbz	r1, 800ecca <_reclaim_reent+0x62>
 800ecc4:	4620      	mov	r0, r4
 800ecc6:	f000 f861 	bl	800ed8c <_free_r>
 800ecca:	69e1      	ldr	r1, [r4, #28]
 800eccc:	b111      	cbz	r1, 800ecd4 <_reclaim_reent+0x6c>
 800ecce:	4620      	mov	r0, r4
 800ecd0:	f000 f85c 	bl	800ed8c <_free_r>
 800ecd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ecd6:	b111      	cbz	r1, 800ecde <_reclaim_reent+0x76>
 800ecd8:	4620      	mov	r0, r4
 800ecda:	f000 f857 	bl	800ed8c <_free_r>
 800ecde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ece0:	b111      	cbz	r1, 800ece8 <_reclaim_reent+0x80>
 800ece2:	4620      	mov	r0, r4
 800ece4:	f000 f852 	bl	800ed8c <_free_r>
 800ece8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ecea:	b111      	cbz	r1, 800ecf2 <_reclaim_reent+0x8a>
 800ecec:	4620      	mov	r0, r4
 800ecee:	f000 f84d 	bl	800ed8c <_free_r>
 800ecf2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ecf4:	b111      	cbz	r1, 800ecfc <_reclaim_reent+0x94>
 800ecf6:	4620      	mov	r0, r4
 800ecf8:	f000 f848 	bl	800ed8c <_free_r>
 800ecfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ecfe:	b111      	cbz	r1, 800ed06 <_reclaim_reent+0x9e>
 800ed00:	4620      	mov	r0, r4
 800ed02:	f000 f843 	bl	800ed8c <_free_r>
 800ed06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ed08:	b111      	cbz	r1, 800ed10 <_reclaim_reent+0xa8>
 800ed0a:	4620      	mov	r0, r4
 800ed0c:	f000 f83e 	bl	800ed8c <_free_r>
 800ed10:	6a23      	ldr	r3, [r4, #32]
 800ed12:	b11b      	cbz	r3, 800ed1c <_reclaim_reent+0xb4>
 800ed14:	4620      	mov	r0, r4
 800ed16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ed1a:	4718      	bx	r3
 800ed1c:	bd70      	pop	{r4, r5, r6, pc}
 800ed1e:	bf00      	nop
 800ed20:	20000018 	.word	0x20000018

0800ed24 <__libc_init_array>:
 800ed24:	b570      	push	{r4, r5, r6, lr}
 800ed26:	4d0d      	ldr	r5, [pc, #52]	@ (800ed5c <__libc_init_array+0x38>)
 800ed28:	4c0d      	ldr	r4, [pc, #52]	@ (800ed60 <__libc_init_array+0x3c>)
 800ed2a:	1b64      	subs	r4, r4, r5
 800ed2c:	10a4      	asrs	r4, r4, #2
 800ed2e:	2600      	movs	r6, #0
 800ed30:	42a6      	cmp	r6, r4
 800ed32:	d109      	bne.n	800ed48 <__libc_init_array+0x24>
 800ed34:	4d0b      	ldr	r5, [pc, #44]	@ (800ed64 <__libc_init_array+0x40>)
 800ed36:	4c0c      	ldr	r4, [pc, #48]	@ (800ed68 <__libc_init_array+0x44>)
 800ed38:	f000 f87e 	bl	800ee38 <_init>
 800ed3c:	1b64      	subs	r4, r4, r5
 800ed3e:	10a4      	asrs	r4, r4, #2
 800ed40:	2600      	movs	r6, #0
 800ed42:	42a6      	cmp	r6, r4
 800ed44:	d105      	bne.n	800ed52 <__libc_init_array+0x2e>
 800ed46:	bd70      	pop	{r4, r5, r6, pc}
 800ed48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed4c:	4798      	blx	r3
 800ed4e:	3601      	adds	r6, #1
 800ed50:	e7ee      	b.n	800ed30 <__libc_init_array+0xc>
 800ed52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed56:	4798      	blx	r3
 800ed58:	3601      	adds	r6, #1
 800ed5a:	e7f2      	b.n	800ed42 <__libc_init_array+0x1e>
 800ed5c:	0800ef9c 	.word	0x0800ef9c
 800ed60:	0800ef9c 	.word	0x0800ef9c
 800ed64:	0800ef9c 	.word	0x0800ef9c
 800ed68:	0800efa0 	.word	0x0800efa0

0800ed6c <__retarget_lock_acquire_recursive>:
 800ed6c:	4770      	bx	lr

0800ed6e <__retarget_lock_release_recursive>:
 800ed6e:	4770      	bx	lr

0800ed70 <memcpy>:
 800ed70:	440a      	add	r2, r1
 800ed72:	4291      	cmp	r1, r2
 800ed74:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed78:	d100      	bne.n	800ed7c <memcpy+0xc>
 800ed7a:	4770      	bx	lr
 800ed7c:	b510      	push	{r4, lr}
 800ed7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed86:	4291      	cmp	r1, r2
 800ed88:	d1f9      	bne.n	800ed7e <memcpy+0xe>
 800ed8a:	bd10      	pop	{r4, pc}

0800ed8c <_free_r>:
 800ed8c:	b538      	push	{r3, r4, r5, lr}
 800ed8e:	4605      	mov	r5, r0
 800ed90:	2900      	cmp	r1, #0
 800ed92:	d041      	beq.n	800ee18 <_free_r+0x8c>
 800ed94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed98:	1f0c      	subs	r4, r1, #4
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	bfb8      	it	lt
 800ed9e:	18e4      	addlt	r4, r4, r3
 800eda0:	f000 f83e 	bl	800ee20 <__malloc_lock>
 800eda4:	4a1d      	ldr	r2, [pc, #116]	@ (800ee1c <_free_r+0x90>)
 800eda6:	6813      	ldr	r3, [r2, #0]
 800eda8:	b933      	cbnz	r3, 800edb8 <_free_r+0x2c>
 800edaa:	6063      	str	r3, [r4, #4]
 800edac:	6014      	str	r4, [r2, #0]
 800edae:	4628      	mov	r0, r5
 800edb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edb4:	f000 b83a 	b.w	800ee2c <__malloc_unlock>
 800edb8:	42a3      	cmp	r3, r4
 800edba:	d908      	bls.n	800edce <_free_r+0x42>
 800edbc:	6820      	ldr	r0, [r4, #0]
 800edbe:	1821      	adds	r1, r4, r0
 800edc0:	428b      	cmp	r3, r1
 800edc2:	bf01      	itttt	eq
 800edc4:	6819      	ldreq	r1, [r3, #0]
 800edc6:	685b      	ldreq	r3, [r3, #4]
 800edc8:	1809      	addeq	r1, r1, r0
 800edca:	6021      	streq	r1, [r4, #0]
 800edcc:	e7ed      	b.n	800edaa <_free_r+0x1e>
 800edce:	461a      	mov	r2, r3
 800edd0:	685b      	ldr	r3, [r3, #4]
 800edd2:	b10b      	cbz	r3, 800edd8 <_free_r+0x4c>
 800edd4:	42a3      	cmp	r3, r4
 800edd6:	d9fa      	bls.n	800edce <_free_r+0x42>
 800edd8:	6811      	ldr	r1, [r2, #0]
 800edda:	1850      	adds	r0, r2, r1
 800eddc:	42a0      	cmp	r0, r4
 800edde:	d10b      	bne.n	800edf8 <_free_r+0x6c>
 800ede0:	6820      	ldr	r0, [r4, #0]
 800ede2:	4401      	add	r1, r0
 800ede4:	1850      	adds	r0, r2, r1
 800ede6:	4283      	cmp	r3, r0
 800ede8:	6011      	str	r1, [r2, #0]
 800edea:	d1e0      	bne.n	800edae <_free_r+0x22>
 800edec:	6818      	ldr	r0, [r3, #0]
 800edee:	685b      	ldr	r3, [r3, #4]
 800edf0:	6053      	str	r3, [r2, #4]
 800edf2:	4408      	add	r0, r1
 800edf4:	6010      	str	r0, [r2, #0]
 800edf6:	e7da      	b.n	800edae <_free_r+0x22>
 800edf8:	d902      	bls.n	800ee00 <_free_r+0x74>
 800edfa:	230c      	movs	r3, #12
 800edfc:	602b      	str	r3, [r5, #0]
 800edfe:	e7d6      	b.n	800edae <_free_r+0x22>
 800ee00:	6820      	ldr	r0, [r4, #0]
 800ee02:	1821      	adds	r1, r4, r0
 800ee04:	428b      	cmp	r3, r1
 800ee06:	bf04      	itt	eq
 800ee08:	6819      	ldreq	r1, [r3, #0]
 800ee0a:	685b      	ldreq	r3, [r3, #4]
 800ee0c:	6063      	str	r3, [r4, #4]
 800ee0e:	bf04      	itt	eq
 800ee10:	1809      	addeq	r1, r1, r0
 800ee12:	6021      	streq	r1, [r4, #0]
 800ee14:	6054      	str	r4, [r2, #4]
 800ee16:	e7ca      	b.n	800edae <_free_r+0x22>
 800ee18:	bd38      	pop	{r3, r4, r5, pc}
 800ee1a:	bf00      	nop
 800ee1c:	20003cf8 	.word	0x20003cf8

0800ee20 <__malloc_lock>:
 800ee20:	4801      	ldr	r0, [pc, #4]	@ (800ee28 <__malloc_lock+0x8>)
 800ee22:	f7ff bfa3 	b.w	800ed6c <__retarget_lock_acquire_recursive>
 800ee26:	bf00      	nop
 800ee28:	20003cf4 	.word	0x20003cf4

0800ee2c <__malloc_unlock>:
 800ee2c:	4801      	ldr	r0, [pc, #4]	@ (800ee34 <__malloc_unlock+0x8>)
 800ee2e:	f7ff bf9e 	b.w	800ed6e <__retarget_lock_release_recursive>
 800ee32:	bf00      	nop
 800ee34:	20003cf4 	.word	0x20003cf4

0800ee38 <_init>:
 800ee38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee3a:	bf00      	nop
 800ee3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee3e:	bc08      	pop	{r3}
 800ee40:	469e      	mov	lr, r3
 800ee42:	4770      	bx	lr

0800ee44 <_fini>:
 800ee44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee46:	bf00      	nop
 800ee48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee4a:	bc08      	pop	{r3}
 800ee4c:	469e      	mov	lr, r3
 800ee4e:	4770      	bx	lr
