# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_224 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_224 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_224 a } -attr @name {}
attribute {hierPin Tile_224 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_224.ADC2.m03 m03 v -hier Tile_224 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_224.ADC2.m02 m02 syn -hier Tile_224 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_224.ADC2.mixer ADC2mixer syn -hier Tile_224 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_224.ADC2 ADC2 syn -hier Tile_224 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2} -attr @name {}
attribute {pin ADC.Tile_224.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_224.ADC0.m01 m01 v -hier Tile_224 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_224.ADC0.m00 m00 syn -hier Tile_224 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_224.ADC0.mixer ADC0mixer syn -hier Tile_224 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_224.ADC0 ADC0 syn -hier Tile_224 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0} -attr @name {}
attribute {pin ADC.Tile_224.ADC0 TX } -attr @name {}
load inst Tile_225 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_225 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_225 a } -attr @name {}
attribute {hierPin Tile_225 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_225.ADC2.m03 m03 v -hier Tile_225 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_225.ADC2.m02 m02 syn -hier Tile_225 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_225.ADC2.mixer ADC2mixer syn -hier Tile_225 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_225.ADC2 ADC2 syn -hier Tile_225 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2} -attr @name {}
attribute {pin ADC.Tile_225.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_225.ADC0.m01 m01 v -hier Tile_225 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_225.ADC0.m00 m00 syn -hier Tile_225 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_225.ADC0.mixer ADC0mixer syn -hier Tile_225 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_225.ADC0 ADC0 syn -hier Tile_225 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0} -attr @name {}
attribute {pin ADC.Tile_225.ADC0 TX } -attr @name {}
load inst Tile_226 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_226 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_226 a } -attr @name {}
attribute {hierPin Tile_226 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_226.ADC2.m03 m03 v -hier Tile_226 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_226.ADC2.m02 m02 syn -hier Tile_226 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_226.ADC2.mixer ADC2mixer syn -hier Tile_226 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_226.ADC2 ADC2 syn -hier Tile_226 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2} -attr @name {}
attribute {pin ADC.Tile_226.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_226.ADC0.m01 m01 v -hier Tile_226 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_226.ADC0.m00 m00 syn -hier Tile_226 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_226.ADC0.mixer ADC0mixer syn -hier Tile_226 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_226.ADC0 ADC0 syn -hier Tile_226 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0} -attr @name {}
attribute {pin ADC.Tile_226.ADC0 TX } -attr @name {}
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_227.ADC2.m03 m03 v -hier Tile_227 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_227.ADC2.m02 m02 syn -hier Tile_227 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_227.ADC2.mixer ADC2mixer syn -hier Tile_227 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_227.ADC2 ADC2 syn -hier Tile_227 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2} -attr @name {}
attribute {pin ADC.Tile_227.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_227.ADC0.m01 m01 v -hier Tile_227 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_227.ADC0.m00 m00 syn -hier Tile_227 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_227.ADC0.mixer ADC0mixer syn -hier Tile_227 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_227.ADC0 ADC0 syn -hier Tile_227 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0} -attr @name {}
attribute {pin ADC.Tile_227.ADC0 TX } -attr @name {}
show
# Starting Split Pages                                                   97.26
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                  97.26
# KwayPart started for 36 comps, 0 nets                                  97.26
# Init done: 1 nodes (1 locked nodes), 0 edges                           97.26
# Startpart done: 1 parts                                                97.26
# KwayPart done                                                          97.26
# End of Split Pages: 1 pages                                            97.26
# End of Split Pages                                                     97.26
# Generating Regions for Page 1:   36 Comps,    0 Nets                   97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# End of Generating Regions for Page 1                                   97.26
scrollpos 108 676
zoom -x 0 -y 0 0.5
scrollpos 68 423
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_224 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_224 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_224 a } -attr @name {}
attribute {hierPin Tile_224 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_224.ADC2.m03 m03 v -hier Tile_224 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_224.ADC2.m02 m02 syn -hier Tile_224 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_224.ADC2.mixer ADC2mixer syn -hier Tile_224 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_224.ADC2 ADC2 syn -hier Tile_224 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2} -attr @name {}
attribute {pin ADC.Tile_224.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_224.ADC0.m01 m01 v -hier Tile_224 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_224.ADC0.m00 m00 syn -hier Tile_224 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_224.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_224.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_224.ADC0.mixer ADC0mixer syn -hier Tile_224 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_224.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_224.ADC0 ADC0 syn -hier Tile_224 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0} -attr @name {}
attribute {pin ADC.Tile_224.ADC0 TX } -attr @name {}
load inst Tile_225 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_225 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_225 a } -attr @name {}
attribute {hierPin Tile_225 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_225.ADC2.m03 m03 v -hier Tile_225 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_225.ADC2.m02 m02 syn -hier Tile_225 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_225.ADC2.mixer ADC2mixer syn -hier Tile_225 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_225.ADC2 ADC2 syn -hier Tile_225 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2} -attr @name {}
attribute {pin ADC.Tile_225.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_225.ADC0.m01 m01 v -hier Tile_225 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_225.ADC0.m00 m00 syn -hier Tile_225 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_225.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_225.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_225.ADC0.mixer ADC0mixer syn -hier Tile_225 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_225.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_225.ADC0 ADC0 syn -hier Tile_225 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0} -attr @name {}
attribute {pin ADC.Tile_225.ADC0 TX } -attr @name {}
load inst Tile_226 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_226 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_226 a } -attr @name {}
attribute {hierPin Tile_226 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_226.ADC2.m03 m03 v -hier Tile_226 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_226.ADC2.m02 m02 syn -hier Tile_226 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_226.ADC2.mixer ADC2mixer syn -hier Tile_226 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_226.ADC2 ADC2 syn -hier Tile_226 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2} -attr @name {}
attribute {pin ADC.Tile_226.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_226.ADC0.m01 m01 v -hier Tile_226 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_226.ADC0.m00 m00 syn -hier Tile_226 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_226.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_226.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_226.ADC0.mixer ADC0mixer syn -hier Tile_226 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_226.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_226.ADC0 ADC0 syn -hier Tile_226 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0} -attr @name {}
attribute {pin ADC.Tile_226.ADC0 TX } -attr @name {}
load inst Tile_227 TILE_SYMBOL v -pg 1 -y 200 -x 1 -autohide -attr @cell Tile_227 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_227 a } -attr @name {}
attribute {hierPin Tile_227 a } -attr @name {}
load symbol m03 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_227.ADC2.m03 m03 v -hier Tile_227 -pg 1 -y 201 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC2.m03 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC2.m03 RX } -attr @name {}
load symbol m02 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_227.ADC2.m02 m02 syn -hier Tile_227 -pg 1 -y 202 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC2.m02 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC2.m02 RX } -attr @name {}
load symbol ADC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_227.ADC2.mixer ADC2mixer syn -hier Tile_227 -pg 1 -y 226 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC2.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC2.mixer RIGHT_I} -attr @name I
load symbol ADC2 syn HIERGEN port TX out
load inst ADC.Tile_227.ADC2 ADC2 syn -hier Tile_227 -pg 1 -y 226 -x 1 -resize 60 85 -attr @cell ADC1 -autohide
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2} -attr @name {}
attribute {pin ADC.Tile_227.ADC2 TX } -attr @name {}
load symbol m01 v HIERGEN port RX in attrdsp @name -cc 0 0 10
load inst ADC.Tile_227.ADC0.m01 m01 v -hier Tile_227 -pg 1 -y 351 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC0.m01 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC0.m01 RX } -attr @name {}
load symbol m00 syn HIERGEN attrdsp @name -cc -10 -10 50 port RX in
load inst ADC.Tile_227.ADC0.m00 m00 syn -hier Tile_227 -pg 1 -y 352 -x 200 -resize 40 40 -autohide -attr @name {}
attribute {inst ADC.Tile_227.ADC0.m00 } -attr @fillcolor #aaa7a7
attribute {pin ADC.Tile_227.ADC0.m00 RX } -attr @name {}
load symbol ADC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst ADC.Tile_227.ADC0.mixer ADC0mixer syn -hier Tile_227 -pg 1 -y 376 -x 190 -resize 80 105 -attr @cell Mixer -attr @name {}
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC0.mixer LEFT_I} -attr @name I
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_Q} -attr @name Q
attribute {pin ADC.Tile_227.ADC0.mixer RIGHT_I} -attr @name I
load symbol ADC0 syn HIERGEN port TX out
load inst ADC.Tile_227.ADC0 ADC0 syn -hier Tile_227 -pg 1 -y 376 -x 1 -resize 60 85 -autohide
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0} -attr @name {}
attribute {pin ADC.Tile_227.ADC0 TX } -attr @name {}
show
# Starting Split Pages                                                   97.26
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                  97.26
# KwayPart started for 36 comps, 0 nets                                  97.26
# Init done: 1 nodes (1 locked nodes), 0 edges                           97.26
# Startpart done: 1 parts                                                97.26
# KwayPart done                                                          97.26
# End of Split Pages: 1 pages                                            97.26
# End of Split Pages                                                     97.26
# Generating Regions for Page 1:   36 Comps,    0 Nets                   97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# End of Generating Regions for Page 1                                   97.26
scrollpos 108 676
zoom -x 0 -y 0 0.5
scrollpos 68 423
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
increment -const
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_224.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_224.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_225.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_225.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_226.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_226.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_227.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_227.ADC2.m03} -attr @name Real
show
# Starting Split Pages                                                   97.26
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                  97.26
# KwayPart started for 36 comps, 0 nets                                  97.26
# Init done: 1 nodes (1 locked nodes), 0 edges                           97.26
# Startpart done: 1 parts                                                97.26
# KwayPart done                                                          97.26
# End of Split Pages: 1 pages                                            97.26
# End of Split Pages                                                     97.26
# Generating Regions for Page 1:   36 Comps,    0 Nets                   97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# Analyze                                                                97.26
# Levelize                                                               97.26
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000              97.26
# Nets                                                                   97.26
# Place                                                                  97.26
# PlaceNets                                                              97.26
# SpaceY                                                                 97.26
# Track                                                                  97.26
# SpaceX                                                                 97.26
# Wire                                                                   97.26
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                  97.26
# End of doGenerate                                                      97.26
# End of Generating Regions for Page 1                                   97.26
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -250 -263
fullfit
scrollpos -197 61
scrollpos -197 61
scrollpos -202 62
#CMD scrollpos
#R -202 62
increment -const
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_224.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_224.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_225.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_225.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_226.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_226.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_227.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_227.ADC2.m03} -attr @name Real
show
# Starting Split Pages                                                  105.64
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                 105.64
# KwayPart started for 36 comps, 0 nets                                 105.64
# Init done: 1 nodes (1 locked nodes), 0 edges                          105.64
# Startpart done: 1 parts                                               105.64
# KwayPart done                                                         105.64
# End of Split Pages: 1 pages                                           105.64
# End of Split Pages                                                    105.64
# Generating Regions for Page 1:   36 Comps,    0 Nets                  105.64
# Analyze                                                               105.64
# Levelize                                                              105.64
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             105.64
# Nets                                                                  105.64
# Place                                                                 105.64
# PlaceNets                                                             105.64
# SpaceY                                                                105.64
# Track                                                                 105.64
# SpaceX                                                                105.64
# Wire                                                                  105.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.64
# End of doGenerate                                                     105.64
# Analyze                                                               105.64
# Levelize                                                              105.64
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             105.64
# Nets                                                                  105.64
# Place                                                                 105.64
# PlaceNets                                                             105.64
# SpaceY                                                                105.64
# Track                                                                 105.64
# SpaceX                                                                105.64
# Wire                                                                  105.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.64
# End of doGenerate                                                     105.64
# Analyze                                                               105.64
# Levelize                                                              105.64
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             105.64
# Nets                                                                  105.64
# Place                                                                 105.64
# PlaceNets                                                             105.64
# SpaceY                                                                105.64
# Track                                                                 105.64
# SpaceX                                                                105.64
# Wire                                                                  105.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.64
# End of doGenerate                                                     105.64
# Analyze                                                               105.64
# Levelize                                                              105.64
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             105.64
# Nets                                                                  105.64
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# Analyze                                                               105.69
# Levelize                                                              105.69
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             105.69
# Nets                                                                  105.69
# Place                                                                 105.69
# PlaceNets                                                             105.69
# SpaceY                                                                105.69
# Track                                                                 105.69
# SpaceX                                                                105.69
# Wire                                                                  105.69
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 105.69
# End of doGenerate                                                     105.69
# End of Generating Regions for Page 1                                  105.69
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -202 62
scrollpos -202 62
#CMD scrollpos
#R -202 62
increment -const
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_224.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_224.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_225.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_225.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_226.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_226.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_227.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_227.ADC2.m03} -attr @name Real
show
# Starting Split Pages                                                  107.47
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                 107.47
# KwayPart started for 36 comps, 0 nets                                 107.47
# Init done: 1 nodes (1 locked nodes), 0 edges                          107.47
# Startpart done: 1 parts                                               107.47
# KwayPart done                                                         107.47
# End of Split Pages: 1 pages                                           107.47
# End of Split Pages                                                    107.47
# Generating Regions for Page 1:   36 Comps,    0 Nets                  107.47
# Analyze                                                               107.47
# Levelize                                                              107.47
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             107.47
# Nets                                                                  107.47
# Place                                                                 107.47
# PlaceNets                                                             107.47
# SpaceY                                                                107.47
# Track                                                                 107.47
# SpaceX                                                                107.47
# Wire                                                                  107.47
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.47
# End of doGenerate                                                     107.47
# Analyze                                                               107.47
# Levelize                                                              107.47
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             107.47
# Nets                                                                  107.47
# Place                                                                 107.47
# PlaceNets                                                             107.47
# SpaceY                                                                107.47
# Track                                                                 107.47
# SpaceX                                                                107.47
# Wire                                                                  107.47
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.47
# End of doGenerate                                                     107.47
# Analyze                                                               107.47
# Levelize                                                              107.47
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             107.47
# Nets                                                                  107.47
# Place                                                                 107.47
# PlaceNets                                                             107.47
# SpaceY                                                                107.47
# Track                                                                 107.47
# SpaceX                                                                107.47
# Wire                                                                  107.47
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.47
# End of doGenerate                                                     107.47
# Analyze                                                               107.47
# Levelize                                                              107.47
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             107.47
# Nets                                                                  107.47
# Place                                                                 107.47
# PlaceNets                                                             107.47
# SpaceY                                                                107.47
# Track                                                                 107.47
# SpaceX                                                                107.47
# Wire                                                                  107.47
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.47
# End of doGenerate                                                     107.47
# Analyze                                                               107.47
# Levelize                                                              107.47
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             107.47
# Nets                                                                  107.47
# Place                                                                 107.47
# PlaceNets                                                             107.47
# SpaceY                                                                107.47
# Track                                                                 107.47
# SpaceX                                                                107.47
# Wire                                                                  107.47
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 107.47
# End of doGenerate                                                     107.47
# End of Generating Regions for Page 1                                  107.47
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -202 62
scrollpos -202 62
#CMD scrollpos
#R -202 62
increment -const
attribute {inst ADC.Tile_224.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_224.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_224.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_224.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_224.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_225.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_225.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_225.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_225.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_225.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_226.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_226.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_226.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_226.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_226.ADC2.m03} -attr @name Real
attribute {inst ADC.Tile_227.ADC0} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC0.m00} -attr @name Real
attribute {inst ADC.Tile_227.ADC0.m01} -attr @name Real
attribute {inst ADC.Tile_227.ADC2} -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.mixer } -attr @fillcolor #e2e0de
attribute {inst ADC.Tile_227.ADC2.m02} -attr @name Real
attribute {inst ADC.Tile_227.ADC2.m03} -attr @name Real
show
# Starting Split Pages                                                  109.80
# Split Pages 36 Comps, 0 Nets 0 NetBundles 0 CGraphics                 109.80
# KwayPart started for 36 comps, 0 nets                                 109.80
# Init done: 1 nodes (1 locked nodes), 0 edges                          109.80
# Startpart done: 1 parts                                               109.80
# KwayPart done                                                         109.80
# End of Split Pages: 1 pages                                           109.80
# End of Split Pages                                                    109.80
# Generating Regions for Page 1:   36 Comps,    0 Nets                  109.80
# Analyze                                                               109.80
# Levelize                                                              109.80
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             109.80
# Nets                                                                  109.80
# Place                                                                 109.80
# PlaceNets                                                             109.80
# SpaceY                                                                109.80
# Track                                                                 109.80
# SpaceX                                                                109.80
# Wire                                                                  109.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.80
# End of doGenerate                                                     109.80
# Analyze                                                               109.80
# Levelize                                                              109.80
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             109.80
# Nets                                                                  109.80
# Place                                                                 109.80
# PlaceNets                                                             109.80
# SpaceY                                                                109.80
# Track                                                                 109.80
# SpaceX                                                                109.80
# Wire                                                                  109.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.80
# End of doGenerate                                                     109.80
# Analyze                                                               109.80
# Levelize                                                              109.80
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             109.80
# Nets                                                                  109.80
# Place                                                                 109.80
# PlaceNets                                                             109.80
# SpaceY                                                                109.80
# Track                                                                 109.80
# SpaceX                                                                109.80
# Wire                                                                  109.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.80
# End of doGenerate                                                     109.80
# Analyze                                                               109.80
# Levelize                                                              109.80
# End of LevelAssign mode=I, 4 Levels, 8 Comps, limit=30000             109.80
# Nets                                                                  109.80
# Place                                                                 109.80
# PlaceNets                                                             109.80
# SpaceY                                                                109.80
# Track                                                                 109.80
# SpaceX                                                                109.80
# Wire                                                                  109.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.80
# End of doGenerate                                                     109.80
# Analyze                                                               109.80
# Levelize                                                              109.80
# End of LevelAssign mode=I, 2 Levels, 4 Comps, limit=30000             109.80
# Nets                                                                  109.80
# Place                                                                 109.80
# PlaceNets                                                             109.80
# SpaceY                                                                109.80
# Track                                                                 109.80
# SpaceX                                                                109.80
# Wire                                                                  109.80
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 109.80
# End of doGenerate                                                     109.80
# End of Generating Regions for Page 1                                  109.80
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -202 62
scrollpos -202 62
