@E: CG389 :"C:\Users\reeve\Git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v":62:17:62:37|Reference to undefined module RegistersControl
@E: CS168 :"C:\Users\reeve\Git\UCT-FPGA-Course-2022\Projects\Counter\Counter.v":85:16:85:16|Port ipRdRegisters does not exist

