# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nqueens_vhdl.srcs/sources_1/new/ctrl_logic.vhd" \
"../../../../nqueens_vhdl.srcs/sim_1/new/ctrl_logic_tb.vhd" \

# Do not sort compile order
nosort
