# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of MuxMem.v was successful.
# Compile of PCSource.v was successful.
# Compile of RegDst.v was successful.
# Compile of ALUSrcA.v was successful.
# Compile of ALUSrcB.v was successful.
# Compile of CPU.v was successful.
# Compile of Iord.v was successful.
# Compile of MemtoReg.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of MuxMem.v was successful with warnings.
# Compile of MuxMem.v was successful with warnings.
# Compile of MuxMem.v was successful with warnings.
vsim -gui work.CPU
# vsim -gui work.CPU 
# Start time: 20:58:17 on Nov 23,2021
# Loading work.CPU
# Loading work.MuxMem
# Loading work.Iord
# Loading work.MemtoReg
# Loading work.RegDst
# Loading work.PCSource
# Loading work.ALUSrcA
# Loading work.ALUSrcB
# ** Error: (vsim-3033) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(283): Instantiation of 'Control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v
#         Searched libraries:
#             C:/Users/Yves/Desktop/projetoCPU/project components/work
# Error loading design
# End time: 20:58:24 on Nov 23,2021, Elapsed time: 0:00:07
# Errors: 1, Warnings: 0
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of MuxMem.v was successful.
# Compile of PCSource.v was successful.
# Compile of RegDst.v was successful.
# Compile of ALUSrcA.v was successful.
# Compile of ALUSrcB.v was successful.
# Compile of Control.v was successful with warnings.
# Compile of CPU.v was successful with warnings.
# Compile of Iord.v was successful.
# Compile of MemtoReg.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.CPU
# vsim -gui work.CPU 
# Start time: 20:59:37 on Nov 23,2021
# Loading work.CPU
# Loading work.MuxMem
# Loading work.Iord
# Loading work.MemtoReg
# Loading work.RegDst
# Loading work.PCSource
# Loading work.ALUSrcA
# Loading work.ALUSrcB
# Loading work.Control
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading work.banco_reg(behavioral_arch)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(151): [PCDPC] - Port size (16) does not match connection size (32) for port 'data1'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/MUX_MEM File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(234): [PCDPC] - Port size (32) does not match connection size (16) for port 'data2'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_MEM_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(234): [PCDPC] - Port size (32) does not match connection size (16) for port 'data3'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_MEM_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(248): [PCDPC] - Port size (32) does not match connection size (5) for port 'data_out'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_REG_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(266): [PCDPC] - Port size (32) does not match connection size (5) for port 'data2'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_ULAA_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(274): [PCDPC] - Port size (32) does not match connection size (5) for port 'data0'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_ULAB_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v
# Error opening C:/Users/Yves/Desktop/projetoCPU/project components/[PCDPC] - Port size (32) does not match connection size 
# Path name 'C:/Users/Yves/Desktop/projetoCPU/project components/[PCDPC] - Port size (32) does not match connection size ' doesn't exist.
quit -sim
# End time: 21:01:01 on Nov 23,2021, Elapsed time: 0:01:24
# Errors: 1, Warnings: 6
vsim -gui work.CPU
# vsim -gui work.CPU 
# Start time: 21:01:27 on Nov 23,2021
# Loading work.CPU
# Loading work.MuxMem
# Loading work.Iord
# Loading work.MemtoReg
# Loading work.RegDst
# Loading work.PCSource
# Loading work.ALUSrcA
# Loading work.ALUSrcB
# Loading work.Control
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading work.banco_reg(behavioral_arch)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(151): [PCDPC] - Port size (16) does not match connection size (32) for port 'data1'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/MUX_MEM File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MuxMem.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(234): [PCDPC] - Port size (32) does not match connection size (16) for port 'data2'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_MEM_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(234): [PCDPC] - Port size (32) does not match connection size (16) for port 'data3'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_MEM_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/MemtoReg.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(248): [PCDPC] - Port size (32) does not match connection size (5) for port 'data_out'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_REG_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(266): [PCDPC] - Port size (32) does not match connection size (5) for port 'data2'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_ULAA_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcA.v
# ** Warning: (vsim-3015) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(274): [PCDPC] - Port size (32) does not match connection size (5) for port 'data0'. The port definition is at: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_ULAB_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/ALUSrcB.v
quit -sim
# End time: 21:33:52 on Nov 23,2021, Elapsed time: 0:32:25
# Errors: 0, Warnings: 6
# Compile of Instr_Reg.vhd was successful.
# Compile of Memoria.vhd was successful.
# Compile of RegDesloc.vhd was successful.
# Compile of Registrador.vhd was successful.
# Compile of ula32.vhd was successful.
# Compile of Banco_reg.vhd was successful.
# Compile of MuxMem.v was successful.
# Compile of PCSource.v was successful.
# Compile of RegDst.v was successful.
# Compile of ALUSrcA.v was successful.
# Compile of ALUSrcB.v was successful.
# Compile of CPU.v was successful.
# Compile of Iord.v was successful.
# Compile of MemtoReg.v was successful.
# Compile of Control.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.CPU
# vsim -gui work.CPU 
# Start time: 21:34:25 on Nov 23,2021
# Loading work.CPU
# Loading work.MuxMem
# Loading work.Iord
# Loading work.MemtoReg
# Loading work.RegDst
# Loading work.PCSource
# Loading work.ALUSrcA
# Loading work.ALUSrcB
# Loading work.Control
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading work.banco_reg(behavioral_arch)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Fatal: (vsim-3365) C:/Users/Yves/Desktop/projetoCPU/project components/made_components/CPU.v(248): Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/M_REG_ File: C:/Users/Yves/Desktop/projetoCPU/project components/made_components/RegDst.v
# FATAL ERROR while loading design
# Error loading design
# End time: 21:34:27 on Nov 23,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
# Compile of CPU.v was successful.
vsim -gui work.CPU
# vsim -gui work.CPU 
# Start time: 21:35:26 on Nov 23,2021
# Loading work.CPU
# Loading work.MuxMem
# Loading work.Iord
# Loading work.MemtoReg
# Loading work.RegDst
# Loading work.PCSource
# Loading work.ALUSrcA
# Loading work.ALUSrcB
# Loading work.Control
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading work.banco_reg(behavioral_arch)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.ula32(behavioral)
add wave -position insertpoint  \
sim:/CPU/clk \
sim:/CPU/reset
add wave -position insertpoint  \
sim:/CPU/Control_u/STATE
add wave -position insertpoint  \
sim:/CPU/Control_u/OPCODE
add wave -position insertpoint  \
sim:/CPU/RegBase_/Cluster(20)
add wave -position insertpoint  \
sim:/CPU/RegBase_/Cluster(21)
add wave -position insertpoint  \
sim:/CPU/RegBase_/Cluster(25)
add wave -position insertpoint  \
sim:/CPU/RegBase_/Cluster(22)
add wave -position insertpoint  \
sim:/CPU/RegBase_/Cluster(26)
add wave -position insertpoint  \
sim:/CPU/PC_/Saida
force -freeze sim:/CPU/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/CPU/RegBase_/Cluster(20) 00000000000000000000000000000001 0
force -freeze sim:/CPU/RegBase_/Cluster(21) 00000000000000000000000000000010 0
force -freeze sim:/CPU/RegBase_/Cluster(22) 00000000000000000000000000000011 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Three
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Three
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Three
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Two
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Two
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_Two
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_One
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_One
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM_plus_One
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM
# ** Error: Unknown intended_device_family UNUSED
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_/MEM
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/Memdata_
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/RegBase_
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /CPU/RegBase_
# ** Error: (vsim-86) Argument value -2147483645 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
# ** Error: (vsim-86) Argument value -2147483646 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
# ** Error: (vsim-86) Argument value -2147483647 is not in bounds of subtype NATURAL.
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ps  Iteration: 1  Instance: /CPU/Memdata_
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200 ps  Iteration: 1  Instance: /CPU/Memdata_
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
quit -sim
# End time: 21:40:29 on Nov 23,2021, Elapsed time: 0:05:03
# Errors: 11, Warnings: 15
# Compile of CPU.v was successful.
