INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/chip_contest/password_expansion/password2/password2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/chip_contest/password_expansion/password2/password2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoCode/chip_contest/password_expansion/password2/password2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
