Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Thu Oct  3 15:33:31 2024
| Host              : BDCGEHARRIS01 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file TopMi400EamPoc_timing_summary_routed.rpt -pb TopMi400EamPoc_timing_summary_routed.pb -rpx TopMi400EamPoc_timing_summary_routed.rpx -warn_on_violation
| Design            : TopMi400EamPoc
| Device            : xcau25p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           7           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.581        0.000                      0                42307        0.014        0.000                      0                42307        0.000        0.000                       0                 16096  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                              Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                              ------------           ----------      --------------
FPGA_CLK_100MHZ_P                                                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               {0.000 0.100}          0.200           5000.001        
    txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 1.000}          2.000           500.000         
      AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 4.000}          8.000           125.000         
      PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15                                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 2.000}          4.000           250.000         
      pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                     {0.000 2.000}          4.000           250.000         
  qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 5.000}          10.000          100.000         
PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 16.666}         33.333          30.000          
  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                       {0.000 16.666}         33.333          30.000          
  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                     {0.000 33.333}         66.666          15.000          
PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                             7.975        0.000                      0                  972        0.015        0.000                      0                  972        3.200        0.000                       0                   483  
    txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  0.710        0.000                       0                     5  
      AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        3.695        0.000                      0                35201        0.014        0.000                      0                35201        0.000        0.000                       0                 13182  
      PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15                                                                                                                                                                                                                                                                                                                                                                                                                         1.648        0.000                      0                 4482        0.029        0.000                      0                 4482        0.203        0.000                       0                  1960  
      pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           1.620        0.000                      0                  622        0.034        0.000                      0                  622        0.000        0.000                       0                   302  
  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                            15.254        0.000                      0                  102        0.031        0.000                      0                  102       16.134        0.000                       0                    93  
  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                          32.093        0.000                      0                   34        0.229        0.000                      0                   34       33.058        0.000                       0                    27  
PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.719        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                              998.840        0.000                      0                   20        0.059        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                  To Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                  --------                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  AxiBusClock                                       1.926        0.000                      0                 1099        0.091        0.000                      0                 1099  
pipe_clk                                    AxiBusClock                                       1.581        0.000                      0                    3        0.840        0.000                      0                    3  
AxiBusClock                                 PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15        2.279        0.000                      0                  244        0.030        0.000                      0                  244  
AxiBusClock                                 pipe_clk                                          3.053        0.000                      0                    1        0.148        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                                         From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                         To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                                         ----------                                                                                                                                                                                                                                                                                                                                                                                                                                                         --------                                                                                                                                                                                                                                                                                                                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                  AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                              5.388        0.000                      0                   75        0.137        0.000                      0                   75  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                  PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                             8.925        0.000                      0                   38        0.119        0.000                      0                   38  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.339        0.000                      0                   18        0.190        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                  AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15                                                                                                                                                                                                                                                                                                                                                                                                                               2.178        0.000                      0                   98        0.301        0.000                      0                   98  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                                  pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1.992        0.000                      0                    4        0.175        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                                         From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                         To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                         
----------                                                                                                                                                                                                                                                                                                                                                                                                                                                         ----------                                                                                                                                                                                                                                                                                                                                                                                                                                                         --------                                                                                                                                                                                                                                                                                                                                                                                                                                                         
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15                                                                                                                                                                                                                                                                                                                                                                                                                         AxiBusClock                                                                                                                                                                                                                                                                                                                                                                                                                                                        
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                         
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                       PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                         
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                         PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                       PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                                         PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PCIE_CLOCK_P                                                                                                                                                                                                                                                                                                                                                                                                                                                       pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15                                                                                                                                                                                                                                                                                                                                                                                                                         pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                             pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        AxiBusClock                 
(none)                      AxiBusClock   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PCIE_CLOCK_P
  To Clock:  PCIE_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        7.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.363ns (19.698%)  route 1.480ns (80.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.510     3.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y117       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    11.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.363ns (19.698%)  route 1.480ns (80.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.510     3.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y117       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    11.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.363ns (19.698%)  route 1.480ns (80.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.510     3.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[19]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y117       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    11.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.363ns (19.698%)  route 1.480ns (80.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.510     3.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y117       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    11.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.363ns (19.730%)  route 1.477ns (80.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.507     3.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[21]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y117       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    11.421    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.363ns (19.730%)  route 1.477ns (80.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.507     3.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[22]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y117       FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    11.421    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.363ns (19.730%)  route 1.477ns (80.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.507     3.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[23]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y117       FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    11.421    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.363ns (19.730%)  route 1.477ns (80.270%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.683 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]/Q
                         net (fo=28, routed)          0.350     2.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drp_state_reg[6]_0[4]
    SLICE_X111Y115       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     2.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6/O
                         net (fo=1, routed)           0.199     2.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_6_n_0
    SLICE_X111Y115       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     2.418 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2/O
                         net (fo=26, routed)          0.421     2.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0
    SLICE_X111Y115       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.936 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=24, routed)          0.507     3.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[24]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y117       FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    11.421    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/wait_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.982ns (53.619%)  route 0.849ns (46.381%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 11.198 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.187ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_common_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     2.434 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=1, routed)           0.219     2.653    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X111Y122       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.752 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_3/O
                         net (fo=6, routed)           0.249     3.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_3_n_0
    SLICE_X112Y119       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     3.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.381     3.436    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.903    11.198    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[8]/C
                         clock pessimism              0.331    11.529    
                         clock uncertainty           -0.035    11.494    
    SLICE_X111Y116       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[8]
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.982ns (53.902%)  route 0.840ns (46.098%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.187ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_common_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     2.434 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=1, routed)           0.219     2.653    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X111Y122       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.752 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_3/O
                         net (fo=6, routed)           0.249     3.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_3_n_0
    SLICE_X112Y119       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     3.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.371     3.426    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drp_state[6]
    SLICE_X111Y113       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.900    11.195    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y113       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[14]/C
                         clock pessimism              0.331    11.526    
                         clock uncertainty           -0.035    11.491    
    SLICE_X111Y113       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.431    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[14]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                  8.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/arb_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.864%)  route 0.098ns (55.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.897ns (routing 0.187ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.208ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.897     1.192    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X112Y119       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.250 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/done_reg/Q
                         net (fo=6, routed)           0.072     1.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/done_reg_0
    SLICE_X110Y119       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     1.344 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/arb_state[2]_i_1/O
                         net (fo=1, routed)           0.026     1.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/p_0_in[2]
    SLICE_X110Y119       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/arb_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.056     1.626    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X110Y119       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/arb_state_reg[2]/C
                         clock pessimism             -0.331     1.295    
    SLICE_X110Y119       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.355    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/arb_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/di_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DI_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.060ns (44.776%)  route 0.074ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.901ns (routing 0.187ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.208ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.901     1.196    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y118       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/di_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.256 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/di_reg[1]/Q
                         net (fo=1, routed)           0.074     1.330    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/di_reg_n_0_[1]
    SLICE_X111Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DI_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.056     1.626    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y117       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DI_O_reg[1]/C
                         clock pessimism             -0.377     1.248    
    SLICE_X111Y117       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.308    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DI_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.904ns (routing 0.187ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.208ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904     1.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.257 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[7]/Q
                         net (fo=1, routed)           0.081     1.338    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg_n_0_[7]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.057     1.627    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/C
                         clock pessimism             -0.377     1.250    
    SLICE_X110Y114       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.093ns (50.048%)  route 0.093ns (49.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.896ns (routing 0.187ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.208ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.896     1.191    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.249 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[16]/Q
                         net (fo=6, routed)           0.071     1.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/p_15_in
    SLICE_X111Y116       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.355 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state[17]_i_1/O
                         net (fo=1, routed)           0.022     1.377    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state7_out[17]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.051     1.621    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[17]/C
                         clock pessimism             -0.331     1.290    
    SLICE_X111Y116       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.350    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.904ns (routing 0.187ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.208ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904     1.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y113       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.257 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg[11]/Q
                         net (fo=1, routed)           0.082     1.339    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_msk_reg_n_0_[11]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.057     1.627    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/C
                         clock pessimism             -0.377     1.250    
    SLICE_X110Y114       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      0.903ns (routing 0.187ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.208ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.903     1.198    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/drpclk_common_in[0]
    SLICE_X111Y115       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.258 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.080     1.338    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_sync3
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.055     1.625    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg/C
                         clock pessimism             -0.377     1.247    
    SLICE_X111Y114       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.307    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.897ns (routing 0.187ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.208ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.897     1.192    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X112Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.250 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[10]/Q
                         net (fo=1, routed)           0.139     1.389    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg_n_0_[10]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.056     1.626    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[42]/C
                         clock pessimism             -0.331     1.295    
    SLICE_X111Y116       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.357    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.897ns (routing 0.187ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.208ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.897     1.192    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X112Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.252 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[5]/Q
                         net (fo=1, routed)           0.138     1.390    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg_n_0_[5]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.056     1.626    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y116       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[37]/C
                         clock pessimism             -0.331     1.295    
    SLICE_X111Y116       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.357    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      0.948ns (routing 0.187ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.208ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.948     1.244    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X111Y120       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.304 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg[2]/Q
                         net (fo=1, routed)           0.079     1.383    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/do_r_reg_n_0_[2]
    SLICE_X110Y120       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.113     1.683    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/drpclk_common_in[0]
    SLICE_X110Y120       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[34]/C
                         clock pessimism             -0.393     1.289    
    SLICE_X110Y120       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.349    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gte4_drp_arb_i/DO_USR_O_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIE_CLOCK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.093ns (48.627%)  route 0.098ns (51.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      0.896ns (routing 0.187ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.208ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.896     1.191    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/drpclk_common_in[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.249 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.074     1.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_out_reg_0
    SLICE_X111Y112       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.358 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/cpll_cal_state[20]_i_1/O
                         net (fo=1, routed)           0.024     1.382    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state7_out[20]
    SLICE_X111Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.049     1.619    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[20]/C
                         clock pessimism             -0.331     1.288    
    SLICE_X111Y112       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.348    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCIE_CLOCK_P
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCIE_CLOCK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTYE4_COMMON_X0Y1   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.290         10.000      8.710      BUFG_GT_X0Y42       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRLC32E/CLK           n/a            1.064         10.000      8.936      SLICE_X112Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X112Y105      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X112Y105      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.064         10.000      8.936      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X112Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X112Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTYE4_COMMON_X0Y1   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X112Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK           n/a            0.532         5.000       4.468      SLICE_X112Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][30]_srl31/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.532         5.000       4.468      SLICE_X110Y106      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y47  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y46  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y45  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y44  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X0Y43  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/I



---------------------------------------------------------------------------------------------------
From Clock:  AxiBusClock
  To Clock:  AxiBusClock

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[21]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.211ns (10.776%)  route 1.747ns (89.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.850ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.828     2.043    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.121 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/Q
                         net (fo=33, routed)          0.880     3.001    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[0]
    SLICE_X102Y71        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.134 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.867     4.001    xPcieToICAP_AXI_tdata[21]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[21]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[21])
                                                     -2.241     7.697    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[20]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.200ns (10.070%)  route 1.786ns (89.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.850ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.828     2.043    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.121 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/Q
                         net (fo=33, routed)          0.880     3.001    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[0]
    SLICE_X102Y71        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.123 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.906     4.029    xPcieToICAP_AXI_tdata[20]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[20])
                                                     -2.173     7.765    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[13]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.188ns (9.716%)  route 1.747ns (90.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.850ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.828     2.043    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.121 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/Q
                         net (fo=33, routed)          0.928     3.049    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[0]
    SLICE_X102Y72        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.159 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[13]_INST_0/O
                         net (fo=1, routed)           0.819     3.978    xPcieToICAP_AXI_tdata[13]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[13]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[13])
                                                     -2.178     7.760    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[12]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.177ns (9.058%)  route 1.777ns (90.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.850ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.828     2.043    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.121 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/Q
                         net (fo=33, routed)          0.928     3.049    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[0]
    SLICE_X102Y72        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.148 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.849     3.997    xPcieToICAP_AXI_tdata[12]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[12]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[12])
                                                     -2.137     7.801    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.940ns (23.775%)  route 3.014ns (76.225%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 9.774 - 8.000 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.850ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.771ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.831     2.046    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X102Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.125 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/Q
                         net (fo=49, routed)          0.668     2.793    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep_n_0
    SLICE_X99Y19         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.951 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8/O
                         net (fo=117, routed)         0.667     3.619    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8_n_0
    SLICE_X92Y12         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.707 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101/O
                         net (fo=1, routed)           0.021     3.728    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101_n_0
    SLICE_X92Y12         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     3.789 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52/O
                         net (fo=1, routed)           0.000     3.789    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52_n_0
    SLICE_X92Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.819 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20/O
                         net (fo=1, routed)           0.432     4.251    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20_n_0
    SLICE_X98Y15         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.396 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7/O
                         net (fo=1, routed)           0.021     4.417    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7_n_0
    SLICE_X98Y15         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.485 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3/O
                         net (fo=7, routed)           0.455     4.940    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3_n_0
    SLICE_X100Y27        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.088 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[2]_i_1/O
                         net (fo=4, routed)           0.353     5.440    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_out[2]
    SLICE_X97Y30         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.564 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2/O
                         net (fo=3, routed)           0.095     5.660    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2_n_0
    SLICE_X98Y30         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.699 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_1/O
                         net (fo=4, routed)           0.301     6.000    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/D
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.582     9.774    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/WCLK
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_C/CLK
                         clock pessimism              0.144     9.918    
                         clock uncertainty           -0.046     9.872    
    SLICE_X98Y29         RAMS64E (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.056     9.816    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.940ns (23.873%)  route 2.998ns (76.127%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 9.774 - 8.000 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.850ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.771ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.831     2.046    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X102Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.125 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/Q
                         net (fo=49, routed)          0.668     2.793    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep_n_0
    SLICE_X99Y19         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.951 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8/O
                         net (fo=117, routed)         0.667     3.619    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8_n_0
    SLICE_X92Y12         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.707 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101/O
                         net (fo=1, routed)           0.021     3.728    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101_n_0
    SLICE_X92Y12         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     3.789 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52/O
                         net (fo=1, routed)           0.000     3.789    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52_n_0
    SLICE_X92Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.819 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20/O
                         net (fo=1, routed)           0.432     4.251    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20_n_0
    SLICE_X98Y15         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.396 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7/O
                         net (fo=1, routed)           0.021     4.417    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7_n_0
    SLICE_X98Y15         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.485 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3/O
                         net (fo=7, routed)           0.455     4.940    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3_n_0
    SLICE_X100Y27        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.088 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[2]_i_1/O
                         net (fo=4, routed)           0.353     5.440    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_out[2]
    SLICE_X97Y30         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.564 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2/O
                         net (fo=3, routed)           0.095     5.660    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2_n_0
    SLICE_X98Y30         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.699 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_1/O
                         net (fo=4, routed)           0.285     5.984    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/D
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.582     9.774    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/WCLK
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism              0.144     9.918    
                         clock uncertainty           -0.046     9.872    
    SLICE_X98Y29         RAMS64E (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.069     9.803    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.940ns (23.824%)  route 3.006ns (76.176%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 9.774 - 8.000 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.850ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.771ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.831     2.046    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X102Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.125 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/Q
                         net (fo=49, routed)          0.668     2.793    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep_n_0
    SLICE_X99Y19         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.951 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8/O
                         net (fo=117, routed)         0.667     3.619    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8_n_0
    SLICE_X92Y12         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.707 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101/O
                         net (fo=1, routed)           0.021     3.728    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101_n_0
    SLICE_X92Y12         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     3.789 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52/O
                         net (fo=1, routed)           0.000     3.789    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52_n_0
    SLICE_X92Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.819 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20/O
                         net (fo=1, routed)           0.432     4.251    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20_n_0
    SLICE_X98Y15         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.396 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7/O
                         net (fo=1, routed)           0.021     4.417    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7_n_0
    SLICE_X98Y15         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.485 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3/O
                         net (fo=7, routed)           0.455     4.940    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3_n_0
    SLICE_X100Y27        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.088 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[2]_i_1/O
                         net (fo=4, routed)           0.353     5.440    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_out[2]
    SLICE_X97Y30         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.564 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2/O
                         net (fo=3, routed)           0.095     5.660    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2_n_0
    SLICE_X98Y30         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.699 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_1/O
                         net (fo=4, routed)           0.293     5.992    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/D
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.582     9.774    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/WCLK
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_A/CLK
                         clock pessimism              0.144     9.918    
                         clock uncertainty           -0.046     9.872    
    SLICE_X98Y29         RAMS64E (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.057     9.815    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.940ns (23.830%)  route 3.005ns (76.170%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 9.774 - 8.000 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 0.850ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.771ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.831     2.046    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X102Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.125 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep/Q
                         net (fo=49, routed)          0.668     2.793    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_reg_rep_n_0
    SLICE_X99Y19         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.951 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8/O
                         net (fo=117, routed)         0.667     3.619    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_8_n_0
    SLICE_X92Y12         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     3.707 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101/O
                         net (fo=1, routed)           0.021     3.728    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_101_n_0
    SLICE_X92Y12         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     3.789 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52/O
                         net (fo=1, routed)           0.000     3.789    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_52_n_0
    SLICE_X92Y12         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.819 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20/O
                         net (fo=1, routed)           0.432     4.251    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_20_n_0
    SLICE_X98Y15         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.396 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7/O
                         net (fo=1, routed)           0.021     4.417    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_7_n_0
    SLICE_X98Y15         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     4.485 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3/O
                         net (fo=7, routed)           0.455     4.940    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_reg[5]_i_3_n_0
    SLICE_X100Y27        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.088 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[2]_i_1/O
                         net (fo=4, routed)           0.353     5.440    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr_out[2]
    SLICE_X97Y30         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     5.564 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2/O
                         net (fo=3, routed)           0.095     5.660    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_2_n_0
    SLICE_X98Y30         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.699 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6_i_1/O
                         net (fo=4, routed)           0.292     5.991    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/D
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.582     9.774    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/WCLK
    SLICE_X98Y29         RAMS64E                                      r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_B/CLK
                         clock pessimism              0.144     9.918    
                         clock uncertainty           -0.046     9.872    
    SLICE_X98Y29         RAMS64E (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.057     9.815    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[9]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.175ns (9.543%)  route 1.659ns (90.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.850ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.828     2.043    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.121 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/Q
                         net (fo=33, routed)          1.043     3.164    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[0]
    SLICE_X101Y74        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     3.261 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[9]_INST_0/O
                         net (fo=1, routed)           0.616     3.877    xPcieToICAP_AXI_tdata[9]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[9])
                                                     -2.234     7.704    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ICAPE3_inst/I[4]
                            (rising edge-triggered cell ICAPE3 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.201ns (14.419%)  route 1.193ns (85.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.850ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.771ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.849     2.064    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X101Y72        FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.143 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[4]/Q
                         net (fo=1, routed)           0.633     2.776    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[36]
    SLICE_X101Y72        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     2.898 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.560     3.458    xPcieToICAP_AXI_tdata[4]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/I[4]
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.644     9.836    AxiBusClock
    CONFIG_SITE_X0Y0     ICAPE3                                       r  ICAPE3_inst/CLK
                         clock pessimism              0.148     9.984    
                         clock uncertainty           -0.046     9.938    
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[4])
                                                     -2.652     7.286    ICAPE3_inst
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_gen[27].msix_pba_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.426%)  route 0.067ns (53.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.647ns (routing 0.771ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.850ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.647     1.839    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/user_clk
    SLICE_X111Y48        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_gen[27].msix_pba_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.897 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_gen[27].msix_pba_reg_reg[27]/Q
                         net (fo=2, routed)           0.067     1.964    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/pcie_msix_pending[27]
    SLICE_X111Y47        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.872     2.087    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/user_clk
    SLICE_X111Y47        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux_reg[27]/C
                         clock pessimism             -0.199     1.888    
    SLICE_X111Y47        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.950    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_dat_nn1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.803%)  route 0.068ns (53.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.637ns (routing 0.771ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.850ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.637     1.829    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/user_clk
    SLICE_X108Y40        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_dat_nn1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y40        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.889 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_dat_nn1_reg[21]/Q
                         net (fo=2, routed)           0.068     1.957    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din_reg[31]_0[21]
    SLICE_X108Y41        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.865     2.080    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X108Y41        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din_reg[21]/C
                         clock pessimism             -0.199     1.881    
    SLICE_X108Y41        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.943    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_din_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.061ns (36.157%)  route 0.108ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.586ns (routing 0.771ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.850ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.586     1.778    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X98Y58         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.839 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[28]/Q
                         net (fo=3, routed)           0.108     1.947    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1[28]
    SLICE_X97Y59         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.799     2.014    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X97Y59         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]/C
                         clock pessimism             -0.144     1.870    
    SLICE_X97Y59         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.932    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.499ns (routing 0.771ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.850ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.499     1.691    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/user_clk
    SLICE_X85Y43         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.750 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[119]/Q
                         net (fo=1, routed)           0.106     1.856    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO_n_47
    SLICE_X83Y42         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.700     1.915    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X83Y42         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[24]/C
                         clock pessimism             -0.137     1.778    
    SLICE_X83Y42         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.840    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_101_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.059ns (20.775%)  route 0.225ns (79.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.572ns (routing 0.771ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.850ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.572     1.764    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X99Y53         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y53         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.823 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_100_reg[0]/Q
                         net (fo=1, routed)           0.225     2.048    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_100[0]
    SLICE_X99Y63         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_101_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.856     2.071    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X99Y63         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_101_reg[0]/C
                         clock pessimism             -0.102     1.969    
    SLICE_X99Y63         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.031    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_par_101_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_info_ff_reg[0][did][6]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_did_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.011%)  route 0.070ns (53.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.551ns (routing 0.771ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.850ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.551     1.743    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X94Y29         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_info_ff_reg[0][did][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y29         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.803 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_info_ff_reg[0][did][6]/Q
                         net (fo=2, routed)           0.070     1.873    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_head_info_ff_reg[0][did][6]
    SLICE_X94Y27         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_did_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.773     1.988    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X94Y27         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_did_ff_reg[0][6]/C
                         clock pessimism             -0.194     1.794    
    SLICE_X94Y27         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.856    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_did_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.500ns (routing 0.771ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.850ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.500     1.692    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/user_clk
    SLICE_X82Y41         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.750 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head_reg[107]/Q
                         net (fo=1, routed)           0.117     1.867    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO_n_59
    SLICE_X84Y40         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.710     1.925    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X84Y40         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[12]/C
                         clock pessimism             -0.137     1.788    
    SLICE_X84Y40         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.850    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_wadr_nn1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.630ns (routing 0.771ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.850ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.630     1.822    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X104Y41        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.880 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_reg[6]/Q
                         net (fo=2, routed)           0.069     1.949    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec[6]
    SLICE_X104Y40        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.853     2.068    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X104Y40        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_ff_reg[6]/C
                         clock pessimism             -0.198     1.870    
    SLICE_X104Y40        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.932    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_irq_vec_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][1]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.469%)  route 0.141ns (70.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      1.503ns (routing 0.771ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.850ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.503     1.695    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X84Y47         FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.754 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1_reg[wadr][1]/Q
                         net (fo=4, routed)           0.141     1.895    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/DIG0
    SLICE_X82Y50         RAMD32                                       r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.721     1.936    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/WCLK
    SLICE_X82Y50         RAMD32                                       r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/RAMG/CLK
                         clock pessimism             -0.137     1.799    
    SLICE_X82Y50         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     1.877    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/MemArray_reg_0_7_84_97/RAMG
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_data_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_rc_dat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.058ns (30.366%)  route 0.133ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.647ns (routing 0.771ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.850ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.647     1.839    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_clk
    SLICE_X106Y13        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_data_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y13        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.897 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_data_r_reg[19]/Q
                         net (fo=1, routed)           0.133     2.030    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_data_r[19]
    SLICE_X107Y16        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_rc_dat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.877     2.092    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X107Y16        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_rc_dat_reg[19]/C
                         clock pessimism             -0.143     1.949    
    SLICE_X107Y16        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.011    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_rc_dat_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AxiBusClock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PCIE40E4/MCAPCLK    n/a            8.000         8.000       0.000      PCIE40E4_X0Y0     PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
Min Period        n/a     ICAPE3/CLK          n/a            4.875         8.000       3.125      CONFIG_SITE_X0Y0  ICAPE3_inst/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y6       PcieBridge_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X9Y6       PcieBridge_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X7Y2       PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X7Y2       PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X7Y3       PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X7Y3       PcieBridge_i/xdma_0/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  ICAPE3_inst/CLK
Low Pulse Width   Fast    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  ICAPE3_inst/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  ICAPE3_inst/CLK
High Pulse Width  Fast    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  ICAPE3_inst/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y10      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y11      PcieBridge_i/xdma_0/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  To Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.ren_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.077ns (4.273%)  route 1.725ns (95.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 5.695 - 4.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.830ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.754ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.780     1.995    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X101Y6         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.ren_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.072 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.ren_reg[0]/Q
                         net (fo=4, routed)           1.725     3.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ren
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.503     5.695    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.139     5.834    
                         clock uncertainty           -0.046     5.787    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     5.445    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.078ns (4.542%)  route 1.639ns (95.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 5.697 - 4.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.830ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.754ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.779     1.994    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X101Y6         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.072 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wen_reg[0]/Q
                         net (fo=4, routed)           1.639     3.712    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/wen
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.505     5.697    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.139     5.836    
                         clock uncertainty           -0.046     5.789    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     5.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.079ns (4.352%)  route 1.736ns (95.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.782 - 4.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.830ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.754ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.759     1.974    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X101Y35        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.053 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/Q
                         net (fo=6, routed)           1.736     3.789    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_3[8]
    RAMB36_X8Y8          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.590     5.782    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK
    RAMB36_X8Y8          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.142     5.925    
                         clock uncertainty           -0.046     5.878    
    RAMB36_X8Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     5.549    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.549    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.458%)  route 1.693ns (95.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 5.772 - 4.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.830ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.754ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.759     1.974    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X101Y35        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.053 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr1_reg[8]/Q
                         net (fo=6, routed)           1.693     3.746    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_3[8]
    RAMB36_X8Y5          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.580     5.772    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK
    RAMB36_X8Y5          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.142     5.914    
                         clock uncertainty           -0.046     5.868    
    RAMB36_X8Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     5.539    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -3.746    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[17]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.079ns (3.867%)  route 1.964ns (96.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.830ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.754ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.815     2.030    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X105Y57        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.109 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/FRMRDPIPELINE.reg_rdata1_reg[17]/Q
                         net (fo=1, routed)           1.964     4.073    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/mi_rx_posted_request_ram_read_data1[17]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXPOSTEDREQUESTRAMREADDATA1[17]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.518     5.710    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.140     5.850    
                         clock uncertainty           -0.046     5.804    
    PCIE40E4_X0Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MIRXPOSTEDREQUESTRAMREADDATA1[17])
                                                      0.176     5.980    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.078ns (4.935%)  route 1.503ns (95.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 5.697 - 4.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.830ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.754ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.780     1.995    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X101Y6         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.073 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/Q
                         net (fo=8, routed)           1.503     3.576    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/Q[2]
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.505     5.697    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.139     5.836    
                         clock uncertainty           -0.046     5.789    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     5.483    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.076ns (4.514%)  route 1.607ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 5.770 - 4.000 ) 
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.830ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.754ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.722     1.937    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X98Y34         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y34         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.013 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[5]/Q
                         net (fo=6, routed)           1.607     3.620    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[5]
    RAMB36_X8Y5          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.578     5.770    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK
    RAMB36_X8Y5          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.143     5.912    
                         clock uncertainty           -0.046     5.866    
    RAMB36_X8Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294     5.572    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.572    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.326ns (17.660%)  route 1.520ns (82.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.754 - 4.000 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.830ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.754ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.900     2.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK
    RAMB36_X8Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[23])
                                                      0.216     2.331 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DOUTADOUT[23]
                         net (fo=1, routed)           1.504     3.835    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/rdata0_0[87]
    SLICE_X100Y21        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.945 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0[87]_i_1/O
                         net (fo=1, routed)           0.016     3.961    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/p_0_in[87]
    SLICE_X100Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.562     5.754    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X100Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[87]/C
                         clock pessimism              0.191     5.945    
                         clock uncertainty           -0.046     5.899    
    SLICE_X100Y21        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.924    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[87]
  -------------------------------------------------------------------
                         required time                          5.924    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.078ns (5.083%)  route 1.457ns (94.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 5.695 - 4.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.830ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.754ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.780     1.995    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X101Y6         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.073 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[2]/Q
                         net (fo=8, routed)           1.457     3.530    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/Q[2]
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.503     5.695    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.139     5.834    
                         clock uncertainty           -0.046     5.787    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     5.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.504    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.080ns (5.250%)  route 1.444ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 5.697 - 4.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.830ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.754ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.780     1.995    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X101Y6         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y6         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.075 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.addr_reg[6]/Q
                         net (fo=8, routed)           1.444     3.519    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/Q[6]
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.505     5.697    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X7Y2          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.139     5.836    
                         clock uncertainty           -0.046     5.789    
    RAMB36_X7Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     5.505    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.006ns (routing 0.454ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.506ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.006     1.131    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X105Y46        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y46        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.170 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[54]/Q
                         net (fo=1, routed)           0.067     1.237    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[54]
    RAMB36_X9Y9          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.204     1.343    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X9Y9          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.130     1.213    
    RAMB36_X9Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[22])
                                                     -0.005     1.208    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.573ns (routing 0.754ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.830ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.573     1.765    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X100Y3         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y3         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[53]/Q
                         net (fo=1, routed)           0.106     1.932    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[53]
    RAMB36_X8Y0          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.905     2.120    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X8Y0          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.191     1.929    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[21])
                                                     -0.028     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.061ns (29.048%)  route 0.149ns (70.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.609ns (routing 0.754ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.830ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.609     1.801    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X103Y56        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.862 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[59]/Q
                         net (fo=1, routed)           0.149     2.011    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[59]
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.935     2.150    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.143     2.008    
    RAMB36_X9Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.028     1.980    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.002ns (routing 0.454ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.506ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.002     1.127    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X104Y48        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.166 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[33]/Q
                         net (fo=1, routed)           0.112     1.278    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[33]
    RAMB36_X9Y9          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.204     1.343    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X9Y9          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.092     1.251    
    RAMB36_X9Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                     -0.005     1.246    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.858%)  route 0.148ns (71.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.538ns (routing 0.754ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.830ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.538     1.730    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X99Y32         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.790 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[123]/Q
                         net (fo=2, routed)           0.148     1.938    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_4[123]
    RAMB36_X8Y6          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.862     2.077    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/CLK
    RAMB36_X8Y6          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.143     1.934    
    RAMB36_X8Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.028     1.906    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.009ns (routing 0.454ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.506ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.009     1.134    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X105Y56        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.174 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[58]/Q
                         net (fo=1, routed)           0.073     1.247    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[58]
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.211     1.350    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.130     1.219    
    RAMB36_X9Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[26])
                                                     -0.005     1.214    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.031%)  route 0.087ns (67.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.974ns (routing 0.454ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.506ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.974     1.099    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X100Y57        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.140 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[94]/Q
                         net (fo=1, routed)           0.087     1.227    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[94]
    RAMB36_X8Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.179     1.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X8Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.120     1.198    
    RAMB36_X8Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.005     1.193    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.462%)  route 0.135ns (69.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.558ns (routing 0.754ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.830ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.558     1.750    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK
    SLICE_X101Y37        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y37        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.809 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata1_reg[49]/Q
                         net (fo=2, routed)           0.135     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_4[49]
    RAMB36_X8Y7          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.865     2.080    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/CLK
    RAMB36_X8Y7          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.143     1.937    
    RAMB36_X8Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[17])
                                                     -0.028     1.909    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.985ns (routing 0.454ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.506ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.985     1.110    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK
    SLICE_X100Y3         FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y3         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.149 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[44]/Q
                         net (fo=1, routed)           0.091     1.240    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[44]
    RAMB36_X8Y0          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.191     1.330    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK
    RAMB36_X8Y0          RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.120     1.210    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.005     1.205    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.074%)  route 0.123ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.350ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.002ns (routing 0.454ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.506ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.002     1.127    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK
    SLICE_X103Y56        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.166 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[63]/Q
                         net (fo=1, routed)           0.123     1.289    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[63]
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.211     1.350    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK
    RAMB36_X9Y11         RAMB36E2                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.092     1.257    
    RAMB36_X9Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[31])
                                                     -0.005     1.252    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O }

Check Type        Corner  Lib Pin                                Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE40E4/CORECLK                       n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM0           n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM1           n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  n/a               2.000         4.000       2.000      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         4.000       2.431      RAMB36_X8Y0    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         4.000       2.431      RAMB36_X9Y0    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK                     n/a               1.569         4.000       2.431      RAMB36_X9Y1    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y1    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y1    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y4    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y2    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y1    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X8Y1    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.281         0.078       0.203      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.281         0.075       0.206      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     PCIE40E4/CORECLK  0.281         0.072       0.209      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Max Skew          Fast    PCIE40E4/CORECLK                       PCIE40E4/PIPECLK  0.357         0.131       0.226      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     PCIE40E4/CORECLK  0.281         0.053       0.228      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  PCIE40E4/CORECLK  0.281         0.047       0.234      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  PCIE40E4/CORECLK  0.281         0.036       0.245      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.436         0.141       0.295      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.436         0.133       0.303      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Slow    PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     PCIE40E4/CORECLK  0.436         0.130       0.306      PCIE40E4_X0Y0  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.940ns (41.759%)  route 1.311ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.848ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.770ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.904     2.119    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      0.940     3.059 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXDATA[3]
                         net (fo=1, routed)           1.311     4.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][31]_1[3]
    SLICE_X102Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.672     5.864    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/CLK_PCLK2
    SLICE_X102Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/C
                         clock pessimism              0.148     6.012    
                         clock uncertainty           -0.046     5.965    
    SLICE_X102Y67        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.990    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.079ns (4.038%)  route 1.877ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 5.800 - 4.000 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.770ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     2.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.194 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         1.877     4.071    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/SR[0]
    SLICE_X102Y28        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.608     5.800    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/CLK_PCLK2
    SLICE_X102Y28        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/C
                         clock pessimism              0.101     5.901    
                         clock uncertainty           -0.046     5.855    
    SLICE_X102Y28        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.781    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]
  -------------------------------------------------------------------
                         required time                          5.781    
                         arrival time                          -4.071    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPERX00DATA[27]
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.081ns (3.965%)  route 1.962ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 5.738 - 4.000 ) 
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.848ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.770ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.895     2.110    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/CLK_PCLK2
    SLICE_X108Y71        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.191 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][27]/Q
                         net (fo=1, routed)           1.962     4.153    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/Q[27]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPERX00DATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.546     5.738    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                         clock pessimism              0.101     5.839    
                         clock uncertainty           -0.046     5.793    
    PCIE40E4_X0Y0        PCIE40E4 (Setup_PCIE40E4_PIPECLK_PIPERX00DATA[27])
                                                      0.200     5.993    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          5.993    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.758ns (35.975%)  route 1.349ns (64.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 5.876 - 4.000 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.848ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.770ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.748     1.963    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_PIPECLK_PIPETX00DATA[0])
                                                      0.758     2.721 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETX00DATA[0]
                         net (fo=1, routed)           1.349     4.070    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][31]_1[0]
    SLICE_X107Y80        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.684     5.876    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/CLK_PCLK2
    SLICE_X107Y80        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.101     5.977    
                         clock uncertainty           -0.046     5.930    
    SLICE_X107Y80        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.955    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.714ns (34.212%)  route 1.373ns (65.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.885 - 4.000 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.848ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.748     1.963    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_PIPECLK_PIPETX00CHARISK[0])
                                                      0.714     2.677 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETX00CHARISK[0]
                         net (fo=1, routed)           1.373     4.050    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[0]
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     5.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/CLK_PCLK2
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.101     5.986    
                         clock uncertainty           -0.046     5.939    
    SLICE_X107Y70        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.964    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.842ns (41.053%)  route 1.209ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 5.880 - 4.000 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.848ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.770ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.748     1.963    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_PIPECLK_PIPETX00CHARISK[1])
                                                      0.842     2.805 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETX00CHARISK[1]
                         net (fo=1, routed)           1.209     4.014    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[1]
    SLICE_X108Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.688     5.880    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/CLK_PCLK2
    SLICE_X108Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                         clock pessimism              0.101     5.981    
                         clock uncertainty           -0.046     5.934    
    SLICE_X108Y75        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.959    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPERX00CHARISK[1]
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.079ns (4.074%)  route 1.860ns (95.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 5.738 - 4.000 ) 
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.898ns (routing 0.848ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.770ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.898     2.113    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdatak_chain/CLK_PCLK2
    SLICE_X107Y80        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdatak_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           1.860     4.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_13[1]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPERX00CHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.546     5.738    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                         clock pessimism              0.101     5.839    
                         clock uncertainty           -0.046     5.793    
    PCIE40E4_X0Y0        PCIE40E4 (Setup_PCIE40E4_PIPECLK_PIPERX00CHARISK[1])
                                                      0.211     6.004    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          6.004    
                         arrival time                          -4.052    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.933ns (49.813%)  route 0.940ns (50.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 5.885 - 4.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.848ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.904     2.119    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXDATA[8])
                                                      0.933     3.052 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXDATA[8]
                         net (fo=1, routed)           0.940     3.992    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][31]_1[8]
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     5.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/CLK_PCLK2
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][8]/C
                         clock pessimism              0.147     6.032    
                         clock uncertainty           -0.046     5.986    
    SLICE_X107Y70        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.011    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][8]
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE40E4 clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.658ns (33.350%)  route 1.315ns (66.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 5.877 - 4.000 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.848ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.770ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.748     1.963    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_PCLK2_GT
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_PIPECLK_PIPETX00POWERDOWN[0])
                                                      0.658     2.621 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETX00POWERDOWN[0]
                         net (fo=1, routed)           1.315     3.936    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[0]
    SLICE_X107Y80        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.685     5.877    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/CLK_PCLK2
    SLICE_X107Y80        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.101     5.978    
                         clock uncertainty           -0.046     5.931    
    SLICE_X107Y80        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.956    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_powerdown_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.956    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.953ns (51.044%)  route 0.914ns (48.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 5.884 - 4.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.848ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.770ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.904     2.119    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.953     3.072 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXDATA[0]
                         net (fo=1, routed)           0.914     3.986    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][31]_1[0]
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.692     5.884    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/CLK_PCLK2
    SLICE_X107Y70        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.147     6.031    
                         clock uncertainty           -0.046     5.985    
    SLICE_X107Y70        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.010    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.010    
                         arrival time                          -3.986    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/adapt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.043ns (routing 0.462ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.514ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.043     1.168    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/CLK_PCLK2_GT
    SLICE_X105Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/adapt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.207 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/adapt_done_reg/Q
                         net (fo=1, routed)           0.058     1.265    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/adapt_done
    SLICE_X105Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.180     1.319    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/CLK_PCLK2
    SLICE_X105Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.136     1.183    
    SLICE_X105Y67        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.230    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_adapt_done_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.075%)  route 0.069ns (63.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.051ns (routing 0.462ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.514ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.051     1.176    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X109Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[14]/Q
                         net (fo=4, routed)           0.069     1.284    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/in10[15]
    SLICE_X109Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.187     1.326    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X109Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]/C
                         clock pessimism             -0.130     1.197    
    SLICE_X109Y64        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.244    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.098ns (45.982%)  route 0.115ns (54.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.697ns (routing 0.770ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.848ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.697     1.889    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/CLK_PCLK2_GT
    SLICE_X109Y65        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.949 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[3]/Q
                         net (fo=13, routed)          0.102     2.051    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_r[2]
    SLICE_X107Y66        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.038     2.089 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset[16]_i_1/O
                         net (fo=1, routed)           0.013     2.102    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset[16]_i_1_n_0
    SLICE_X107Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.932     2.147    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X107Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[16]/C
                         clock pessimism             -0.147     2.000    
    SLICE_X107Y66        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.061    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.390%)  route 0.040ns (42.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.514ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.209 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/Q
                         net (fo=5, routed)           0.025     1.234    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/Q[0]
    SLICE_X108Y68        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.249 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/coeff_cnt[0]_i_1/O
                         net (fo=1, routed)           0.015     1.264    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt[0]
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.179     1.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]/C
                         clock pessimism             -0.143     1.176    
    SLICE_X108Y68        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.222    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.121%)  route 0.046ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.048ns (routing 0.462ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.514ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.048     1.173    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.212 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=10, routed)          0.029     1.240    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2][2]
    SLICE_X108Y68        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.255 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2/O
                         net (fo=1, routed)           0.017     1.272    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/fsm__0[2]
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.183     1.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X108Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.144     1.179    
    SLICE_X108Y68        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.048ns (routing 0.462ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.514ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.048     1.173    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.075     1.288    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r[2]
    SLICE_X110Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.182     1.321    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y68        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg/C
                         clock pessimism             -0.129     1.192    
    SLICE_X110Y68        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.238    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.044ns (routing 0.462ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.514ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.044     1.169    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/CLK_PCLK2_GT
    SLICE_X110Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.207 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[0]/Q
                         net (fo=2, routed)           0.065     1.272    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend[0]
    SLICE_X110Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.177     1.316    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/CLK_PCLK2_GT
    SLICE_X110Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[1]/C
                         clock pessimism             -0.142     1.175    
    SLICE_X110Y103       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.222    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_extend_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.830%)  route 0.064ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.051ns (routing 0.462ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.514ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.051     1.176    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X109Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/coeff_reg[1]/Q
                         net (fo=2, routed)           0.064     1.279    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/in10[2]
    SLICE_X109Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.186     1.325    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X109Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]/C
                         clock pessimism             -0.144     1.182    
    SLICE_X109Y67        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.229    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.781%)  route 0.130ns (69.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.701ns (routing 0.770ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.848ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.701     1.893    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.951 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[3]/Q
                         net (fo=2, routed)           0.130     2.081    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][16]_1[2]
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.903     2.118    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/CLK_PCLK2
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
                         clock pessimism             -0.148     1.970    
    SLICE_X105Y66        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.030    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.061ns (28.704%)  route 0.152ns (71.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.699ns (routing 0.770ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.848ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.699     1.891    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/CLK_PCLK2_GT
    SLICE_X109Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.952 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]/Q
                         net (fo=2, routed)           0.152     2.103    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][16]_1[13]
    SLICE_X107Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.920     2.135    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/CLK_PCLK2
    SLICE_X107Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][14]/C
                         clock pessimism             -0.147     1.988    
    SLICE_X107Y63        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.050    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE40E4/PIPECLK         n/a                      4.000         4.000       0.000      PCIE40E4_X0Y0       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         4.000       2.046      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
Min Period        n/a     FDPE/C                   n/a                      0.550         4.000       3.450      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
Min Period        n/a     FDCE/C                   n/a                      0.550         4.000       3.450      SLICE_X111Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         4.000       3.450      SLICE_X111Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a                      0.550         4.000       3.450      SLICE_X111Y102      PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/C
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         2.000       1.120      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         2.000       1.725      SLICE_X108Y18       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
Max Skew          Fast    PCIE40E4/PIPECLK         PCIE40E4/CORECLK         0.357         0.155       0.202      PCIE40E4_X0Y0       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Max Skew          Slow    PCIE40E4/PIPECLK         PCIE40E4/CORECLK         0.557         0.252       0.305      PCIE40E4_X0Y0       PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.023       0.730      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.011       0.836      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.023       0.858      GTYE4_CHANNEL_X0Y7  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.254ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.999ns  (logic 0.199ns (19.920%)  route 0.800ns (80.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 38.060 - 33.333 ) 
    Source Clock Delay      (SCD):    11.429ns = ( 28.096 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.546ns (routing 1.678ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.527ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955    25.521    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.549 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.546    28.096    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    28.172 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.547    28.718    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y101       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123    28.841 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.253    29.095    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.243    38.060    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                         clock pessimism              6.585    44.645    
                         clock uncertainty           -0.235    44.409    
    SLICE_X101Y101       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    44.348    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         44.348    
                         arrival time                         -29.095    
  -------------------------------------------------------------------
                         slack                                 15.254    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.959ns  (logic 0.199ns (20.750%)  route 0.760ns (79.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.728ns = ( 38.061 - 33.333 ) 
    Source Clock Delay      (SCD):    11.429ns = ( 28.096 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.546ns (routing 1.678ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.244ns (routing 1.527ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955    25.521    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.549 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.546    28.096    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    28.172 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.547    28.718    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X101Y101       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123    28.841 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.213    29.055    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/count_1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.244    38.061    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              6.585    44.646    
                         clock uncertainty           -0.235    44.410    
    SLICE_X101Y101       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    44.349    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         44.349    
                         arrival time                         -29.055    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.464ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.269ns (30.548%)  route 0.612ns (69.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 21.422 - 16.667 ) 
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    6.650ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.548ns (routing 1.678ns, distribution 0.870ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.527ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.548    11.431    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    11.511 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.429    11.940    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X103Y104       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    12.092 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.042    12.134    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X103Y104       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    12.171 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.141    12.312    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    19.127    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.151 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.272    21.422    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.650    28.072    
                         clock uncertainty           -0.235    27.836    
    SLICE_X103Y104       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    27.775    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         27.775    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 15.464    

Slack (MET) :             15.666ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.690ns  (logic 0.248ns (35.954%)  route 0.442ns (64.046%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns = ( 38.077 - 33.333 ) 
    Source Clock Delay      (SCD):    11.429ns = ( 28.096 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.546ns (routing 1.678ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.260ns (routing 1.527ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955    25.521    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.549 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.546    28.096    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    28.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.211    28.382    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X102Y101       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049    28.431 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.181    28.612    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X102Y101       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    28.735 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.050    28.785    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.260    38.077    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              6.585    44.662    
                         clock uncertainty           -0.235    44.427    
    SLICE_X102Y101       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    44.452    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         44.452    
                         arrival time                         -28.785    
  -------------------------------------------------------------------
                         slack                                 15.666    

Slack (MET) :             15.714ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.642ns  (logic 0.288ns (44.876%)  route 0.354ns (55.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns = ( 38.077 - 33.333 ) 
    Source Clock Delay      (SCD):    11.429ns = ( 28.096 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.546ns (routing 1.678ns, distribution 0.868ns)
  Clock Net Delay (Destination): 2.260ns (routing 1.527ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955    25.521    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.549 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.546    28.096    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    28.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.218    28.389    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X102Y101       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123    28.512 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.087    28.599    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_reg
    SLICE_X102Y101       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    28.688 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.049    28.737    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.260    38.077    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              6.585    44.662    
                         clock uncertainty           -0.235    44.427    
    SLICE_X102Y101       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    44.452    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         44.452    
                         arrival time                         -28.737    
  -------------------------------------------------------------------
                         slack                                 15.714    

Slack (MET) :             23.778ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
                            (internal path startpoint clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        12.834ns  (logic 6.050ns (47.141%)  route 6.784ns (52.859%))
  Logic Levels:           2  (BSCANE2=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 38.088 - 33.333 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    5.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.271ns (routing 1.527ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     6.900    
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     6.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      5.900    12.800 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           5.524    18.324    PcieBridge_i/mdm_0/U0/Use_E2.LUT1_I/I0
    SLICE_X104Y103       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    18.474 r  PcieBridge_i/mdm_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=2, routed)           1.260    19.734    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDI_0
    SLICE_X104Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.271    38.088    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                         clock pessimism              5.435    43.523    
                         clock uncertainty           -0.035    43.487    
    SLICE_X104Y103       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    43.512    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         43.512    
                         arrival time                         -19.734    
  -------------------------------------------------------------------
                         slack                                 23.778    

Slack (MET) :             24.216ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
                            (internal path startpoint clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        12.394ns  (logic 6.050ns (48.814%)  route 6.344ns (51.186%))
  Logic Levels:           2  (BSCANE2=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 38.086 - 33.333 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    5.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.269ns (routing 1.527ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  -------------------------------------------------------------------    -------------------
                         input delay                  1.000     6.900    
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     6.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      5.900    12.800 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           5.524    18.324    PcieBridge_i/mdm_0/U0/Use_E2.LUT1_I/I0
    SLICE_X104Y103       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    18.474 r  PcieBridge_i/mdm_0/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=2, routed)           0.820    19.294    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Dbg_TDI_0
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.269    38.086    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                         clock pessimism              5.435    43.521    
                         clock uncertainty           -0.035    43.485    
    SLICE_X104Y103       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    43.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         43.510    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                 24.216    

Slack (MET) :             31.830ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.320ns (24.558%)  route 0.983ns (75.442%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 38.060 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.527ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.180    11.877    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X102Y101       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090    11.967 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.089    12.056    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X102Y100       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    12.154 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.564    12.718    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.243    38.060    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
                         clock pessimism              6.585    44.645    
                         clock uncertainty           -0.035    44.609    
    SLICE_X101Y101       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    44.548    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                 31.830    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.317ns (22.160%)  route 1.114ns (77.840%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 38.080 - 33.333 ) 
    Source Clock Delay      (SCD):    11.419ns
    Clock Pessimism Removal (CPR):    6.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.678ns, distribution 0.858ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.527ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.536    11.419    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    11.498 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.407    11.905    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X101Y100       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148    12.053 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_i_4/O
                         net (fo=1, routed)           0.153    12.206    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_i_4_n_0
    SLICE_X101Y99        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    12.245 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_i_2/O
                         net (fo=1, routed)           0.503    12.748    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_block0__10
    SLICE_X102Y102       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051    12.799 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.051    12.850    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.263    38.080    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                         clock pessimism              6.639    44.719    
                         clock uncertainty           -0.035    44.684    
    SLICE_X102Y102       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    44.709    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg
  -------------------------------------------------------------------
                         required time                         44.709    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.881ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.320ns (25.558%)  route 0.932ns (74.442%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 38.060 - 33.333 ) 
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    6.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.527ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.180    11.877    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X102Y101       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090    11.967 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.089    12.056    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X102Y100       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    12.154 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.513    12.667    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995    35.793    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.817 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.243    38.060    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                         clock pessimism              6.585    44.645    
                         clock uncertainty           -0.035    44.609    
    SLICE_X101Y100       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    44.548    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                 31.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.070ns (55.118%)  route 0.057ns (44.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.533ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    6.069ns
  Clock Net Delay (Source):      1.392ns (routing 0.908ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.567ns (routing 1.012ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.392     3.416    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X106Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.454 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.051     3.505    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X105Y102       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     3.537 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.006     3.543    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X105Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.567     9.533    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X105Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -6.069     3.464    
    SLICE_X105Y102       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.292%)  route 0.074ns (54.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.533ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    6.069ns
  Clock Net Delay (Source):      1.391ns (routing 0.908ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.567ns (routing 1.012ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.391     3.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X105Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.454 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.053     3.506    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X106Y102       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     3.528 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.021     3.549    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X106Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.567     9.533    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X106Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -6.069     3.464    
    SLICE_X106Y102       FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.506ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    6.111ns
  Clock Net Delay (Source):      1.366ns (routing 0.908ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.540ns (routing 1.012ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.366     3.390    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y101       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.429 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.027     3.455    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X100Y101       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.469 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.016     3.485    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_23
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.540     9.506    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -6.111     3.396    
    SLICE_X100Y101       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.442    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.811%)  route 0.044ns (45.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.502ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    6.110ns
  Clock Net Delay (Source):      1.362ns (routing 0.908ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.012ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.362     3.386    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.425 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/Q
                         net (fo=3, routed)           0.028     3.453    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[7]
    SLICE_X100Y100       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     3.467 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[6]_i_1/O
                         net (fo=1, routed)           0.016     3.483    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_25
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.536     9.502    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                         clock pessimism             -6.110     3.392    
    SLICE_X100Y100       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.438    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.250%)  route 0.045ns (45.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.502ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    6.110ns
  Clock Net Delay (Source):      1.362ns (routing 0.908ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.536ns (routing 1.012ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.362     3.386    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y100       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.425 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/Q
                         net (fo=3, routed)           0.028     3.453    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[7]
    SLICE_X100Y100       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.467 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.017     3.484    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_26
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.536     9.502    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -6.110     3.392    
    SLICE_X100Y100       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.438    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.556ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    6.100ns
  Clock Net Delay (Source):      1.391ns (routing 0.908ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.590ns (routing 1.012ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.391     3.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X106Y102       FDPE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.453 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.071     3.524    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X106Y102       SRL16E                                       r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.590     9.556    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X106Y102       SRL16E                                       r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -6.100     3.456    
    SLICE_X106Y102       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.017     3.473    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -3.473    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.204%)  route 0.054ns (50.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    6.111ns
  Clock Net Delay (Source):      1.369ns (routing 0.908ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.369     3.393    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.431 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/Q
                         net (fo=2, routed)           0.030     3.461    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg_n_0_[4]
    SLICE_X101Y103       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     3.475 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.024     3.499    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1_n_0
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -6.111     3.399    
    SLICE_X101Y103       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.445    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.284%)  route 0.070ns (64.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.532ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    6.113ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.566ns (routing 1.012ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.452 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.070     3.521    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.566     9.532    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                         clock pessimism             -6.113     3.420    
    SLICE_X103Y104       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.467    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.060ns (49.143%)  route 0.062ns (50.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    6.098ns
  Clock Net Delay (Source):      1.370ns (routing 0.908ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.545ns (routing 1.012ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.370     3.394    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y99        FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.431 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[13]/Q
                         net (fo=2, routed)           0.054     3.485    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg_n_0_[13]
    SLICE_X101Y100       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     3.508 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1/O
                         net (fo=1, routed)           0.008     3.516    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.545     9.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
                         clock pessimism             -6.098     3.413    
    SLICE_X101Y100       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.460    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.062ns (57.651%)  route 0.046ns (42.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    6.112ns
  Clock Net Delay (Source):      1.369ns (routing 0.908ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.369     3.393    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y101       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.432 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/Q
                         net (fo=5, routed)           0.029     3.460    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[3]
    SLICE_X100Y101       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.483 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.017     3.500    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_22
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -6.112     3.399    
    SLICE_X100Y101       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.445    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         33.333      32.043     BUFGCE_X0Y72    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     FDCE/C      n/a            0.550         33.333      32.783     SLICE_X102Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.550         33.333      32.783     SLICE_X105Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X106Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X101Y102  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.093ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.765ns  (logic 0.426ns (55.701%)  route 0.339ns (44.299%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 67.515 - 66.666 ) 
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.678ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.100    39.633    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    39.755 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=6, routed)           0.043    39.798    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X102Y102       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073    39.871 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.018    39.889    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.384    67.515    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              4.678    72.192    
                         clock uncertainty           -0.235    71.957    
    SLICE_X102Y102       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    71.982    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         71.982    
                         arrival time                         -39.889    
  -------------------------------------------------------------------
                         slack                                 32.093    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.838%)  route 0.472ns (67.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    39.853    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    71.951    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]
  -------------------------------------------------------------------
                         required time                         71.951    
                         arrival time                         -39.853    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.838%)  route 0.472ns (67.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    39.853    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    71.951    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]
  -------------------------------------------------------------------
                         required time                         71.951    
                         arrival time                         -39.853    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.838%)  route 0.472ns (67.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    39.853    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    71.951    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]
  -------------------------------------------------------------------
                         required time                         71.951    
                         arrival time                         -39.853    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.703ns  (logic 0.231ns (32.838%)  route 0.472ns (67.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    39.853    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    71.951    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]
  -------------------------------------------------------------------
                         required time                         71.951    
                         arrival time                         -39.853    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.884%)  route 0.471ns (67.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    39.852    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    71.950    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]
  -------------------------------------------------------------------
                         required time                         71.950    
                         arrival time                         -39.852    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.884%)  route 0.471ns (67.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    39.852    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    71.950    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]
  -------------------------------------------------------------------
                         required time                         71.950    
                         arrival time                         -39.852    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.884%)  route 0.471ns (67.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    39.852    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    71.950    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]
  -------------------------------------------------------------------
                         required time                         71.950    
                         arrival time                         -39.852    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.702ns  (logic 0.231ns (32.884%)  route 0.471ns (67.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 67.567 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.143    39.371    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    39.523 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    39.852    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436    67.567    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
                         clock pessimism              4.679    72.246    
                         clock uncertainty           -0.235    72.010    
    SLICE_X102Y104       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    71.950    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]
  -------------------------------------------------------------------
                         required time                         71.950    
                         arrival time                         -39.852    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.872ns  (logic 0.237ns (27.189%)  route 0.635ns (72.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 67.564 - 66.666 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.880ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    39.228 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.244    39.473    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X103Y103       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    39.631 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.390    40.021    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.433    67.564    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
                         clock pessimism              4.880    72.445    
                         clock uncertainty           -0.235    72.209    
    SLICE_X103Y103       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    72.148    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]
  -------------------------------------------------------------------
                         required time                         72.148    
                         arrival time                         -40.021    
  -------------------------------------------------------------------
                         slack                                 32.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.281ns  (logic 0.073ns (25.968%)  route 0.208ns (74.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    0.753ns = ( 34.086 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.288    34.086    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X103Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.124 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=9, routed)           0.113    34.238    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X102Y102       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    34.273 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.095    34.368    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X103Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.387    38.820    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X103Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -4.728    34.092    
    SLICE_X103Y102       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046    34.138    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -34.138    
                         arrival time                          34.368    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.088ns (19.715%)  route 0.358ns (80.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    4.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.299     0.764    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.804 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.351     1.155    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X102Y102       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.048     1.203 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.007     1.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.409     5.509    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.739     0.770    
    SLICE_X102Y102       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.817    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.198    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.198    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    34.198    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.198    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007    34.198    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.198    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007    34.198    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.198    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.197    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.197    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    34.197    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.197    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_GFF_SLICEL_C_CE)
                                                     -0.008    34.197    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.197    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.530ns  (logic 0.079ns (14.909%)  route 0.451ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 38.874 - 33.333 ) 
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.173 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.062    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041    34.277 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.389    34.665    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.441    38.874    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.669    34.205    
    SLICE_X102Y104       FDRE (Hold_HFF_SLICEL_C_CE)
                                                     -0.008    34.197    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.197    
                         arrival time                          34.665    
  -------------------------------------------------------------------
                         slack                                  0.468    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         66.666      66.116     SLICE_X102Y104  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         66.666      66.116     SLICE_X102Y104  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X103Y103  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.231ns (21.481%)  route 0.844ns (78.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.605     1.661    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.001     8.486    
                         clock uncertainty           -0.046     8.440    
    SLICE_X108Y105       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.380    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.231ns (21.481%)  route 0.844ns (78.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.605     1.661    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.001     8.486    
                         clock uncertainty           -0.046     8.440    
    SLICE_X108Y105       FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.380    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.231ns (21.481%)  route 0.844ns (78.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.605     1.661    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.001     8.486    
                         clock uncertainty           -0.046     8.440    
    SLICE_X108Y105       FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.380    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.231ns (21.481%)  route 0.844ns (78.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.605     1.661    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.001     8.486    
                         clock uncertainty           -0.046     8.440    
    SLICE_X108Y105       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.380    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.231ns (24.433%)  route 0.714ns (75.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 8.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.476     1.531    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.481     8.481    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.001     8.482    
                         clock uncertainty           -0.046     8.436    
    SLICE_X108Y107       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.845ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.231ns (24.433%)  route 0.714ns (75.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 8.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.476     1.531    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.481     8.481    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.001     8.482    
                         clock uncertainty           -0.046     8.436    
    SLICE_X108Y107       FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  6.845    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.231ns (25.346%)  route 0.680ns (74.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.441     1.497    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.001     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X108Y105       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.382    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.231ns (25.346%)  route 0.680ns (74.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.441     1.497    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.001     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X108Y105       FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     8.382    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.231ns (25.346%)  route 0.680ns (74.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.441     1.497    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.001     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X108Y105       FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     8.382    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.231ns (25.346%)  route 0.680ns (74.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.585ns (routing 0.002ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.585     0.585    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.664 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     0.903    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X106Y110       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.055 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.441     1.497    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.001     8.488    
                         clock uncertainty           -0.046     8.442    
    SLICE_X108Y105       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     8.382    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.328     0.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.366 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.431    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.043     0.334    
    SLICE_X106Y110       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.381    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.356 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.405    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X108Y107       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.422 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.040     0.323    
    SLICE_X108Y107       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.369    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.407    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X108Y105       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.424 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.431    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.041     0.326    
    SLICE_X108Y105       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.363 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.412    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X108Y106       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.429 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.436    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.041     0.330    
    SLICE_X108Y106       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.366 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.416    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X108Y106       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.433 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.042     0.333    
    SLICE_X108Y106       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.379    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.362 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.411    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X108Y105       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.428 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.435    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.042     0.329    
    SLICE_X108Y105       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.363 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.413    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X108Y106       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.430 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.437    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.041     0.330    
    SLICE_X108Y106       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.408    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X108Y105       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.425 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.432    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.041     0.326    
    SLICE_X108Y105       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.366 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.081     0.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                         clock pessimism             -0.043     0.333    
    SLICE_X107Y106       FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.379    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.923%)  route 0.043ns (35.077%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.386    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X108Y105       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.408 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.008     0.416    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2_n_0
    SLICE_X108Y105       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.434 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.441    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_15
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.041     0.326    
    SLICE_X108Y105       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y107  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y107  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y105  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X108Y106  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      998.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.181ns (18.921%)  route 0.776ns (81.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.482     1.130    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.231 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.294     1.525    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.002  1000.486    
                         clock uncertainty           -0.046  1000.439    
    SLICE_X110Y74        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074  1000.365    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.365    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                998.840    

Slack (MET) :             998.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.181ns (18.921%)  route 0.776ns (81.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.482     1.130    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.231 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.294     1.525    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.002  1000.486    
                         clock uncertainty           -0.046  1000.439    
    SLICE_X110Y74        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074  1000.365    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.365    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                998.840    

Slack (MET) :             998.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.181ns (18.921%)  route 0.776ns (81.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.482     1.130    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.231 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.294     1.525    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism              0.002  1000.486    
                         clock uncertainty           -0.046  1000.439    
    SLICE_X110Y74        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074  1000.365    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1000.365    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                998.840    

Slack (MET) :             998.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.181ns (18.921%)  route 0.776ns (81.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.482     1.130    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.231 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.294     1.525    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism              0.002  1000.486    
                         clock uncertainty           -0.046  1000.439    
    SLICE_X110Y74        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074  1000.365    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1000.365    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                998.840    

Slack (MET) :             998.840ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.181ns (18.921%)  route 0.776ns (81.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.482     1.130    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.231 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.294     1.525    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism              0.002  1000.486    
                         clock uncertainty           -0.046  1000.439    
    SLICE_X110Y74        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074  1000.365    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1000.365    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                998.840    

Slack (MET) :             999.149ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.080ns (12.249%)  route 0.573ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns = ( 1000.489 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.573     1.221    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.489  1000.489    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                         clock pessimism              0.002  1000.490    
                         clock uncertainty           -0.046  1000.444    
    SLICE_X110Y75        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074  1000.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                       1000.370    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                999.149    

Slack (MET) :             999.149ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/S
                            (rising edge-triggered cell FDSE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.080ns (12.249%)  route 0.573ns (87.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.489ns = ( 1000.489 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.573     1.221    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.489  1000.489    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
                         clock pessimism              0.002  1000.490    
                         clock uncertainty           -0.046  1000.444    
    SLICE_X110Y75        FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.074  1000.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg
  -------------------------------------------------------------------
                         required time                       1000.370    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                999.149    

Slack (MET) :             999.151ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.080ns (12.305%)  route 0.570ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 1000.488 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.568ns (routing 0.002ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.568     0.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.648 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.570     1.218    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.488  1000.488    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                         clock pessimism              0.002  1000.489    
                         clock uncertainty           -0.046  1000.443    
    SLICE_X110Y75        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074  1000.369    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg
  -------------------------------------------------------------------
                         required time                       1000.369    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                999.151    

Slack (MET) :             999.400ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.188ns (32.990%)  route 0.382ns (67.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.562     0.562    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.639 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.355     0.994    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in
    SLICE_X110Y74        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.111     1.105 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_2/O
                         net (fo=1, routed)           0.027     1.132    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[4]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism              0.069  1000.553    
                         clock uncertainty           -0.046  1000.507    
    SLICE_X110Y74        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.532    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1000.532    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                999.400    

Slack (MET) :             999.446ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.225ns (42.951%)  route 0.299ns (57.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 1000.484 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.562     0.562    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.642 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/Q
                         net (fo=5, routed)           0.227     0.869    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[0]
    SLICE_X110Y74        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     1.014 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.072     1.086    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[1]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000  1000.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484  1000.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.069  1000.553    
                         clock uncertainty           -0.046  1000.507    
    SLICE_X110Y74        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025  1000.532    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.532    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                999.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.075ns (66.955%)  route 0.037ns (33.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.386    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X110Y74        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     0.422 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_2/O
                         net (fo=1, routed)           0.008     0.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[4]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X110Y74        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.657%)  route 0.038ns (33.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.386    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X110Y74        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.423 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.009     0.432    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[2]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X110Y74        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.089     0.446    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[0]
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.036     0.332    
    SLICE_X112Y109       FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.379    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.074ns (58.260%)  route 0.053ns (41.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.386    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X110Y74        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.421 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     0.445    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[3]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X110Y74        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.074ns (57.357%)  route 0.055ns (42.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.386    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X110Y74        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.421 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.026     0.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__1[1]
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X110Y74        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.319     0.319    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.358 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.092     0.450    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[3]
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.044     0.325    
    SLICE_X112Y109       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.319     0.319    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.111     0.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[2]
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.044     0.325    
    SLICE_X112Y109       FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.319     0.319    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.358 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.116     0.474    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[1]
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.044     0.325    
    SLICE_X112Y109       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.372    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.802%)  route 0.096ns (54.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y74        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.357 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.087     0.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in
    SLICE_X110Y75        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     0.486 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_i_2/O
                         net (fo=1, routed)           0.009     0.495    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/pwr_on_fsm
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.370     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                         clock pessimism             -0.029     0.341    
    SLICE_X110Y75        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.388    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.904%)  route 0.124ns (75.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.321     0.321    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.362 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.124     0.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                         clock pessimism             -0.036     0.332    
    SLICE_X110Y75        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.378    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
Min Period        n/a     FDSE/C   n/a            0.550         1000.000    999.450    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X110Y74   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X110Y74   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X110Y75   PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X112Y109  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  To Clock:  AxiBusClock

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.883ns  (logic 0.949ns (50.389%)  route 0.934ns (49.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 9.773 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.771ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.525     7.157    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     7.294 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.360     7.653    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X97Y7          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     7.776 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[6]_i_1/O
                         net (fo=1, routed)           0.050     7.826    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[6]
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.581     9.773    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/C
                         clock pessimism              0.001     9.774    
                         clock uncertainty           -0.046     9.727    
    SLICE_X97Y7          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.752    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.846ns  (logic 0.914ns (49.512%)  route 0.932ns (50.488%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 9.764 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.771ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.289 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[15]_i_2/O
                         net (fo=4, routed)           0.361     7.650    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[15]_i_2_n_0
    SLICE_X97Y6          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     7.740 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[12]_i_1/O
                         net (fo=1, routed)           0.049     7.789    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[12]
    SLICE_X97Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.572     9.764    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X97Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[12]/C
                         clock pessimism              0.001     9.765    
                         clock uncertainty           -0.046     9.718    
    SLICE_X97Y6          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.743    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.829ns  (logic 0.921ns (50.355%)  route 0.908ns (49.645%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 9.779 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.771ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     7.289 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[15]_i_2/O
                         net (fo=4, routed)           0.338     7.627    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[15]_i_2_n_0
    SLICE_X99Y7          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.724 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[15]_i_1/O
                         net (fo=1, routed)           0.048     7.772    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[15]
    SLICE_X99Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.587     9.779    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X99Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[15]/C
                         clock pessimism              0.001     9.780    
                         clock uncertainty           -0.046     9.733    
    SLICE_X99Y7          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.758    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[15]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.814ns  (logic 0.901ns (49.673%)  route 0.913ns (50.327%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 9.771 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.771ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     7.276 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.332     7.608    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X98Y6          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     7.698 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[9]_i_1/O
                         net (fo=1, routed)           0.059     7.757    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[9]
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.579     9.771    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]/C
                         clock pessimism              0.001     9.772    
                         clock uncertainty           -0.046     9.725    
    SLICE_X98Y6          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     9.750    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.800ns  (logic 0.875ns (48.602%)  route 0.925ns (51.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 9.775 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.771ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.525     7.157    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     7.294 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.350     7.643    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X97Y7          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     7.692 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[4]_i_1/O
                         net (fo=1, routed)           0.051     7.743    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[4]
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.583     9.775    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/C
                         clock pessimism              0.001     9.776    
                         clock uncertainty           -0.046     9.729    
    SLICE_X97Y7          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.754    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.784ns  (logic 0.863ns (48.366%)  route 0.921ns (51.634%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 9.772 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.771ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     7.276 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.341     7.616    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X98Y6          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     7.668 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[10]_i_1/O
                         net (fo=1, routed)           0.059     7.727    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[10]
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.580     9.772    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/C
                         clock pessimism              0.001     9.773    
                         clock uncertainty           -0.046     9.726    
    SLICE_X98Y6          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     9.751    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.781ns  (logic 0.864ns (48.504%)  route 0.917ns (51.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 9.772 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.771ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     7.276 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.343     7.618    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X98Y6          LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     7.671 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_1/O
                         net (fo=1, routed)           0.053     7.724    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[11]
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.580     9.772    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X98Y6          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/C
                         clock pessimism              0.001     9.773    
                         clock uncertainty           -0.046     9.726    
    SLICE_X98Y6          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     9.751    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.783ns  (logic 0.861ns (48.280%)  route 0.922ns (51.720%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 9.775 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.771ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.525     7.157    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     7.294 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.352     7.645    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X97Y7          LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     7.680 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_1/O
                         net (fo=1, routed)           0.046     7.726    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[7]
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.583     9.775    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X97Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/C
                         clock pessimism              0.001     9.776    
                         clock uncertainty           -0.046     9.729    
    SLICE_X97Y7          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.754    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.755ns  (logic 0.935ns (53.272%)  route 0.820ns (46.728%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 9.777 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.522     7.154    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     7.276 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.251     7.526    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X99Y7          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     7.650 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[8]_i_1/O
                         net (fo=1, routed)           0.048     7.698    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[8]
    SLICE_X99Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     9.777    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X99Y7          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]/C
                         clock pessimism              0.001     9.778    
                         clock uncertainty           -0.046     9.731    
    SLICE_X99Y7          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.756    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns)
  Data Path Delay:        1.744ns  (logic 0.861ns (49.377%)  route 0.883ns (50.623%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 9.774 - 8.000 ) 
    Source Clock Delay      (SCD):    1.943ns = ( 5.943 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.771ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     5.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.632 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.525     7.157    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X101Y9         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     7.294 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.307     7.601    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X97Y8          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.636 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[5]_i_1/O
                         net (fo=1, routed)           0.051     7.687    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[5]
    SLICE_X97Y8          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.582     9.774    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X97Y8          FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/C
                         clock pessimism              0.001     9.775    
                         clock uncertainty           -0.046     9.728    
    SLICE_X97Y8          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.753    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          9.753    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.722%)  route 0.188ns (65.278%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.968ns (routing 0.454ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.514ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.968     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X98Y1          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y1          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.132 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][3]/Q
                         net (fo=1, routed)           0.044     1.176    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6]_9[3]
    SLICE_X98Y1          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.211 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_7/O
                         net (fo=1, routed)           0.014     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_7_n_0
    SLICE_X98Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     1.236 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]_i_3/O
                         net (fo=1, routed)           0.109     1.345    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]_i_3_n_0
    SLICE_X98Y4          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.360 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1/O
                         net (fo=1, routed)           0.021     1.381    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1_n_0
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.106     1.245    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/C
                         clock pessimism             -0.001     1.244    
    SLICE_X98Y4          FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.290    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.058ns (12.813%)  route 0.395ns (87.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.544ns (routing 0.754ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.850ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.544     1.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y6          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.794 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/Q
                         net (fo=21, routed)          0.395     2.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.785     2.000    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/C
                         clock pessimism             -0.001     1.999    
    SLICE_X98Y3          FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.061    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.113ns (35.647%)  route 0.204ns (64.353%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.970ns (routing 0.454ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.514ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.970     1.095    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y3          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.135 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][1]/Q
                         net (fo=1, routed)           0.048     1.183    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2]_13[1]
    SLICE_X97Y4          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.205 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_5/O
                         net (fo=1, routed)           0.007     1.212    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_5_n_0
    SLICE_X97Y4          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.222 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.134     1.356    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]_i_2_n_0
    SLICE_X97Y4          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     1.397 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1/O
                         net (fo=1, routed)           0.015     1.412    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1_n_0
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.100     1.239    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/C
                         clock pessimism             -0.001     1.238    
    SLICE_X97Y4          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.284    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.114ns (34.650%)  route 0.215ns (65.350%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.964ns (routing 0.454ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.514ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.964     1.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y2          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y2          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.130 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2][2]/Q
                         net (fo=1, routed)           0.049     1.179    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[2]_13[2]
    SLICE_X97Y2          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     1.220 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_5/O
                         net (fo=1, routed)           0.007     1.227    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_5_n_0
    SLICE_X97Y2          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.237 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]_i_2/O
                         net (fo=1, routed)           0.143     1.380    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]_i_2_n_0
    SLICE_X97Y4          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     1.402 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1/O
                         net (fo=1, routed)           0.016     1.418    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1_n_0
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.100     1.239    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/C
                         clock pessimism             -0.001     1.238    
    SLICE_X97Y4          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.284    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.059ns (12.722%)  route 0.405ns (87.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.544ns (routing 0.754ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.850ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.544     1.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y6          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.795 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/Q
                         net (fo=24, routed)          0.405     2.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.785     2.000    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/C
                         clock pessimism             -0.001     1.999    
    SLICE_X98Y3          FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.061    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.059ns (12.632%)  route 0.408ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.544ns (routing 0.754ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.850ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.544     1.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y6          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.795 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/Q
                         net (fo=3, routed)           0.408     2.203    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.785     2.000    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/C
                         clock pessimism             -0.001     1.999    
    SLICE_X98Y3          FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.059    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][6]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.106ns (29.943%)  route 0.248ns (70.056%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.964ns (routing 0.454ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.514ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.964     1.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y2          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y2          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.128 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5][6]/Q
                         net (fo=1, routed)           0.024     1.152    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[5]_10[6]
    SLICE_X97Y2          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     1.174 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_6/O
                         net (fo=1, routed)           0.008     1.182    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_6_n_0
    SLICE_X97Y2          MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.195     1.387    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2_n_0
    SLICE_X98Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     1.422 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1/O
                         net (fo=1, routed)           0.021     1.443    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1_n_0
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.106     1.245    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/C
                         clock pessimism             -0.001     1.244    
    SLICE_X98Y4          FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.290    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.140ns (39.106%)  route 0.218ns (60.894%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.980ns (routing 0.454ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.514ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.980     1.105    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X98Y2          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y2          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.144 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][0]/Q
                         net (fo=1, routed)           0.082     1.226    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8]_7[0]
    SLICE_X97Y3          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     1.286 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_3/O
                         net (fo=1, routed)           0.110     1.396    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_3_n_0
    SLICE_X96Y3          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.437 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1/O
                         net (fo=1, routed)           0.026     1.463    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1_n_0
    SLICE_X96Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.105     1.244    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X96Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/C
                         clock pessimism             -0.001     1.243    
    SLICE_X96Y3          FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.289    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.041ns (10.461%)  route 0.351ns (89.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.963ns (routing 0.454ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.514ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.963     1.088    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y6          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.129 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/Q
                         net (fo=22, routed)          0.351     1.480    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.110     1.249    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]/C
                         clock pessimism             -0.001     1.248    
    SLICE_X98Y3          FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.294    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.060ns (11.790%)  route 0.449ns (88.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.544ns (routing 0.754ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.850ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.544     1.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y6          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.796 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/Q
                         net (fo=25, routed)          0.449     2.245    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.785     2.000    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/C
                         clock pessimism             -0.001     1.999    
    SLICE_X98Y3          FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.059    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  AxiBusClock

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.840ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - pipe_clk rise@4.000ns)
  Data Path Delay:        2.124ns  (logic 0.079ns (3.719%)  route 2.045ns (96.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 9.840 - 8.000 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 6.115 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.771ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     6.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.194 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         2.045     8.239    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/D[0]
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.648     9.840    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.001     9.841    
                         clock uncertainty           -0.046     9.795    
    SLICE_X110Y21        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     9.820    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          9.820    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - pipe_clk rise@4.000ns)
  Data Path Delay:        1.864ns  (logic 0.079ns (4.237%)  route 1.785ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 9.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 6.115 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.771ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     6.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.194 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         1.785     7.979    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.640     9.832    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/C
                         clock pessimism              0.001     9.833    
                         clock uncertainty           -0.046     9.786    
    SLICE_X110Y20        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     9.712    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (AxiBusClock rise@8.000ns - pipe_clk rise@4.000ns)
  Data Path Delay:        1.864ns  (logic 0.079ns (4.237%)  route 1.785ns (95.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 9.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 6.115 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.771ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     6.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.194 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         1.785     7.979    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.640     9.832    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/C
                         clock pessimism              0.001     9.833    
                         clock uncertainty           -0.046     9.786    
    SLICE_X110Y20        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     9.712    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  1.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.039ns (4.116%)  route 0.908ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.514ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         0.908     2.117    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.149     1.288    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.001     1.287    
    SLICE_X110Y20        FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.010     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.039ns (4.116%)  route 0.908ns (95.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.514ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         0.908     2.117    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.149     1.288    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.001     1.287    
    SLICE_X110Y20        FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             AxiBusClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.039ns (3.696%)  route 1.016ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.514ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         1.016     2.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/D[0]
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.157     1.296    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.001     1.295    
    SLICE_X110Y21        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.342    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.883    





---------------------------------------------------------------------------------------------------
From Clock:  AxiBusClock
  To Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15

Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.213ns (15.560%)  route 1.156ns (84.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.757 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.754ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.133     3.298    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X101Y19        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     3.435 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r[1]_i_1/O
                         net (fo=1, routed)           0.023     3.458    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r[1]_i_1_n_0
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.565     5.757    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[1]/C
                         clock pessimism              0.001     5.758    
                         clock uncertainty           -0.046     5.711    
    SLICE_X101Y19        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.166ns (12.682%)  route 1.143ns (87.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 5.757 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.754ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.085     3.250    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X101Y19        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.340 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r[2]_i_1/O
                         net (fo=1, routed)           0.058     3.398    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r[2]_i_1_n_0
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.565     5.757    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]/C
                         clock pessimism              0.001     5.758    
                         clock uncertainty           -0.046     5.711    
    SLICE_X101Y19        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.736    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.076ns (6.120%)  route 1.166ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 5.758 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.754ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.166     3.331    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.566     5.758    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK
    SLICE_X101Y19        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[0]/C
                         clock pessimism              0.001     5.759    
                         clock uncertainty           -0.046     5.712    
    SLICE_X101Y19        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.737    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                          5.737    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.078ns (8.335%)  route 0.858ns (91.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.754ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.080 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/Q
                         net (fo=26, routed)          0.858     2.938    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.552     5.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/C
                         clock pessimism              0.001     5.745    
                         clock uncertainty           -0.046     5.698    
    SLICE_X99Y3          FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.723    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.080ns (9.528%)  route 0.760ns (90.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.754ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.082 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/Q
                         net (fo=27, routed)          0.760     2.842    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.552     5.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/C
                         clock pessimism              0.001     5.745    
                         clock uncertainty           -0.046     5.698    
    SLICE_X99Y3          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.723    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.077ns (10.374%)  route 0.665ns (89.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.754ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.079 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/Q
                         net (fo=3, routed)           0.665     2.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.552     5.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/C
                         clock pessimism              0.001     5.745    
                         clock uncertainty           -0.046     5.698    
    SLICE_X99Y3          FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.723    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.080ns (12.460%)  route 0.562ns (87.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.754ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.082 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/Q
                         net (fo=15, routed)          0.562     2.644    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.552     5.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/C
                         clock pessimism              0.001     5.745    
                         clock uncertainty           -0.046     5.698    
    SLICE_X99Y3          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.723    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.078ns (14.793%)  route 0.449ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 5.744 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.754ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X98Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.080 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/Q
                         net (fo=9, routed)           0.449     2.529    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.552     5.744    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y3          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/C
                         clock pessimism              0.001     5.745    
                         clock uncertainty           -0.046     5.698    
    SLICE_X99Y3          FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.723    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTINT[0]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.076ns (4.069%)  route 1.792ns (95.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.850ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.754ns, distribution 0.764ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.850     2.065    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X103Y38        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y38        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.141 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req_reg[0]/Q
                         net (fo=1, routed)           1.792     3.933    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_interrupt_int[0]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTINT[0]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.518     9.710    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.001     9.711    
                         clock uncertainty           -0.046     9.665    
    PCIE40E4_X0Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_CFGINTERRUPTINT[0])
                                                     -0.073     9.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[31]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.080ns (3.842%)  route 2.002ns (96.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.850ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.754ns, distribution 0.764ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.858     2.073    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X105Y43        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y43        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.153 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[31]/Q
                         net (fo=1, routed)           2.002     4.155    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_interrupt_msi_int[31]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[31]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.518     9.710    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.001     9.711    
                         clock uncertainty           -0.046     9.665    
    PCIE40E4_X0Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[31])
                                                      0.149     9.814    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[5]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.039ns (6.827%)  route 0.532ns (93.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.016ns (routing 0.463ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.016     1.141    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X105Y12        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.180 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/Q
                         net (fo=23, routed)          0.532     1.712    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_rc_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[5]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISRCTREADY[5])
                                                      0.463     1.682    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[4]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.039ns (6.576%)  route 0.554ns (93.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.016ns (routing 0.463ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.016     1.141    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X105Y12        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.180 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/Q
                         net (fo=23, routed)          0.554     1.734    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_rc_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[4]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISRCTREADY[4])
                                                      0.473     1.692    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[53]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.039ns (7.831%)  route 0.459ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.998ns (routing 0.463ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.998     1.123    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X102Y33        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.162 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[53]/Q
                         net (fo=1, routed)           0.459     1.621    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/s_axis_cc_tdata[53]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[53]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISCCTDATA[53])
                                                      0.358     1.577    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[0]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.039ns (6.199%)  route 0.590ns (93.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.997ns (routing 0.463ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.997     1.122    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X102Y31        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.161 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          0.590     1.751    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[0]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISCQTREADY[0])
                                                      0.487     1.706    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[6]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.039ns (6.239%)  route 0.586ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.997ns (routing 0.463ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.997     1.122    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X102Y31        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.161 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          0.586     1.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[6]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISCQTREADY[6])
                                                      0.481     1.700    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[3]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.039ns (6.136%)  route 0.597ns (93.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.997ns (routing 0.463ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.997     1.122    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X102Y31        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.161 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          0.597     1.757    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[3]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISCQTREADY[3])
                                                      0.483     1.702    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[59]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.040ns (7.984%)  route 0.461ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.999ns (routing 0.463ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.999     1.124    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X102Y34        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y34        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.164 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[59]/Q
                         net (fo=1, routed)           0.461     1.625    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/s_axis_cc_tdata[59]
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISCCTDATA[59])
                                                      0.348     1.567    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[1]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.039ns (6.093%)  route 0.601ns (93.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.997ns (routing 0.463ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.997     1.122    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X102Y31        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.161 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          0.601     1.762    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[1]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISCQTREADY[1])
                                                      0.481     1.700    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/cfg_ext_read_data_valid_dummy_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGEXTREADDATAVALID
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.039ns (8.211%)  route 0.436ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.980ns (routing 0.463ns, distribution 0.517ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.980     1.105    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X101Y36        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/cfg_ext_read_data_valid_dummy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y36        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.144 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/cfg_ext_read_data_valid_dummy_reg/Q
                         net (fo=1, routed)           0.436     1.580    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_ext_read_data_valid_int
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGEXTREADDATAVALID
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGEXTREADDATAVALID)
                                                      0.299     1.518    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[6]
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.039ns (6.270%)  route 0.583ns (93.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.016ns (routing 0.463ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.506ns, distribution 0.575ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.016     1.141    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X105Y12        FDRE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.180 r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/axis_pcie_tready_reg/Q
                         net (fo=23, routed)          0.583     1.763    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/m_axis_rc_tready
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTREADY[6]
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.081     1.220    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.001     1.219    
    PCIE40E4_X0Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MAXISRCTREADY[6])
                                                      0.481     1.700    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  AxiBusClock
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.081ns (10.771%)  route 0.671ns (89.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 5.827 - 4.000 ) 
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.850ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.770ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.787     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.083 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.671     2.754    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.635     5.827    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.001     5.828    
                         clock uncertainty           -0.046     5.782    
    SLICE_X108Y18        FDPE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.807    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          5.807    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  3.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.041ns (11.081%)  route 0.329ns (88.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.984ns (routing 0.463ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.514ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.984     1.109    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.150 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.329     1.479    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.146     1.285    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism             -0.001     1.284    
    SLICE_X108Y18        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.331    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AxiBusClock
  To Clock:  AxiBusClock

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.076ns (3.147%)  route 2.339ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.771ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          2.339     4.431    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X98Y64         FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.637     9.829    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                         clock pessimism              0.102     9.931    
                         clock uncertainty           -0.046     9.885    
    SLICE_X98Y64         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.819    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.076ns (3.151%)  route 2.336ns (96.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 9.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.771ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          2.336     4.428    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X98Y64         FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.636     9.828    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                         clock pessimism              0.102     9.930    
                         clock uncertainty           -0.046     9.884    
    SLICE_X98Y64         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.818    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.076ns (3.186%)  route 2.310ns (96.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 9.877 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.771ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          2.310     4.402    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X103Y66        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.685     9.877    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X103Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]/C
                         clock pessimism              0.102     9.979    
                         clock uncertainty           -0.046     9.932    
    SLICE_X103Y66        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.866    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.076ns (3.186%)  route 2.310ns (96.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 9.877 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.771ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          2.310     4.402    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X103Y66        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.685     9.877    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X103Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]/C
                         clock pessimism              0.102     9.979    
                         clock uncertainty           -0.046     9.932    
    SLICE_X103Y66        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     9.866    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.076ns (3.706%)  route 1.975ns (96.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 9.810 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.771ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          1.975     4.067    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X105Y35        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.618     9.810    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X105Y35        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0/C
                         clock pessimism              0.144     9.954    
                         clock uncertainty           -0.046     9.907    
    SLICE_X105Y35        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.841    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.076ns (4.057%)  route 1.797ns (95.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 9.815 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.771ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          1.797     3.889    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X106Y29        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.623     9.815    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X106Y29        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                         clock pessimism              0.144     9.959    
                         clock uncertainty           -0.046     9.912    
    SLICE_X106Y29        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.846    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.078ns (4.533%)  route 1.643ns (95.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 9.776 - 8.000 ) 
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.862ns (routing 0.850ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.771ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.862     2.077    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y64         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.155 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=22, routed)          1.643     3.798    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X99Y55         FDPE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.584     9.776    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X99Y55         FDPE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1/C
                         clock pessimism              0.102     9.878    
                         clock uncertainty           -0.046     9.831    
    SLICE_X99Y55         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     9.765    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.076ns (4.059%)  route 1.796ns (95.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 9.825 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.771ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          1.796     3.888    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X106Y23        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.633     9.825    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X106Y23        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/C
                         clock pessimism              0.144     9.969    
                         clock uncertainty           -0.046     9.922    
    SLICE_X106Y23        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.856    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.076ns (4.279%)  route 1.700ns (95.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 9.817 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.771ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          1.700     3.792    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X109Y27        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.625     9.817    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X109Y27        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism              0.144     9.961    
                         clock uncertainty           -0.046     9.915    
    SLICE_X109Y27        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.849    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (AxiBusClock rise@8.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.076ns (4.279%)  route 1.700ns (95.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 9.817 - 8.000 ) 
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.850ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.771ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.801     2.016    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.092 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          1.700     3.792    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X109Y27        FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      8.000     8.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     8.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.625     9.817    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X109Y27        FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/C
                         clock pessimism              0.144     9.961    
                         clock uncertainty           -0.046     9.915    
    SLICE_X109Y27        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     9.849    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  6.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.722%)  route 0.102ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.014ns (routing 0.463ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.514ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.014     1.139    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y19        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y19        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.178 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.102     1.280    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in
    SLICE_X110Y20        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.148     1.287    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.125     1.162    
    SLICE_X110Y20        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.142    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.722%)  route 0.102ns (72.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.014ns (routing 0.463ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.514ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.014     1.139    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y19        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y19        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.178 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.102     1.280    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in
    SLICE_X110Y20        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.148     1.287    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y20        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.125     1.162    
    SLICE_X110Y20        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.142    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.038ns (23.925%)  route 0.121ns (76.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.986ns (routing 0.463ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.514ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.986     1.111    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.149 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=39, routed)          0.121     1.269    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X99Y14         FDCE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.113     1.252    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X99Y14         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7/C
                         clock pessimism             -0.123     1.129    
    SLICE_X99Y14         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.109    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.109%)  route 0.155ns (79.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      1.018ns (routing 0.463ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.514ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.018     1.143    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y64         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.182 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=22, routed)          0.155     1.337    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X99Y57         FDPE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.113     1.252    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X99Y57         FDPE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep/C
                         clock pessimism             -0.065     1.187    
    SLICE_X99Y57         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.167    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.109%)  route 0.155ns (79.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      1.018ns (routing 0.463ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.514ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.018     1.143    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y64         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.182 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=22, routed)          0.155     1.337    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X99Y57         FDPE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.113     1.252    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X99Y57         FDPE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0/C
                         clock pessimism             -0.065     1.187    
    SLICE_X99Y57         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.167    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.039ns (20.109%)  route 0.155ns (79.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      1.018ns (routing 0.463ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.514ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.018     1.143    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X98Y64         FDCE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y64         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.182 f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2_reg/Q
                         net (fo=22, routed)          0.155     1.337    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_rst_ff_2
    SLICE_X99Y57         FDPE                                         f  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.113     1.252    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X99Y57         FDPE                                         r  PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2/C
                         clock pessimism             -0.065     1.187    
    SLICE_X99Y57         FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.167    PcieBridge_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.341%)  route 0.128ns (76.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.025ns (routing 0.463ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.514ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.025     1.150    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.189 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.128     1.317    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X111Y21        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.153     1.292    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X111Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                         clock pessimism             -0.131     1.161    
    SLICE_X111Y21        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.141    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_o_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.039ns (22.532%)  route 0.134ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.025ns (routing 0.463ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.514ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.025     1.150    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.189 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.134     1.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X110Y21        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.156     1.295    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_o_reg/C
                         clock pessimism             -0.131     1.164    
    SLICE_X110Y21        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.144    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_sticky_reset_n_o_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_n_2_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.039ns (22.532%)  route 0.134ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.025ns (routing 0.463ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.514ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.025     1.150    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.189 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.134     1.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X110Y21        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_n_2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.156     1.295    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_n_2_reg/C
                         clock pessimism             -0.131     1.164    
    SLICE_X110Y21        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.144    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_n_2_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AxiBusClock rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.039ns (22.532%)  route 0.134ns (77.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.025ns (routing 0.463ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.514ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.025     1.150    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.189 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[1]/Q
                         net (fo=9, routed)           0.134     1.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]
    SLICE_X110Y21        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.156     1.295    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                         clock pessimism             -0.131     1.164    
    SLICE_X110Y21        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.144    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCIE_CLOCK_P
  To Clock:  PCIE_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        8.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[1]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.077ns (8.442%)  route 0.835ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.835     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y118       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y118       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y118       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[2]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.077ns (8.442%)  route 0.835ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.835     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y118       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y118       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[2]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y118       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[2]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[8]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.077ns (8.442%)  route 0.835ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.835     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y118       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y118       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[8]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y118       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[8]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[9]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.077ns (8.442%)  route 0.835ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.835     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y118       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y118       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[9]/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y118       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[9]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/dwe_reg/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.077ns (8.442%)  route 0.835ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 11.199 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.187ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.835     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y118       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/dwe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.904    11.199    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y118       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/dwe_reg/C
                         clock pessimism              0.331    11.530    
                         clock uncertainty           -0.035    11.495    
    SLICE_X110Y118       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.429    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/dwe_reg
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.077ns (8.635%)  route 0.815ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.815     2.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y114       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[0]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y114       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[0]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.077ns (8.635%)  route 0.815ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.815     2.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y114       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y114       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[11]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[15]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.077ns (8.635%)  route 0.815ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.815     2.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y114       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[15]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y114       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[15]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.946ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.077ns (8.635%)  route 0.815ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 11.200 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.187ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.815     2.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X110Y114       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.905    11.200    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X110Y114       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]/C
                         clock pessimism              0.331    11.531    
                         clock uncertainty           -0.035    11.496    
    SLICE_X110Y114       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[7]
  -------------------------------------------------------------------
                         required time                         11.430    
                         arrival time                          -2.484    
  -------------------------------------------------------------------
                         slack                                  8.946    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[10]/CLR
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIE_CLOCK_P rise@10.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.077ns (8.713%)  route 0.807ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 11.190 - 10.000 ) 
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.208ns, distribution 0.814ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.187ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.022     1.592    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.669 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=74, routed)          0.807     2.476    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X109Y116       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y1                                 0.000    10.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000    10.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103    10.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.895    11.190    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X109Y116       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[10]/C
                         clock pessimism              0.378    11.568    
                         clock uncertainty           -0.035    11.533    
    SLICE_X109Y116       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.467    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/di_reg[10]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  8.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.260%)  route 0.107ns (73.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.128ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.107     0.933    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.654     1.038    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]/C
                         clock pessimism             -0.204     0.833    
    SLICE_X110Y69        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.260%)  route 0.107ns (73.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.128ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.107     0.933    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.654     1.038    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]/C
                         clock pessimism             -0.204     0.833    
    SLICE_X110Y69        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.260%)  route 0.107ns (73.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.128ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.107     0.933    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.654     1.038    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]/C
                         clock pessimism             -0.204     0.833    
    SLICE_X110Y69        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     0.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.039ns (16.948%)  route 0.191ns (83.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.128ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.191     1.027    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X107Y113       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.665     1.048    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y113       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism             -0.204     0.844    
    SLICE_X107Y113       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.824    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.378%)  route 0.185ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.128ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.185     1.021    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X105Y115       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.658     1.042    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism             -0.204     0.838    
    SLICE_X105Y115       FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     0.818    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.378%)  route 0.185ns (82.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.128ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.185     1.021    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X105Y115       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.658     1.042    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism             -0.204     0.838    
    SLICE_X105Y115       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.818    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.022%)  route 0.190ns (82.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.128ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.190     1.026    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X107Y113       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.663     1.046    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y113       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism             -0.204     0.842    
    SLICE_X107Y113       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.822    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.357%)  route 0.199ns (83.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.128ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.199     1.035    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X106Y115       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.653     1.037    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X106Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism             -0.204     0.832    
    SLICE_X106Y115       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.812    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.357%)  route 0.199ns (83.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.584ns (routing 0.117ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.128ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.584     0.797    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y114       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.836 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.199     1.035    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X106Y115       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.653     1.037    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X106Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C
                         clock pessimism             -0.204     0.832    
    SLICE_X106Y115       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.812    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIE_CLOCK_P rise@0.000ns - PCIE_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.040ns (15.171%)  route 0.224ns (84.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.128ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.224     1.059    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/dest_arst
    SLICE_X107Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.658     1.042    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/C
                         clock pessimism             -0.204     0.838    
    SLICE_X107Y69        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.818    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.077ns (15.618%)  route 0.416ns (84.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 8.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.416     1.079    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y107       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.481     8.481    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.050     8.531    
                         clock uncertainty           -0.046     8.484    
    SLICE_X108Y107       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.418    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.077ns (15.618%)  route 0.416ns (84.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 8.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.416     1.079    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y107       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.481     8.481    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.050     8.531    
                         clock uncertainty           -0.046     8.484    
    SLICE_X108Y107       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.418    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.370%)  route 0.393ns (83.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.393     1.056    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.049     8.534    
                         clock uncertainty           -0.046     8.488    
    SLICE_X108Y105       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.370%)  route 0.393ns (83.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.393     1.056    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.049     8.534    
                         clock uncertainty           -0.046     8.488    
    SLICE_X108Y105       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.370%)  route 0.393ns (83.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.393     1.056    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.049     8.534    
                         clock uncertainty           -0.046     8.488    
    SLICE_X108Y105       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.077ns (16.370%)  route 0.393ns (83.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.393     1.056    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.049     8.534    
                         clock uncertainty           -0.046     8.488    
    SLICE_X108Y105       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.405%)  route 0.392ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.392     1.055    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.049     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X108Y105       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.424    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.405%)  route 0.392ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.392     1.055    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.049     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X108Y105       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.424    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.405%)  route 0.392ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.392     1.055    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.049     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X108Y105       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.424    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.077ns (16.405%)  route 0.392ns (83.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.586ns (routing 0.002ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.663 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.392     1.055    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     8.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.049     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X108Y105       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.424    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.035     0.340    
    SLICE_X108Y106       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.035     0.340    
    SLICE_X108Y106       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.035     0.340    
    SLICE_X108Y106       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.375ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.375ns (routing 0.001ns, distribution 0.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.375     0.375    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.035     0.340    
    SLICE_X108Y106       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.035     0.336    
    SLICE_X108Y106       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.316    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.035     0.336    
    SLICE_X108Y106       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.316    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.035     0.336    
    SLICE_X108Y106       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.316    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.678%)  route 0.146ns (79.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.511    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y106       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.035     0.336    
    SLICE_X108Y106       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.316    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.289%)  route 0.170ns (81.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.170     0.535    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.029     0.342    
    SLICE_X108Y105       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.038ns (18.289%)  route 0.170ns (81.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.365 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.170     0.535    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X108Y105       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.029     0.342    
    SLICE_X108Y105       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AxiBusClock
  To Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15

Setup :            0  Failing Endpoints,  Worst Slack        2.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][0]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.076ns (5.603%)  route 1.280ns (94.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.735 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.754ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.280     3.445    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X97Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.543     5.735    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][0]/C
                         clock pessimism              0.001     5.736    
                         clock uncertainty           -0.046     5.690    
    SLICE_X97Y4          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.624    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][0]
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][1]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.076ns (5.603%)  route 1.280ns (94.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.735 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.754ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.280     3.445    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X97Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.543     5.735    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][1]/C
                         clock pessimism              0.001     5.736    
                         clock uncertainty           -0.046     5.690    
    SLICE_X97Y4          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.624    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[6][1]
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][1]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.076ns (5.603%)  route 1.280ns (94.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 5.735 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.754ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.280     3.445    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X97Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.543     5.735    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X97Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][1]/C
                         clock pessimism              0.001     5.736    
                         clock uncertainty           -0.046     5.690    
    SLICE_X97Y4          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     5.624    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[7][1]
  -------------------------------------------------------------------
                         required time                          5.624    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.076ns (5.588%)  route 1.284ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.754 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.754ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.284     3.449    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X98Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.562     5.754    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]/C
                         clock pessimism              0.001     5.755    
                         clock uncertainty           -0.046     5.708    
    SLICE_X98Y4          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     5.642    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][6]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.076ns (5.588%)  route 1.284ns (94.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.754 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.754ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.284     3.449    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X98Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.562     5.754    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X98Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]/C
                         clock pessimism              0.001     5.755    
                         clock uncertainty           -0.046     5.708    
    SLICE_X98Y4          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.642    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[8][6]
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][0]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.076ns (5.650%)  route 1.269ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.754ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.269     3.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.555     5.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][0]/C
                         clock pessimism              0.001     5.748    
                         clock uncertainty           -0.046     5.701    
    SLICE_X99Y4          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     5.635    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][1]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.076ns (5.650%)  route 1.269ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.754ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.269     3.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.555     5.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][1]/C
                         clock pessimism              0.001     5.748    
                         clock uncertainty           -0.046     5.701    
    SLICE_X99Y4          FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     5.635    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.076ns (5.650%)  route 1.269ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.754ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.269     3.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.555     5.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]/C
                         clock pessimism              0.001     5.748    
                         clock uncertainty           -0.046     5.701    
    SLICE_X99Y4          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     5.635    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][3]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.076ns (5.650%)  route 1.269ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.754ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.269     3.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.555     5.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][3]/C
                         clock pessimism              0.001     5.748    
                         clock uncertainty           -0.046     5.701    
    SLICE_X99Y4          FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     5.635    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][6]/CLR
                            (recovery check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@4.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.076ns (5.650%)  route 1.269ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 0.850ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.754ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.874     2.089    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.165 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         1.269     3.434    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y4          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.555     5.747    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y4          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][6]/C
                         clock pessimism              0.001     5.748    
                         clock uncertainty           -0.046     5.701    
    SLICE_X99Y4          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.635    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[0]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.037ns (9.789%)  route 0.341ns (90.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.506ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.341     1.527    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X100Y8         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.108     1.247    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X100Y8         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[0]/C
                         clock pessimism             -0.001     1.246    
    SLICE_X100Y8         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.226    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.037ns (9.789%)  route 0.341ns (90.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.506ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.341     1.527    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X100Y8         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.108     1.247    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X100Y8         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/C
                         clock pessimism             -0.001     1.246    
    SLICE_X100Y8         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.226    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.037ns (9.789%)  route 0.341ns (90.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.506ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.341     1.527    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X100Y8         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.108     1.247    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X100Y8         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/C
                         clock pessimism             -0.001     1.246    
    SLICE_X100Y8         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.226    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[3]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.037ns (9.789%)  route 0.341ns (90.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.506ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.341     1.527    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X100Y8         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.108     1.247    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X100Y8         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[3]/C
                         clock pessimism             -0.001     1.246    
    SLICE_X100Y8         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.226    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.037ns (8.277%)  route 0.410ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.506ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.410     1.596    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y8          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.090     1.229    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y8          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/C
                         clock pessimism             -0.001     1.228    
    SLICE_X99Y8          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.208    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.037ns (8.137%)  route 0.418ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.506ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.418     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y6          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.086     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/C
                         clock pessimism             -0.001     1.224    
    SLICE_X99Y6          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.037ns (8.137%)  route 0.418ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.506ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.418     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y6          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.086     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
                         clock pessimism             -0.001     1.224    
    SLICE_X99Y6          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.037ns (8.137%)  route 0.418ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.506ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.418     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y6          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.086     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]/C
                         clock pessimism             -0.001     1.224    
    SLICE_X99Y6          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.037ns (8.137%)  route 0.418ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.506ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.418     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y6          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.086     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
                         clock pessimism             -0.001     1.224    
    SLICE_X99Y6          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/CLR
                            (removal check against rising-edge clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise@0.000ns - AxiBusClock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.037ns (8.137%)  route 0.418ns (91.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.024ns (routing 0.463ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.506ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.024     1.149    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X110Y21        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.186 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=115, routed)         0.418     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_1
    SLICE_X99Y6          FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.086     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK
    SLICE_X99Y6          FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
                         clock pessimism             -0.001     1.224    
    SLICE_X99Y6          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.079ns (4.671%)  route 1.612ns (95.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 5.810 - 4.000 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.770ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     2.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.194 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         1.612     3.806    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR[0]
    SLICE_X103Y37        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.618     5.810    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.101     5.911    
                         clock uncertainty           -0.046     5.865    
    SLICE_X103Y37        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     5.799    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.079ns (7.413%)  route 0.987ns (92.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.848ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.770ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.900     2.115    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.194 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         0.987     3.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR[0]
    SLICE_X106Y73        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.689     5.881    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X106Y73        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.148     6.028    
                         clock uncertainty           -0.046     5.982    
    SLICE_X106Y73        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     5.916    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.081ns (17.457%)  route 0.383ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 5.827 - 4.000 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.848ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.770ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.825     2.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.121 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.383     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk
    SLICE_X108Y18        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.635     5.827    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.144     5.971    
                         clock uncertainty           -0.046     5.924    
    SLICE_X108Y18        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     5.858    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk rise@4.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.081ns (17.457%)  route 0.383ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 5.827 - 4.000 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.848ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.770ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.825     2.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.121 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.383     2.504    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk
    SLICE_X108Y18        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      4.000     4.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     4.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.635     5.827    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.144     5.971    
                         clock uncertainty           -0.046     5.924    
    SLICE_X108Y18        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     5.858    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  3.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.040ns (18.605%)  route 0.175ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.006ns (routing 0.462ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.514ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.006     1.131    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.175     1.346    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk
    SLICE_X108Y18        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.146     1.285    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism             -0.094     1.191    
    SLICE_X108Y18        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.171    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.040ns (18.605%)  route 0.175ns (81.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.006ns (routing 0.462ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.514ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.006     1.131    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.171 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.175     1.346    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk
    SLICE_X108Y18        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.146     1.285    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X108Y18        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism             -0.094     1.191    
    SLICE_X108Y18        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.171    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.039ns (7.336%)  route 0.493ns (92.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.514ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         0.493     1.701    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR[0]
    SLICE_X106Y73        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.180     1.319    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X106Y73        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.096     1.224    
    SLICE_X106Y73        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.204    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.039ns (4.555%)  route 0.817ns (95.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.514ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=136, routed)         0.817     2.026    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR[0]
    SLICE_X103Y37        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.136     1.275    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.066     1.209    
    SLICE_X103Y37        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.837    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  AxiBusClock
  To Clock:  AxiBusClock

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.169ns (24.215%)  route 0.529ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.850ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.792     2.007    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.088 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.137     2.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.313 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.392     2.705    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.698ns  (logic 0.169ns (24.215%)  route 0.529ns (75.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.850ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.792     2.007    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.088 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.137     2.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.313 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.392     2.705    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.169ns (24.320%)  route 0.526ns (75.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.850ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.771ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.792     2.007    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.088 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.137     2.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.313 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.389     2.702    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_int
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.584     1.776    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.075ns (23.932%)  route 0.238ns (76.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.514ns, distribution 0.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.987     1.112    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.074     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.260 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.165     1.425    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_int
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.116     1.255    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.075ns (23.856%)  route 0.239ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.514ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.987     1.112    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.074     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.260 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.166     1.426    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.118     1.257    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.075ns (23.856%)  route 0.239ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.514ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       0.987     1.112    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y17        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.074     1.225    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_reg
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.260 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.166     1.426    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.118     1.257    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PCIE_CLOCK_P
  To Clock:  AxiBusClock

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.888ns  (logic 0.178ns (9.426%)  route 1.710ns (90.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.771ns, distribution 0.859ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.927 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.570     3.497    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst_n_350
    SLICE_X104Y22        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.630     1.822    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X104Y22        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.171ns (10.226%)  route 1.501ns (89.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.920 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.361     3.281    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 0.171ns (10.226%)  route 1.501ns (89.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.920 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.361     3.281    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 0.169ns (10.135%)  route 1.498ns (89.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.771ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.918 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.358     3.276    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.560     1.752    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 0.169ns (10.135%)  route 1.498ns (89.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.771ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.918 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.358     3.276    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.560     1.752    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.075ns (9.355%)  route 0.727ns (90.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.514ns, distribution 0.583ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.565     1.400    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.435 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.162     1.597    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.097     1.236    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.075ns (9.355%)  route 0.727ns (90.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.514ns, distribution 0.583ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.565     1.400    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.435 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.162     1.597    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.097     1.236    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.075ns (9.351%)  route 0.727ns (90.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.514ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.566     1.401    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.436 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.161     1.597    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.115     1.254    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.075ns (9.351%)  route 0.727ns (90.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.514ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.566     1.401    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.436 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.161     1.597    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.115     1.254    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.077ns (8.607%)  route 0.818ns (91.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.514ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.565     1.400    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.437 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.253     1.690    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst_n_350
    SLICE_X104Y22        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.147     1.286    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X104Y22        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  To Clock:  AxiBusClock

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.924ns (41.521%)  route 1.301ns (58.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.771ns, distribution 0.859ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.766     2.709 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.731     3.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X101Y21        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     3.598 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.570     4.168    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst_n_350
    SLICE_X104Y22        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.630     1.822    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X104Y22        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.911ns (45.541%)  route 1.089ns (54.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.771ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.766     2.709 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.731     3.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.585 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.358     3.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.560     1.752    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.911ns (45.541%)  route 1.089ns (54.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.771ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.766     2.709 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.731     3.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.585 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.358     3.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.560     1.752    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.797ns (42.565%)  route 1.075ns (57.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKDOWN)
                                                      0.747     2.690 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKDOWN
                         net (fo=20, routed)          0.684     3.374    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_down
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     3.424 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.392     3.815    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.797ns (42.565%)  route 1.075ns (57.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKDOWN)
                                                      0.747     2.690 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKDOWN
                         net (fo=20, routed)          0.684     3.374    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_down
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     3.424 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.392     3.815    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.869ns  (logic 0.797ns (42.634%)  route 1.072ns (57.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.771ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKDOWN)
                                                      0.747     2.690 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKDOWN
                         net (fo=20, routed)          0.684     3.374    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_down
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     3.424 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.389     3.812    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_int
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.584     1.776    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.849ns (57.998%)  route 0.615ns (42.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     2.691 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.254     2.945    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.046 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.361     3.407    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.849ns (57.998%)  route 0.615ns (42.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.771ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     2.691 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.254     2.945    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.046 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.361     3.407    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.585     1.777    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.444ns (61.038%)  route 0.283ns (38.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.514ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.478 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.122     1.600    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.641 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.161     1.802    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.115     1.254    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.444ns (61.038%)  route 0.283ns (38.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.514ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.478 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.122     1.600    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.641 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.161     1.802    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/src_arst
    SLICE_X100Y17        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.115     1.254    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/dest_clk
    SLICE_X100Y17        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.472ns (55.040%)  route 0.386ns (44.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.514ns, distribution 0.602ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.413     1.488 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.221     1.709    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.768 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.165     1.933    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_int
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.116     1.255    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.472ns (54.976%)  route 0.387ns (45.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.514ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.413     1.488 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.221     1.709    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.768 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.166     1.934    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.118     1.257    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.472ns (54.976%)  route 0.387ns (45.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.514ns, distribution 0.604ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[1])
                                                      0.413     1.488 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[1]
                         net (fo=4, routed)           0.221     1.709    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[1]
    SLICE_X99Y17         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.059     1.768 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_reset_i_1/O
                         net (fo=3, routed)           0.166     1.934    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/src_arst
    SLICE_X98Y15         FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.118     1.257    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/dest_clk
    SLICE_X98Y15         FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.452ns (46.552%)  route 0.519ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.514ns, distribution 0.583ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[0])
                                                      0.411     1.486 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[0]
                         net (fo=3, routed)           0.357     1.843    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[0]
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     1.884 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.162     2.046    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.097     1.236    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.452ns (46.552%)  route 0.519ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.514ns, distribution 0.583ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[0])
                                                      0.411     1.486 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[0]
                         net (fo=3, routed)           0.357     1.843    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[0]
    SLICE_X101Y21        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     1.884 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.162     2.046    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/src_arst
    SLICE_X99Y26         FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.097     1.236    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X99Y26         FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
                            (removal check against rising-edge clock AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.453ns (42.617%)  route 0.610ns (57.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.514ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGPHYLINKSTATUS[0])
                                                      0.411     1.486 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGPHYLINKSTATUS[0]
                         net (fo=3, routed)           0.357     1.843    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/cfg_phy_link_status[0]
    SLICE_X101Y21        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     1.885 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/user_lnk_up_i_1/O
                         net (fo=1, routed)           0.253     2.138    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst_n_350
    SLICE_X104Y22        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.147     1.286    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X104Y22        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCIE_CLOCK_P

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.000ns (0.000%)  route 0.630ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.897ns (routing 0.187ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           0.630     0.630    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X110Y108       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.897     1.193    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X110Y108       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.000ns (0.000%)  route 0.586ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.886ns (routing 0.187ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           0.586     0.586    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X111Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.886     1.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X111Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.895ns (routing 0.187ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                         net (fo=1, routed)           0.399     0.399    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/GTYE4_TXPRGDIVRESETDONE_IN
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.895     1.190    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/drpclk_common_in[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.890ns (routing 0.187ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.387     0.387    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.890     1.185    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/CPLLLOCK
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.000ns (0.000%)  route 0.387ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.903ns (routing 0.187ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/CPLLLOCK
                         net (fo=1, routed)           0.387     0.387    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/GTYE4_CPLLLOCK_IN
    SLICE_X111Y115       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.903     1.198    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/drpclk_common_in[0]
    SLICE_X111Y115       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.255ns  (logic 0.000ns (0.000%)  route 0.255ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.892ns (routing 0.187ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=2, routed)           0.255     0.255    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.892     1.187    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1LOCK
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.000ns (0.000%)  route 0.106ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.654ns (routing 0.128ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_COMMON_X0Y1    GTYE4_COMMON                 0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/QPLL1LOCK
                         net (fo=2, routed)           0.106     0.106    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.654     1.038    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.000ns (0.000%)  route 0.159ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.655ns (routing 0.128ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                         net (fo=1, routed)           0.159     0.159    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/GTYE4_TXPRGDIVRESETDONE_IN
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.655     1.039    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/drpclk_common_in[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_txprgdivresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.000ns (0.000%)  route 0.168ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.653ns (routing 0.128ns, distribution 0.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIESYNCTXSYNCDONE
                         net (fo=1, routed)           0.168     0.168    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.653     1.037    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/CPLLLOCK
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.000ns (0.000%)  route 0.206ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.666ns (routing 0.128ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/CPLLLOCK
                         net (fo=1, routed)           0.206     0.206    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/GTYE4_CPLLLOCK_IN
    SLICE_X111Y115       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.666     1.049    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/drpclk_common_in[0]
    SLICE_X111Y115       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bit_synchronizer_cplllock_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.000ns (0.000%)  route 0.304ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.649ns (routing 0.128ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           0.304     0.304    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X111Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.649     1.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X111Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.000ns (0.000%)  route 0.328ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.660ns (routing 0.128ns, distribution 0.532ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           0.328     0.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/rxelecidle_out[0]
    SLICE_X110Y108       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.660     1.044    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X110Y108       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PCIE_CLOCK_P
  To Clock:  PCIE_CLOCK_P

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.186ns (15.895%)  route 0.984ns (84.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.013ns (routing 0.208ns, distribution 0.805ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.187ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.013     1.583    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y100       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.659 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/Q
                         net (fo=25, routed)          0.503     2.162    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep
    SLICE_X112Y109       LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     2.272 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_3/O
                         net (fo=3, routed)           0.481     2.753    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in[0]
    SLICE_X111Y121       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.939     1.234    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drpclk_common_in[0]
    SLICE_X111Y121       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.919%)  route 0.619ns (73.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.208ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.187ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.053     1.623    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.701 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.051 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.419     2.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.889     1.184    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.919%)  route 0.619ns (73.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.208ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.187ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.053     1.623    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.701 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.051 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.419     2.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.889     1.184    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.919%)  route 0.619ns (73.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.208ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.187ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.053     1.623    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.701 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.051 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.419     2.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.889     1.184    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.919%)  route 0.619ns (73.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.208ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.187ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.053     1.623    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.701 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.051 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.419     2.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.889     1.184    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.919%)  route 0.619ns (73.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.208ns, distribution 0.845ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.187ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.053     1.623    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.701 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]/Q
                         net (fo=1, routed)           0.200     1.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.051 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.419     2.470    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.889     1.184    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.378ns  (logic 0.079ns (20.907%)  route 0.299ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.208ns, distribution 0.846ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.187ns, distribution 0.709ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.054     1.624    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.703 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/Q
                         net (fo=2, routed)           0.299     2.002    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.896     1.191    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.033ns (routing 0.208ns, distribution 0.825ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.187ns, distribution 0.709ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.033     1.603    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.681 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/Q
                         net (fo=1, routed)           0.271     1.952    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.896     1.191    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.827 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_TXPRGDIVRESETDONE_OUT_reg/Q
                         net (fo=1, routed)           0.092     0.919    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X112Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.823%)  route 0.125ns (76.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.117ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.583     0.796    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/drpclk_common_in[0]
    SLICE_X111Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/USER_CPLLLOCK_OUT_reg/Q
                         net (fo=2, routed)           0.125     0.960    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.078ns (26.174%)  route 0.220ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/Q
                         net (fo=1, routed)           0.028     0.861    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllpd_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.901 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.192     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.078ns (26.174%)  route 0.220ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/Q
                         net (fo=1, routed)           0.028     0.861    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllpd_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.901 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.192     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.078ns (26.174%)  route 0.220ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/Q
                         net (fo=1, routed)           0.028     0.861    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllpd_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.901 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.192     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.078ns (26.174%)  route 0.220ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/Q
                         net (fo=1, routed)           0.028     0.861    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllpd_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.901 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.192     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.078ns (26.174%)  route 0.220ns (73.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]/Q
                         net (fo=1, routed)           0.028     0.861    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllpd_in[0]
    SLICE_X110Y106       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.901 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.192     1.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.cpll_cal_reset_int
    SLICE_X109Y111       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_common_in[0]
    SLICE_X109Y111       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.080ns (14.401%)  route 0.476ns (85.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.567ns (routing 0.117ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.128ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.567     0.780    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X110Y100       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.818 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep_reg/Q
                         net (fo=25, routed)          0.254     1.072    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep
    SLICE_X112Y109       LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     1.114 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_3/O
                         net (fo=3, routed)           0.222     1.336    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in[0]
    SLICE_X111Y121       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.683     1.067    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drpclk_common_in[0]
    SLICE_X111Y121       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  PCIE_CLOCK_P

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.079ns (18.619%)  route 0.345ns (81.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.567ns (routing 0.002ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.567     0.567    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.646 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.345     0.991    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.417ns  (logic 0.079ns (18.927%)  route 0.338ns (81.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.187ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.651 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.338     0.989    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.894     1.190    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.161%)  route 0.333ns (80.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.187ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.651 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.333     0.984    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.894     1.190    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.835%)  route 0.319ns (80.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.663 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.319     0.982    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.380ns  (logic 0.079ns (20.774%)  route 0.301ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.663 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.301     0.964    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.947%)  route 0.298ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.663 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.298     0.961    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.828%)  route 0.300ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.187ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.572     0.572    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.651 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.300     0.951    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.892     1.188    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.492%)  route 0.257ns (76.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.579ns (routing 0.002ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.579     0.579    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.658 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.257     0.915    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.013%)  route 0.264ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.558     0.558    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.637 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.264     0.901    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.595%)  route 0.230ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.579ns (routing 0.002ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.579     0.579    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.658 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.230     0.888    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.189    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.357%)  route 0.060ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.362 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.060     0.422    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.425%)  route 0.071ns (64.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.071     0.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.830%)  route 0.064ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.366 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.064     0.430    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.428%)  route 0.085ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.085     0.444    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.686%)  route 0.088ns (69.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y105       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.359 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.088     0.447    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.525%)  route 0.093ns (70.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.128ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.356 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.093     0.449    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.656     1.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.525%)  route 0.093ns (70.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.128ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y107       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.356 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.093     0.449    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.656     1.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.303%)  route 0.090ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.128ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.363 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.090     0.453    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.656     1.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X107Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.617%)  route 0.093ns (70.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.363 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.093     0.456    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.303%)  route 0.094ns (70.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.128ns, distribution 0.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X108Y106       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.363 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.094     0.457    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.657     1.041    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X108Y107       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  PCIE_CLOCK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.076ns (16.486%)  route 0.385ns (83.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.187ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.570     0.570    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.646 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/Q
                         net (fo=1, routed)           0.385     1.031    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.896     1.191    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.038ns (18.357%)  route 0.169ns (81.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.128ns, distribution 0.530ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.320     0.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X110Y75        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.358 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/Q
                         net (fo=1, routed)           0.169     0.527    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.658     1.042    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_i_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  PCIE_CLOCK_P

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.754ns (61.053%)  route 0.481ns (38.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.848ns, distribution 1.057ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.187ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.905     2.120    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.754     2.874 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.481     3.355    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.895     1.190    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.803ns (68.930%)  route 0.362ns (31.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.848ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.187ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.904     2.119    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.803     2.922 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.362     3.284    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.890     1.185    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.700ns (72.314%)  route 0.268ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.848ns, distribution 1.056ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.187ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.904     2.119    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.700     2.819 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.268     3.087    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.893     1.188    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.079ns (8.759%)  route 0.823ns (91.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.848ns, distribution 1.072ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.187ns, distribution 0.698ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.920     2.135    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/CLK_PCLK2
    SLICE_X108Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.214 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=5, routed)           0.823     3.037    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y104       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.885     1.180    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y104       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.607ns  (logic 0.079ns (13.015%)  route 0.528ns (86.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.848ns, distribution 1.047ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.187ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.895     2.110    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/CLK_PCLK2
    SLICE_X108Y71        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.189 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.528     2.717    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.878     1.173    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.385ns  (logic 0.080ns (20.779%)  route 0.305ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.848ns, distribution 1.055ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.187ns, distribution 0.704ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.903     2.118    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/CLK_PCLK2_GT
    SLICE_X110Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.198 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/Q
                         net (fo=1, routed)           0.305     2.503    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.103     0.103 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.181    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.295 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.891     1.186    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.152%)  route 0.110ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.045ns (routing 0.462ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.128ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.045     1.170    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/CLK_PCLK2_GT
    SLICE_X110Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.211 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_pclk_reg/Q
                         net (fo=1, routed)           0.110     1.321    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.654     1.038    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y103       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34_eios_det/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.607%)  route 0.228ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.030ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.044ns (routing 0.462ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.128ns, distribution 0.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.044     1.169    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/CLK_PCLK2
    SLICE_X108Y71        FDSE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.208 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/as_mac_in_detect_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.228     1.436    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.646     1.030    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_mac_in_detect/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.145ns (47.743%)  route 0.159ns (52.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.462ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.652ns (routing 0.128ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.049     1.174    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_PHYSTATUS)
                                                      0.145     1.319 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PHYSTATUS
                         net (fo=2, routed)           0.159     1.477    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.652     1.036    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.330ns (75.342%)  route 0.108ns (24.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.462ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.128ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.049     1.174    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.330     1.504 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.108     1.612    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.656     1.040    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[3]_0
    SLICE_X112Y106       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.039ns (8.707%)  route 0.409ns (91.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.052ns (routing 0.462ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.128ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.052     1.177    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/CLK_PCLK2
    SLICE_X108Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.216 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=5, routed)           0.409     1.625    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y104       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.649     1.033    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y104       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_gen34/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.371ns (62.248%)  route 0.225ns (37.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.050ns (routing 0.462ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.128ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.050     1.175    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_TXUSRCLK2_TXRESETDONE)
                                                      0.371     1.546 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.225     1.771    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_1[0]
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.245     0.245 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.057     0.302    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.384 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.655     1.039    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X112Y111       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 5.249ns (81.094%)  route 1.224ns (18.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.237ns (routing 1.527ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.530    22.296    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    22.445 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.694    23.139    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.237     4.721    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.472ns  (logic 5.249ns (81.107%)  route 1.223ns (18.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.237ns (routing 1.527ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.530    22.296    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    22.445 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.693    23.138    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.237     4.721    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 5.224ns (81.589%)  route 1.179ns (18.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.243ns (routing 1.527ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    22.505 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.564    23.069    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.243     4.727    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 5.241ns (82.153%)  route 1.139ns (17.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    22.522 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524    23.046    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 5.241ns (82.153%)  route 1.139ns (17.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    22.522 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524    23.046    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 5.241ns (82.153%)  route 1.139ns (17.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    22.522 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.524    23.046    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 5.241ns (82.179%)  route 1.137ns (17.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    22.522 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.522    23.044    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 5.241ns (82.179%)  route 1.137ns (17.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    22.522 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.522    23.044    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 5.249ns (82.408%)  route 1.121ns (17.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.238ns (routing 1.527ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.530    22.296    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    22.445 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.591    23.036    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.238     4.722    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 5.224ns (82.244%)  route 1.128ns (17.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.243ns (routing 1.527ns, distribution 0.716ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.614    22.381    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X102Y100       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124    22.505 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.513    23.018    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.243     4.727    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.485ns (78.990%)  route 0.129ns (21.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.012ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.123    17.254    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X100Y102       LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020    17.274 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/shift_Count[0]_i_1/O
                         net (fo=1, routed)           0.006    17.281    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]_1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.545     9.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.502ns (79.088%)  route 0.133ns (20.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.124    17.255    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg_reg[6]
    SLICE_X101Y102       LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037    17.292 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.009    17.301    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_4
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.487ns (76.187%)  route 0.152ns (23.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.144    17.276    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X101Y103       LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022    17.298 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.008    17.306    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1_n_0
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.500ns (77.192%)  route 0.148ns (22.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.124    17.255    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X101Y102       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035    17.290 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[4]_i_2/O
                         net (fo=1, routed)           0.024    17.314    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I_n_9
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.500ns (76.954%)  route 0.150ns (23.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.124    17.255    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.tdo_reg_reg[7]
    SLICE_X101Y102       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035    17.290 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].D16.SRL16E_I/Use_UART.tdo_reg[7]_i_1/O
                         net (fo=1, routed)           0.026    17.316    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_3
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[7]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.479ns (73.641%)  route 0.171ns (26.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.513ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.547ns (routing 1.012ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.145    17.277    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X101Y101       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014    17.291 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=1, routed)           0.026    17.317    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2_n_0
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.547     9.513    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.498ns (73.872%)  route 0.176ns (26.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.012ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.170    17.302    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X101Y101       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033    17.335 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.006    17.341    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_2
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.545     9.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.526ns (76.316%)  route 0.163ns (23.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        9.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.510ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.544ns (routing 1.012ns, distribution 0.532ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=38, routed)          0.154    17.286    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]_1
    SLICE_X101Y103       LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.061    17.347 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.009    17.356    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1_n_0
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.544     9.510    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.500ns (72.345%)  route 0.191ns (27.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.012ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.170    17.302    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X101Y101       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035    17.337 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.021    17.358    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_2
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.545     9.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.524ns (75.801%)  route 0.167ns (24.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.511ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 1.012ns, distribution 0.533ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=27, routed)          0.161    17.293    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X101Y100       LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.059    17.352 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.006    17.358    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.545     9.511    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.685ns  (logic 0.490ns (29.088%)  route 1.195ns (70.912%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.237ns (routing 1.527ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.694    40.809    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.237     4.721    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.684ns  (logic 0.490ns (29.105%)  route 1.194ns (70.895%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.237ns (routing 1.527ns, distribution 0.710ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.693    40.808    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.237     4.721    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 0.490ns (30.986%)  route 1.091ns (69.015%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.238ns (routing 1.527ns, distribution 0.711ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.591    40.706    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.238     4.722    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 0.488ns (31.486%)  route 1.062ns (68.514%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 1.527ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.100    39.633    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    39.766 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.736    40.502    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X100Y101       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124    40.626 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/O
                         net (fo=1, routed)           0.048    40.674    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_21
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.236     4.720    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.521ns  (logic 0.490ns (32.221%)  route 1.031ns (67.779%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.230ns (routing 1.527ns, distribution 0.703ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.530    40.645    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.230     4.714    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.520ns  (logic 0.490ns (32.243%)  route 1.030ns (67.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.230ns (routing 1.527ns, distribution 0.703ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    40.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.230     4.714    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.520ns  (logic 0.490ns (32.243%)  route 1.030ns (67.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.230ns (routing 1.527ns, distribution 0.703ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    40.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.230     4.714    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.520ns  (logic 0.490ns (32.243%)  route 1.030ns (67.758%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.230ns (routing 1.527ns, distribution 0.703ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.529    40.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.230     4.714    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y100       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.496ns  (logic 0.415ns (27.732%)  route 1.081ns (72.268%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 1.527ns, distribution 0.715ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.100    39.633    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    39.766 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.732    40.498    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X101Y99        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051    40.549 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[13]_i_1/O
                         net (fo=1, routed)           0.072    40.621    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X101Y99        FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.242     4.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X101Y99        FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[13]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.490ns (32.900%)  route 0.999ns (67.100%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    5.791ns = ( 39.124 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 1.527ns, distribution 0.709ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.691    39.124    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    39.205 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=6, routed)           0.178    39.383    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X102Y103       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150    39.533 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_3/O
                         net (fo=3, routed)           0.102    39.635    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[10]
    SLICE_X102Y102       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136    39.771 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.221    39.992    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1
    SLICE_X102Y102       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    40.115 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.499    40.614    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_11
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.995     2.460    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.236     4.720    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.081ns (18.147%)  route 0.365ns (81.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.525ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 1.012ns, distribution 0.547ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.299     0.764    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.804 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.348     1.152    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X102Y102       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     1.193 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.017     1.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.559     9.525    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.173%)  route 0.113ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        8.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns = ( 26.197 - 16.667 ) 
    Source Clock Delay      (SCD):    0.753ns = ( 34.086 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 1.012ns, distribution 0.552ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.288    34.086    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X103Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.124 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=9, routed)           0.113    34.237    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047    24.613    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    24.632 f  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.564    26.197    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.050ns (11.225%)  route 0.395ns (88.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.527ns
    Source Clock Delay      (SCD):    0.465ns = ( 33.798 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 1.012ns, distribution 0.549ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.292    34.090    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X103Y102       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050    34.140 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.103    34.243    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X103Y102       FDPE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.561     9.527    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y102       FDPE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.350%)  route 0.065ns (51.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        8.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.527ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 1.012ns, distribution 0.549ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.056    34.229    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X103Y102       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024    34.253 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.009    34.262    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X103Y102       FDPE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.561     9.527    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y102       FDPE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.442%)  route 0.100ns (62.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.530ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.564ns (routing 1.012ns, distribution 0.552ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.039    34.211    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X103Y103       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023    34.234 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.061    34.296    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X104Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.564     9.530    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.848%)  route 0.126ns (68.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.526ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 1.012ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.038    34.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X103Y103       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    34.232 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.088    34.321    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.560     9.526    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.848%)  route 0.126ns (68.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.526ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 1.012ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.038    34.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X103Y103       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    34.232 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.088    34.321    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.560     9.526    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.848%)  route 0.126ns (68.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.526ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 1.012ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.038    34.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X103Y103       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    34.232 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.088    34.321    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.560     9.526    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.059ns (31.848%)  route 0.126ns (68.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.526ns
    Source Clock Delay      (SCD):    0.802ns = ( 34.135 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.560ns (routing 1.012ns, distribution 0.548ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.337    34.135    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    34.172 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.038    34.210    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X103Y103       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022    34.232 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.088    34.321    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.560     9.526    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.089ns (41.881%)  route 0.124ns (58.117%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        8.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.520ns
    Source Clock Delay      (SCD):    0.793ns = ( 34.126 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.554ns (routing 1.012ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.328    34.126    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040    34.166 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=11, routed)          0.083    34.249    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X102Y101       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    34.284 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_3/O
                         net (fo=3, routed)           0.025    34.309    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun143_out
    SLICE_X102Y101       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014    34.323 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.016    34.339    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.047     7.947    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.966 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.554     9.520    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y101       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.910ns  (logic 0.514ns (26.905%)  route 1.396ns (73.095%))
  Logic Levels:           4  (LUT4=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -11.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    11.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.678ns, distribution 0.833ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.511    11.394    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X100Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    11.474 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.219    11.693    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1_0
    SLICE_X101Y102       SRL16E (Prop_H6LUT_SLICEM_A0_Q)
                                                      0.125    11.818 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=1, routed)           0.456    12.274    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/config_TDO_1
    SLICE_X102Y102       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    12.397 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_8/O
                         net (fo=1, routed)           0.151    12.548    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_8_n_0
    SLICE_X102Y103       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090    12.638 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_5/O
                         net (fo=1, routed)           0.088    12.726    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_5_n_0
    SLICE_X102Y103       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096    12.822 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.482    13.304    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.111ns (22.424%)  route 0.384ns (77.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.381ns (routing 0.908ns, distribution 0.473ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.381     3.405    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.444 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/Q
                         net (fo=1, routed)           0.053     3.497    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[0]
    SLICE_X103Y103       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     3.547 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_E2.BSCANE2_I_i_2/O
                         net (fo=1, routed)           0.093     3.640    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I
    SLICE_X102Y103       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.662 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.238     3.900    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.164ns (11.082%)  route 1.316ns (88.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    5.816ns = ( 39.149 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.716    39.149    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y103       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.225 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.834    40.059    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Q[0]
    SLICE_X102Y103       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    40.147 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.482    40.629    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.089ns (22.993%)  route 0.298ns (77.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.793ns = ( 34.126 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.328    34.126    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.165 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=4, routed)           0.060    34.225    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/command[2]
    SLICE_X102Y103       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050    34.275 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.238    34.513    PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.080ns (8.324%)  route 0.881ns (91.676%))
  Logic Levels:           0  
  Clock Path Skew:        -10.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.678ns, distribution 0.870ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.548    11.431    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    11.511 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.881    12.392    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.257ns (28.930%)  route 0.631ns (71.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    12.303    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.257ns (28.930%)  route 0.631ns (71.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    12.303    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.257ns (28.930%)  route 0.631ns (71.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    12.303    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.257ns (28.930%)  route 0.631ns (71.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.329    12.303    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.257ns (28.962%)  route 0.630ns (71.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    12.302    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.257ns (28.962%)  route 0.630ns (71.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    12.302    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.257ns (28.962%)  route 0.630ns (71.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    12.302    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.257ns (28.962%)  route 0.630ns (71.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -10.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.678ns, distribution 0.854ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.532    11.415    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X102Y102       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.494 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=5, routed)           0.150    11.644    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X103Y101       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    11.697 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=3, routed)           0.152    11.849    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    11.974 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.328    12.302    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.077ns (9.218%)  route 0.758ns (90.782%))
  Logic Levels:           0  
  Clock Path Skew:        -10.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    11.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.678ns, distribution 0.870ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.955     8.855    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.883 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          2.548    11.431    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.508 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=3, routed)           0.758    12.266    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.436     0.901    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.742%)  route 0.063ns (62.258%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     3.452 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.063     3.514    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.453 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.062     3.514    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.036%)  route 0.072ns (64.965%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.908ns, distribution 0.478ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.386     3.410    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.449 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.072     3.521    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.871%)  route 0.085ns (69.129%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.452 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.085     3.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.376%)  route 0.092ns (69.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.908ns, distribution 0.478ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.386     3.410    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.450 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.092     3.541    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.041ns (30.370%)  route 0.094ns (69.630%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 38.820 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.908ns, distribution 0.477ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.385     3.409    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y102       FDPE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     3.450 f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.094     3.544    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X103Y102       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.387    38.820    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X103Y102       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.284%)  route 0.094ns (70.716%))
  Logic Levels:           0  
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.908ns, distribution 0.481ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.389     3.413    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.452 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=4, routed)           0.094     3.546    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.920%)  route 0.101ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.453 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.101     3.553    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.457%)  route 0.106ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.386ns (routing 0.908ns, distribution 0.478ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.386     3.410    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X104Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.450 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.106     3.555    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.419%)  route 0.117ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.908ns, distribution 0.482ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.542     2.007    PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.024 r  PcieBridge_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y1 (CLOCK_ROOT)    net (fo=92, routed)          1.390     3.414    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X103Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y104       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.454 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.117     3.571    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 5.188ns (78.501%)  route 1.421ns (21.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.854    23.275    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 5.188ns (78.501%)  route 1.421ns (21.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.854    23.275    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 5.188ns (78.501%)  route 1.421ns (21.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.854    23.275    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 5.188ns (78.501%)  route 1.421ns (21.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.854    23.275    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 5.188ns (78.525%)  route 1.419ns (21.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.852    23.273    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 5.188ns (78.525%)  route 1.419ns (21.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.852    23.273    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 5.188ns (78.525%)  route 1.419ns (21.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.852    23.273    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 5.188ns (78.525%)  route 1.419ns (21.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.903ns = ( 34.236 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X103Y103       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    22.421 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.852    23.273    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.438    34.236    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.154ns  (logic 5.197ns (84.447%)  route 0.957ns (15.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/SEL
    SLICE_X103Y103       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097    22.430 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.390    22.821    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.433     0.898    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.154ns  (logic 5.197ns (84.447%)  route 0.957ns (15.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.567    22.333    PcieBridge_i/mdm_0/U0/MDM_Core_I1/SEL
    SLICE_X103Y103       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097    22.430 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.390    22.821    PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.433     0.898    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.465ns (57.812%)  route 0.339ns (42.188%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 38.889 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.339    17.471    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.456    38.889    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.465ns (57.812%)  route 0.339ns (42.188%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 38.889 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.339    17.471    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.456    38.889    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.465ns (57.812%)  route 0.339ns (42.188%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 38.889 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.339    17.471    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.456    38.889    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.465ns (57.812%)  route 0.339ns (42.188%))
  Logic Levels:           0  
  Clock Path Skew:        5.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns = ( 38.889 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.339    17.471    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.456    38.889    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.465ns (57.740%)  route 0.340ns (42.259%))
  Logic Levels:           0  
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.340    17.472    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.465ns (57.740%)  route 0.340ns (42.259%))
  Logic Levels:           0  
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.340    17.472    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.465ns (57.740%)  route 0.340ns (42.259%))
  Logic Levels:           0  
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.340    17.472    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.465ns (57.740%)  route 0.340ns (42.259%))
  Logic Levels:           0  
  Clock Path Skew:        5.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.557ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.340    17.472    PcieBridge_i/mdm_0/U0/MDM_Core_I1/AR[0]
    SLICE_X103Y103       FDCE                                         f  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.457     5.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X103Y103       FDCE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.480ns (53.899%)  route 0.411ns (46.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.269    17.401    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015    17.416 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.141    17.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.480ns (53.899%)  route 0.411ns (46.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.537ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.269    17.401    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X103Y102       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015    17.416 r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.141    17.557    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  PcieBridge_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=27, routed)          0.437     5.537    PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X102Y104       FDRE                                         r  PcieBridge_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PCIE_CLOCK_P
  To Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.309%)  route 0.620ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.620     2.303    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.494     0.494    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.309%)  route 0.620ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.620     2.303    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.494     0.494    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.309%)  route 0.620ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.620     2.303    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.494     0.494    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.309%)  route 0.620ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.620     2.303    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.494     0.494    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.079ns (11.309%)  route 0.620ns (88.691%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.620     2.303    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.494     0.494    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.062%)  route 0.413ns (83.938%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.035ns (routing 0.208ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.035     1.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.684 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.413     2.097    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.499     0.499    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.430ns  (logic 0.077ns (17.894%)  route 0.353ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.495ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.023ns (routing 0.208ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.023     1.593    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X106Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.670 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.353     2.023    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X106Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.495     0.495    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.105%)  route 0.146ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.572ns (routing 0.117ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.572     0.785    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X106Y115       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.824 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.146     0.970    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X106Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y112       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.039ns (17.377%)  route 0.185ns (82.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.377ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.185     1.015    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.377     0.377    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X106Y110       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.039ns (11.558%)  route 0.298ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     1.128    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.039ns (11.558%)  route 0.298ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     1.128    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.039ns (11.558%)  route 0.298ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     1.128    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.039ns (11.558%)  route 0.298ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     1.128    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.039ns (11.558%)  route 0.298ns (88.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.117ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.578     0.791    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_common_in[0]
    SLICE_X105Y115       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.830 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     1.128    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X107Y106       FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y47        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X107Y106       FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_18_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.608     0.608    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.485     0.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.608     0.608    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.485     0.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.608     0.608    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.485     0.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.000ns (0.000%)  route 0.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.608     0.608    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.485     0.485    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.000ns (0.000%)  route 0.605ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.605     0.605    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.484     0.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.000ns (0.000%)  route 0.311ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.311     0.311    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.366     0.366    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.000ns (0.000%)  route 0.312ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.312     0.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.000ns (0.000%)  route 0.312ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.312     0.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.000ns (0.000%)  route 0.312ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.312     0.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR
                            (removal check against rising-edge clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.000ns (0.000%)  route 0.312ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTPOWERGOOD
                         net (fo=6, routed)           0.312     0.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/D[0]
    SLICE_X112Y109       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y45        BUFG_GT                      0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.368     0.368    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X112Y109       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pipe_clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.223ns  (logic 0.000ns (0.000%)  route 1.223ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.618ns (routing 0.770ns, distribution 0.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           1.223     1.223    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/rxelecidle_out[0]
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.618     1.810    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXSWING
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.770ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXSWING
                         net (fo=1, routed)           0.864     0.864    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/pipe_tx_swing
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.677     1.869    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[2]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.000ns (0.000%)  route 0.838ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.770ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[2]
                         net (fo=1, routed)           0.838     0.838    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[2]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.677     1.869    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RX8B10BEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.833ns  (logic 0.152ns (18.250%)  route 0.681ns (81.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.770ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.165     0.165    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.317 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.516     0.833    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.691     1.883    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[1]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.000ns (0.000%)  route 0.773ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.770ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[1]
                         net (fo=1, routed)           0.773     0.773    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[1]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.677     1.869    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.152ns (20.393%)  route 0.593ns (79.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.770ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.165     0.165    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.317 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.428     0.745    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.691     1.883    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[0]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.000ns (0.000%)  route 0.740ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.770ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[0]
                         net (fo=1, routed)           0.740     0.740    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[0]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.677     1.869    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.152ns (21.892%)  route 0.542ns (78.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.770ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.165     0.165    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.317 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.377     0.694    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.691     1.883    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.152ns (24.669%)  route 0.464ns (75.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.165     0.165    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.317 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.299     0.616    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     1.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TX8B10BEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.061ns (20.482%)  route 0.237ns (79.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.182ns (routing 0.514ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.146 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.152     0.298    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.182     1.321    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.061ns (18.120%)  route 0.276ns (81.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.181ns (routing 0.514ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.146 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.191     0.337    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.181     1.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.061ns (16.842%)  route 0.301ns (83.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.181ns (routing 0.514ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.146 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.216     0.362    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.181     1.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[0]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.000ns (0.000%)  route 0.363ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[0]
                         net (fo=1, routed)           0.363     0.363    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[0]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[1]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.000ns (0.000%)  route 0.378ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[1]
                         net (fo=1, routed)           0.378     0.378    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[1]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RX8B10BEN
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.061ns (15.072%)  route 0.344ns (84.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.181ns (routing 0.514ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/PCIERATEGEN3
                         net (fo=1, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gt_pcierategen3_o
    SLICE_X112Y118       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.146 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i_i_4/O
                         net (fo=5, routed)           0.259     0.405    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rx8b10ben_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RX8B10BEN
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.181     1.320    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                                r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[2]
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXMARGIN[2]
                         net (fo=1, routed)           0.410     0.410    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]_1[2]
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txmargin_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXSWING
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4                     0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPETXSWING
                         net (fo=1, routed)           0.415     0.415    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/pipe_tx_swing
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/CLK_PCLK2
    SLICE_X109Y85        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/phy_txswing_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                            (internal pin)
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.000ns (0.000%)  route 0.640ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.514ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXELECIDLE
                         net (fo=3, routed)           0.640     0.640    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/rxelecidle_out[0]
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.136     1.275    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X103Y37        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PCIE_CLOCK_P
  To Clock:  pipe_clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.171ns (8.138%)  route 1.930ns (91.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.770ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.920 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.790     3.710    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.621     1.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.171ns (8.138%)  route 1.930ns (91.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.039ns (routing 0.208ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.770ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.039     1.609    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.690 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.140     2.830    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.920 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.790     3.710    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.621     1.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.080ns (15.142%)  route 0.448ns (84.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.208ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.770ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.031     1.601    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.681 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.448     2.129    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.682     1.874    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.080ns (15.142%)  route 0.448ns (84.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.208ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.770ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.031     1.601    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.681 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.448     2.129    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.682     1.874    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.080ns (15.142%)  route 0.448ns (84.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.208ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.770ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.031     1.601    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.681 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.448     2.129    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.682     1.874    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.076ns (21.973%)  route 0.270ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.680 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.270     1.950    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     1.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.076ns (21.973%)  route 0.270ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.680 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.270     1.950    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     1.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/CLR
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.076ns (21.973%)  route 0.270ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.208ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.770ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.034     1.604    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.680 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.270     1.950    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.693     1.885    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.282ns  (logic 0.080ns (28.369%)  route 0.202ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.029ns (routing 0.208ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.770ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.355     0.355 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.085     0.440    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.570 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.029     1.599    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/sync_reg[0]
    SLICE_X112Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.679 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/Q
                         net (fo=1, routed)           0.202     1.881    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/D[0]
    SLICE_X111Y101       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.681     1.873    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X111Y101       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.573ns (routing 0.117ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.573     0.786    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/sync_reg[0]
    SLICE_X112Y102       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.825 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31]/Q
                         net (fo=1, routed)           0.080     0.905    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/D[0]
    SLICE_X111Y101       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X111Y101       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].sync_cdrhold/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.080%)  route 0.108ns (73.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.514ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.108     0.934    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.183     1.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.080%)  route 0.108ns (73.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.514ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.108     0.934    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.183     1.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.080%)  route 0.108ns (73.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.575ns (routing 0.117ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.514ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.575     0.788    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X107Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.826 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal_reg/Q
                         net (fo=6, routed)           0.108     0.934    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal
    SLICE_X110Y69        FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.183     1.322    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK_PCLK2_GT
    SLICE_X110Y69        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.609%)  route 0.211ns (84.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.117ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.514ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.576     0.789    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.828 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.211     1.039    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.174     1.313    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.609%)  route 0.211ns (84.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.117ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.514ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.576     0.789    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.828 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.211     1.039    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.174     1.313    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[1]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/CLR
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.039ns (15.609%)  route 0.211ns (84.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.117ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.514ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.576     0.789    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X111Y109       FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.828 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=16, routed)          0.211     1.039    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i_n_13
    SLICE_X111Y102       FDCE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.174     1.313    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X111Y102       FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_reg[2]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.075ns (7.447%)  route 0.932ns (92.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.514ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.566     1.401    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.436 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.366     1.802    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.138     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCIE_CLOCK_P  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.075ns (7.447%)  route 0.932ns (92.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.117ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.514ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIE_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  PCIE_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    PcieBridge_i/util_ds_buf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.088     0.088 r  PcieBridge_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.052     0.140    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_clk
    BUFG_GT_X0Y42        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=483, routed)         0.582     0.795    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X102Y66        FDCE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.835 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.566     1.401    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/dest_arst
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.436 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.366     1.802    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.138     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15
  To Clock:  pipe_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.849ns (44.853%)  route 1.044ns (55.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.770ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     2.691 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.254     2.945    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.046 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.790     3.836    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.621     1.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.893ns  (logic 0.849ns (44.853%)  route 1.044ns (55.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.728ns (routing 0.830ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.770ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        1.728     1.943    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     2.691 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.254     2.945    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.046 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.790     3.836    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.621     1.813    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.444ns (47.618%)  route 0.488ns (52.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.514ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.478 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.122     1.600    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.641 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.366     2.007    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.138     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.444ns (47.618%)  route 0.488ns (52.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.454ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.514ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PcieBridge_xdma_0_0_pcie4_ip_gt_top_i_n_15 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y46        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=1960, routed)        0.950     1.075    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X0Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.478 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.122     1.600    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst_n_5
    SLICE_X101Y21        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.641 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/sys_or_hot_rst_pclk_inst_i_1/O
                         net (fo=4, routed)           0.366     2.007    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/src_arst
    SLICE_X102Y19        FDPE                                         f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.138     1.277    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/dest_clk
    SLICE_X102Y19        FDPE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pipe_clk
  To Clock:  pipe_clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.078ns (17.585%)  route 0.366ns (82.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.848ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.770ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.909     2.124    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.202 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/Q
                         net (fo=2, routed)           0.366     2.568    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.702     1.894    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.078ns (17.676%)  route 0.363ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.848ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.770ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.909     2.124    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.202 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]/Q
                         net (fo=2, routed)           0.363     2.565    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y65        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.702     1.894    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y65        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.800%)  route 0.320ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.848ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.770ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.931     2.146    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/CLK_PCLK2
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.225 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.320     2.545    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.704     1.896    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.394ns  (logic 0.081ns (20.558%)  route 0.313ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.848ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.770ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.903     2.118    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/CLK_PCLK2
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.199 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]/Q
                         net (fo=1, routed)           0.313     2.512    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.702     1.894    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.469%)  route 0.307ns (79.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.848ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.770ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.909     2.124    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.203 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=2, routed)           0.307     2.510    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.699     1.891    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.412ns  (logic 0.081ns (19.660%)  route 0.331ns (80.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.848ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.770ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.878     2.093    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/CLK_PCLK2
    SLICE_X102Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.174 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.331     2.505    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X103Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.678     1.870    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X103Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.378ns  (logic 0.079ns (20.878%)  route 0.299ns (79.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.848ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.770ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.909     2.124    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.203 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=2, routed)           0.299     2.502    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.701     1.893    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.366ns  (logic 0.079ns (21.585%)  route 0.287ns (78.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.848ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.770ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.903     2.118    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/CLK_PCLK2
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.197 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           0.287     2.484    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.686     1.878    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK2_GT
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.076ns (22.452%)  route 0.262ns (77.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.848ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.770ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.920     2.135    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.211 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/Q
                         net (fo=2, routed)           0.262     2.474    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X109Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.697     1.889    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK2_GT
    SLICE_X109Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.848ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.770ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.909     2.124    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.200 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/Q
                         net (fo=1, routed)           0.238     2.438    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.695     1.887    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.383%)  route 0.055ns (58.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.462ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.514ns, distribution 0.675ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.055     1.180    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.219 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=2, routed)           0.055     1.274    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.189     1.328    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.052ns (routing 0.462ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.514ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.052     1.177    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/CLK_PCLK2
    SLICE_X108Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.216 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           0.079     1.295    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.184     1.323    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.550%)  route 0.077ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.462ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.514ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.055     1.180    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.219 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=2, routed)           0.077     1.296    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.193     1.332    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.038ns (29.008%)  route 0.093ns (70.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.462ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.514ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.048     1.173    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.211 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]/Q
                         net (fo=1, routed)           0.093     1.304    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.185     1.324    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.037ns (28.333%)  route 0.094ns (71.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.462ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.514ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.051     1.176    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/Q
                         net (fo=2, routed)           0.094     1.307    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X109Y65        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.186     1.325    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/CLK_PCLK2_GT
    SLICE_X109Y65        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.037ns (23.925%)  route 0.118ns (76.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.051ns (routing 0.462ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.514ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.051     1.176    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y63        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]/Q
                         net (fo=2, routed)           0.118     1.331    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X109Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.186     1.325    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/CLK_PCLK2_GT
    SLICE_X109Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.462ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.514ns, distribution 0.680ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.055     1.180    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/CLK_PCLK2
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.219 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.113     1.332    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.194     1.333    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X107Y64        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.462ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.514ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.046     1.171    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/CLK_PCLK2
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.210 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           0.125     1.335    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.176     1.315    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK2_GT
    SLICE_X105Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.040ns (21.739%)  route 0.144ns (78.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.462ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.514ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.034     1.159    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/CLK_PCLK2
    SLICE_X102Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.199 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_ctrl_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.144     1.343    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X103Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.173     1.312    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X103Y67        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/C

Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.161%)  route 0.133ns (76.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.048ns (routing 0.462ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.514ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.048     1.173    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/CLK_PCLK2
    SLICE_X107Y62        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.213 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=2, routed)           0.133     1.345    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]_0[0]
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=302, routed)         1.188     1.327    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/CLK_PCLK2_GT
    SLICE_X108Y66        FDRE                                         r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  AxiBusClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                            (clock source 'AxiBusClock'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.876ns  (logic 0.000ns (0.000%)  route 1.876ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock fall edge)
                                                      4.000     4.000 f  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     4.000 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     4.085    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
  -------------------------------------------------------------------    -------------------
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13182, routed)       1.876     6.091    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_USERCLK
    PCIE40E4_X0Y0        PCIE40E4                                     f  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                            (clock source 'AxiBusClock'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.000ns (0.000%)  route 1.027ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.052     0.052    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
  -------------------------------------------------------------------    -------------------
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=13182, routed)       1.027     1.152    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/CLK_USERCLK
    PCIE40E4_X0Y0        PCIE40E4                                     r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  AxiBusClock

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.145ns (15.292%)  route 0.803ns (84.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.619ns (routing 0.771ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 f  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.737     0.737    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     0.882 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[1]_i_1/O
                         net (fo=1, routed)           0.066     0.948    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[1]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.619     1.811    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.099ns (11.059%)  route 0.796ns (88.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.619ns (routing 0.771ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 r  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.724     0.724    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     0.823 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[0]_i_1/O
                         net (fo=1, routed)           0.072     0.895    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[0]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.619     1.811    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.885ns  (logic 0.052ns (5.874%)  route 0.833ns (94.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.618ns (routing 0.771ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 r  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.774     0.774    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.826 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.059     0.885    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.618     1.810    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.110ns (12.729%)  route 0.754ns (87.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.619ns (routing 0.771ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 f  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.724     0.724    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.834 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.030     0.864    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.078     0.078    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.619     1.811    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.042ns (10.450%)  route 0.360ns (89.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.514ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 f  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.351     0.351    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.042     0.393 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.009     0.402    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.136     1.275    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.022ns (5.302%)  route 0.393ns (94.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.135ns (routing 0.514ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 r  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.372     0.372    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.394 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[0]_i_1/O
                         net (fo=1, routed)           0.021     0.415    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[0]_i_1_n_0
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.135     1.274    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[0]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.041ns (9.810%)  route 0.377ns (90.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.514ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 r  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.351     0.351    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     0.392 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[0]_i_1/O
                         net (fo=1, routed)           0.026     0.418    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[0]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.136     1.275    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[0]/C

Slack:                    inf
  Source:                 ICAPE3_inst/AVAIL
                            (internal pin)
  Destination:            PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AxiBusClock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.059ns (13.411%)  route 0.381ns (86.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.136ns (routing 0.514ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 f  ICAPE3_inst/AVAIL
                         net (fo=4, routed)           0.357     0.357    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tready
    SLICE_X96Y75         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.059     0.416 r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[1]_i_1/O
                         net (fo=1, routed)           0.024     0.440    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state[1]
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AxiBusClock rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/PcieBridge_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.PcieBridge_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.057     0.057    PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X0Y43        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  PcieBridge_i/xdma_0/inst/pcie4_ip_i/inst/PcieBridge_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13182, routed)       1.136     1.275    PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X96Y75         FDRE                                         r  PcieBridge_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C





