<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml audio_device.twx audio_device.ncd -o audio_device.twr
audio_device.pcf -ucf audio_device.ucf

</twCmdLine><twDesign>audio_device.ncd</twDesign><twDesignPath>audio_device.ncd</twDesignPath><twPCF>audio_device.pcf</twPCF><twPcfPath>audio_device.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24280</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1619</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.102</twMinPer></twConstHead><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X31Y58.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.231</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>9.972</twTotPathDel><twClkSkew dest = "0.571" src = "0.597">0.026</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.107</twLogDel><twRouteDel>7.865</twRouteDel><twTotDel>9.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.428</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>9.755</twTotPathDel><twClkSkew dest = "0.479" src = "0.525">0.046</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_21_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y73.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.171</twLogDel><twRouteDel>7.584</twRouteDel><twTotDel>9.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.657</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>9.561</twTotPathDel><twClkSkew dest = "0.147" src = "0.158">0.011</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N170</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.735</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.741</twLogDel><twRouteDel>6.820</twRouteDel><twTotDel>9.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X32Y102.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.624</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>9.556</twTotPathDel><twClkSkew dest = "0.453" src = "0.502">0.049</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y73.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term&lt;1&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01111</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_0111</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.C5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;3&gt;_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.665</twLogDel><twRouteDel>7.891</twRouteDel><twTotDel>9.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.956</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>9.226</twTotPathDel><twClkSkew dest = "0.453" src = "0.500">0.047</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_021</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_02</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.976</twLogDel><twRouteDel>7.250</twRouteDel><twTotDel>9.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.996</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>9.186</twTotPathDel><twClkSkew dest = "0.453" src = "0.500">0.047</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_021</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_02</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y73.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.126</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.976</twLogDel><twRouteDel>7.210</twRouteDel><twTotDel>9.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (SLICE_X28Y58.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.633</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>9.591</twTotPathDel><twClkSkew dest = "0.592" src = "0.597">0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.486</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>2.102</twLogDel><twRouteDel>7.489</twRouteDel><twTotDel>9.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.841</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>9.374</twTotPathDel><twClkSkew dest = "0.237" src = "0.251">0.014</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y53.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_21_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.627</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y73.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;3</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>7.208</twRouteDel><twTotDel>9.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.043</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twTotPathDel>9.180</twTotPathDel><twClkSkew dest = "0.500" src = "0.506">0.006</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X31Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y70.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N170</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N56</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>N26</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y58.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y58.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;3&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0</twBEL></twPathDel><twLogDel>2.736</twLogDel><twRouteDel>6.444</twRouteDel><twTotDel>9.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en (SLICE_X27Y74.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.072" src = "0.070">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X31Y75.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X12Y72.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y72.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X46Y82.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>2322</twItemCnt><twErrCntSetup>55</twErrCntSetup><twErrCntEndPt>55</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>215</twEndPtCnt><twPathErrCnt>608</twPathErrCnt><twMinPer>146329.680</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_10 (SLICE_X22Y105.SR), 18 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.973</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>4.438</twTotPathDel><twClkSkew dest = "1.167" src = "7.198">6.031</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>4.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.886</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>4.350</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>4.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.807</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_10</twDest><twTotPathDel>4.271</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_10</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>4.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_4 (SLICE_X23Y105.SR), 18 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.971</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">RAMin_4</twDest><twTotPathDel>4.436</twTotPathDel><twClkSkew dest = "1.167" src = "7.198">6.031</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>RAMin_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>RAMin&lt;4&gt;</twComp><twBEL>RAMin_4</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>4.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.884</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">RAMin_4</twDest><twTotPathDel>4.348</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>RAMin_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>RAMin&lt;4&gt;</twComp><twBEL>RAMin_4</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>4.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.805</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_4</twDest><twTotPathDel>4.269</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>RAMin&lt;4&gt;</twComp><twBEL>RAMin_4</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>4.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="16" sType="EndPoint">Paths for end point RAMin_8 (SLICE_X22Y105.SR), 18 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.967</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>4.432</twTotPathDel><twClkSkew dest = "1.167" src = "7.198">6.031</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>4.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.880</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>4.344</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>4.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-10.801</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">RAMin_8</twDest><twTotPathDel>4.265</twTotPathDel><twClkSkew dest = "1.167" src = "7.199">6.032</twClkSkew><twDelConst>0.002</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.506</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>RAMin_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="339759.998">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>_n01751</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>_n0175</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMin&lt;11&gt;</twComp><twBEL>RAMin_8</twBEL></twPathDel><twLogDel>1.940</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>4.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="339760.000">systemCLK</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.185</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbckd_RWRMASK</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK3), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.185</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbckd_RWRMASK</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.243</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point state_FSM_FFd1 (SLICE_X22Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.471</twSlack><twSrc BELType="FF">state_FSM_FFd1</twSrc><twDest BELType="FF">state_FSM_FFd1</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>state_FSM_FFd1</twSrc><twDest BELType='FF'>state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X22Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.040</twDelInfo><twComp>state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>state_FSM_FFd1-In3</twBEL><twBEL>state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.040</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">systemCLK</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_generator/dcm_sp_inst/CLKFX" logResource="clock_generator/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clock_generator/clkfx"/><twPinLimit anchorID="66" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>23628</twItemCnt><twErrCntSetup>32</twErrCntSetup><twErrCntEndPt>32</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1367</twEndPtCnt><twPathErrCnt>272</twPathErrCnt><twMinPer>9.000</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="16" sType="EndPoint">Paths for end point audio_input_sample_0 (SLICE_X24Y105.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.147</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_input_sample_0</twDest><twTotPathDel>3.799</twTotPathDel><twClkSkew dest = "1.166" src = "2.043">0.877</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_input_sample_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_0</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>3.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.060</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_input_sample_0</twDest><twTotPathDel>3.711</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_input_sample_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_0</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.981</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_input_sample_0</twDest><twTotPathDel>3.632</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_input_sample_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_0</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="16" sType="EndPoint">Paths for end point audio_input_sample_12 (SLICE_X24Y105.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.147</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_input_sample_12</twDest><twTotPathDel>3.799</twTotPathDel><twClkSkew dest = "1.166" src = "2.043">0.877</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_input_sample_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_12</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>3.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.060</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_input_sample_12</twDest><twTotPathDel>3.711</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_input_sample_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_12</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.981</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_input_sample_12</twDest><twTotPathDel>3.632</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_input_sample_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_12</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="16" sType="EndPoint">Paths for end point audio_input_sample_13 (SLICE_X24Y105.CE), 16 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.146</twSlack><twSrc BELType="FF">ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_input_sample_13</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew dest = "1.166" src = "2.043">0.877</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_input_sample_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp><twBEL>ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_13</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.059</twSlack><twSrc BELType="FF">ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_input_sample_13</twDest><twTotPathDel>3.710</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_input_sample_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_13</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>2.157</twRouteDel><twTotDel>3.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.980</twSlack><twSrc BELType="FF">ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_input_sample_13</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew dest = "1.166" src = "2.044">0.878</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.239" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.472</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_input_sample_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="337899.999">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ac/lrck_divider&lt;3&gt;</twComp><twBEL>ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y111.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N16</twComp><twBEL>ac/sample_end&lt;0&gt;&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>sample_end&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp><twBEL>out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>sample_end[1]_reduce_or_23_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_input_sample&lt;12&gt;</twComp><twBEL>audio_input_sample_13</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="337900.000">clk_100MHz</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X18Y15.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">UART/receiver/data1_flop</twSrc><twDest BELType="FF">UART/receiver/data_width_loop[1].storage_srl</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/receiver/data1_flop</twSrc><twDest BELType='FF'>UART/receiver/data_width_loop[1].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART/receiver/UART_RX6_2</twComp><twBEL>UART/receiver/data1_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y15.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>UART/receiver/data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>UART/receiver/UART_RX6_5</twComp><twBEL>UART/receiver/data_width_loop[1].storage_srl</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X18Y15.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">UART/receiver/data7_flop</twSrc><twDest BELType="FF">UART/receiver/data_width_loop[7].storage_srl</twDest><twTotPathDel>0.251</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UART/receiver/data7_flop</twSrc><twDest BELType='FF'>UART/receiver/data_width_loop[7].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UART/receiver/UART_RX6_2</twComp><twBEL>UART/receiver/data7_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y15.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>UART/receiver/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>UART/receiver/UART_RX6_5</twComp><twBEL>UART/receiver/data_width_loop[7].storage_srl</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y16.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[5].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.077" src = "0.073">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[5].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X40Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC1</twComp><twBEL>CPU/pblaze_cpu/address_loop[5].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>CPU/address&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pll/clkin1"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="pll/clkin1"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="clk_100MHz"/></twPinLimitRpt></twConst><twConst anchorID="103" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5         HIGH 50%;</twConstName><twItemCnt>409</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>195</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.650</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/sdat (SLICE_X45Y111.A3), 27 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.350</twSlack><twSrc BELType="FF">av_config/control/data_5</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>4.405</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/data_5</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y98.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>av_config/control/data&lt;3&gt;</twComp><twBEL>av_config/control/data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>av_config/control/data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.514</twLogDel><twRouteDel>2.891</twRouteDel><twTotDel>4.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.434</twSlack><twSrc BELType="FF">av_config/control/stage_0</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>4.325</twTotPathDel><twClkSkew dest = "0.243" src = "0.252">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/stage_0</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>av_config/control/stage&lt;4&gt;</twComp><twBEL>av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.C4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>2.852</twRouteDel><twTotDel>4.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.513</twSlack><twSrc BELType="FF">av_config/control/data_7</twSrc><twDest BELType="FF">av_config/control/sdat</twDest><twTotPathDel>4.242</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/data_7</twSrc><twDest BELType='FF'>av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y98.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>av_config/control/data&lt;3&gt;</twComp><twBEL>av_config/control/data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y98.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>av_config/control/data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y98.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/control/data&lt;12&gt;</twComp><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.283</twDelInfo><twComp>av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y111.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>av_config/control/sdat</twComp><twBEL>av_config/control/sdat_rstpot</twBEL><twBEL>av_config/control/sdat</twBEL></twPathDel><twLogDel>1.509</twLogDel><twRouteDel>2.733</twRouteDel><twTotDel>4.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/lut_index_2 (SLICE_X45Y98.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.414</twSlack><twSrc BELType="FF">av_config/control/acks_2</twSrc><twDest BELType="FF">av_config/lut_index_2</twDest><twTotPathDel>4.338</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_2</twSrc><twDest BELType='FF'>av_config/lut_index_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/acks&lt;2&gt;</twComp><twBEL>av_config/control/acks_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>av_config/control/acks&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.530</twLogDel><twRouteDel>2.808</twRouteDel><twTotDel>4.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.691</twSlack><twSrc BELType="FF">av_config/control/acks_0</twSrc><twDest BELType="FF">av_config/lut_index_2</twDest><twTotPathDel>4.061</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_0</twSrc><twDest BELType='FF'>av_config/lut_index_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp><twBEL>av_config/control/acks_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>av_config/control/acks&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.547</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>4.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.792</twSlack><twSrc BELType="FF">av_config/control/acks_1</twSrc><twDest BELType="FF">av_config/lut_index_2</twDest><twTotPathDel>3.960</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_1</twSrc><twDest BELType='FF'>av_config/lut_index_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp><twBEL>av_config/control/acks_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_2</twBEL></twPathDel><twLogDel>1.547</twLogDel><twRouteDel>2.413</twRouteDel><twTotDel>3.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/lut_index_3 (SLICE_X45Y98.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.415</twSlack><twSrc BELType="FF">av_config/control/acks_2</twSrc><twDest BELType="FF">av_config/lut_index_3</twDest><twTotPathDel>4.337</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_2</twSrc><twDest BELType='FF'>av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X41Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>av_config/control/acks&lt;2&gt;</twComp><twBEL>av_config/control/acks_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>av_config/control/acks&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.529</twLogDel><twRouteDel>2.808</twRouteDel><twTotDel>4.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.692</twSlack><twSrc BELType="FF">av_config/control/acks_0</twSrc><twDest BELType="FF">av_config/lut_index_3</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_0</twSrc><twDest BELType='FF'>av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp><twBEL>av_config/control/acks_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>av_config/control/acks&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>4.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.793</twSlack><twSrc BELType="FF">av_config/control/acks_1</twSrc><twDest BELType="FF">av_config/lut_index_3</twDest><twTotPathDel>3.959</twTotPathDel><twClkSkew dest = "0.242" src = "0.258">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>av_config/control/acks_1</twSrc><twDest BELType='FF'>av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X40Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp><twBEL>av_config/control/acks_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>av_config/control/acks&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y98.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>av_config/lut_index&lt;1&gt;</twComp><twBEL>av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>2.413</twRouteDel><twTotDel>3.959</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/data_3 (SLICE_X44Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="FF">av_config/i2c_start</twSrc><twDest BELType="FF">av_config/control/data_3</twDest><twTotPathDel>0.376</twTotPathDel><twClkSkew dest = "0.043" src = "0.037">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/i2c_start</twSrc><twDest BELType='FF'>av_config/control/data_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>av_config/control/data&lt;3&gt;</twComp><twBEL>av_config/control/data_3</twBEL></twPathDel><twLogDel>0.136</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/data_2 (SLICE_X44Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">av_config/i2c_start</twSrc><twDest BELType="FF">av_config/control/data_2</twDest><twTotPathDel>0.380</twTotPathDel><twClkSkew dest = "0.043" src = "0.037">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/i2c_start</twSrc><twDest BELType='FF'>av_config/control/data_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>av_config/control/data&lt;3&gt;</twComp><twBEL>av_config/control/data_2</twBEL></twPathDel><twLogDel>0.140</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point av_config/control/data_1 (SLICE_X44Y98.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">av_config/i2c_start</twSrc><twDest BELType="FF">av_config/control/data_1</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.043" src = "0.037">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>av_config/i2c_start</twSrc><twDest BELType='FF'>av_config/control/data_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>av_config/control_state_FSM_FFd2</twComp><twBEL>av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.240</twDelInfo><twComp>av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>av_config/control/data&lt;3&gt;</twComp><twBEL>av_config/control/data_1</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">main_clk</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="pll/clkout1_buf/I0" logResource="pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="pll/clkout0"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="av_config/control/acks&lt;1&gt;/CLK" logResource="av_config/control/acks_0/CK" locationPin="SLICE_X40Y111.CLK" clockNet="main_clk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="av_config/control/acks&lt;1&gt;/CLK" logResource="av_config/control/acks_1/CK" locationPin="SLICE_X40Y111.CLK" clockNet="main_clk"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;</twConstName><twItemCnt>1090</twItemCnt><twErrCntSetup>49</twErrCntSetup><twErrCntEndPt>49</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>265</twEndPtCnt><twPathErrCnt>64</twPathErrCnt><twMinPer>251.107</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_7 (SLICE_X3Y115.D6), 12 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.736</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_7</twDest><twTotPathDel>7.663</twTotPathDel><twClkSkew dest = "6.727" src = "1.269">-5.458</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA7</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.159</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141</twBEL><twBEL>ac/shift_out_7</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>4.438</twRouteDel><twTotDel>7.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.219</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_7</twDest><twTotPathDel>7.146</twTotPathDel><twClkSkew dest = "6.727" src = "1.269">-5.458</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA23</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141</twBEL><twBEL>ac/shift_out_7</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>3.921</twRouteDel><twTotDel>7.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_7</twDest><twTotPathDel>3.013</twTotPathDel><twClkSkew dest = "3.722" src = "0.734">-2.988</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.D6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141</twBEL><twBEL>ac/shift_out_7</twBEL></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_5 (SLICE_X3Y115.B5), 12 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.717</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_5</twDest><twTotPathDel>7.644</twTotPathDel><twClkSkew dest = "6.727" src = "1.269">-5.458</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA21</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.067</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121</twBEL><twBEL>ac/shift_out_5</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>4.419</twRouteDel><twTotDel>7.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.230</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_5</twDest><twTotPathDel>7.157</twTotPathDel><twClkSkew dest = "6.727" src = "1.269">-5.458</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA5</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.580</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121</twBEL><twBEL>ac/shift_out_5</twBEL></twPathDel><twLogDel>3.225</twLogDel><twRouteDel>3.932</twRouteDel><twTotDel>7.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_5</twDest><twTotPathDel>3.208</twTotPathDel><twClkSkew dest = "3.722" src = "0.734">-2.988</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>ac/shift_out&lt;7&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121</twBEL><twBEL>ac/shift_out_5</twBEL></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>2.596</twRouteDel><twTotDel>3.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="2" sType="EndPoint">Paths for end point ac/shift_out_2 (SLICE_X0Y114.C5), 12 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.650</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_2</twDest><twTotPathDel>7.578</twTotPathDel><twClkSkew dest = "6.728" src = "1.269">-5.459</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA2</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y113.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.983</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ac/shift_temp&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ac/shift_out&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91</twBEL><twBEL>ac/shift_out_2</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>7.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.277</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">ac/shift_out_2</twDest><twTotPathDel>7.205</twTotPathDel><twClkSkew dest = "6.728" src = "1.269">-5.459</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>ac/shift_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDDATA18</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y113.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.610</twDelInfo><twComp>RAMRapper/ram_rd_bus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ac/shift_temp&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ac/shift_out&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91</twBEL><twBEL>ac/shift_out_2</twBEL></twPathDel><twLogDel>3.246</twLogDel><twRouteDel>3.959</twRouteDel><twTotDel>7.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="FF">ac/shift_out_2</twDest><twTotPathDel>3.304</twTotPathDel><twClkSkew dest = "3.723" src = "0.734">-2.989</twClkSkew><twDelConst>0.946</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.400" fPhaseErr="0.273" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.477</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='FF'>ac/shift_out_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2033333.333">systemCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.538</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y113.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>ac/shift_temp&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>ac/shift_temp[15]_audio_output[15]_mux_17_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y114.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>ac/shift_out&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91</twBEL><twBEL>ac/shift_out_2</twBEL></twPathDel><twLogDel>0.607</twLogDel><twRouteDel>2.697</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2033334.279">AUD_XCK_OBUF</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_temp_0 (SLICE_X0Y113.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">ac/shift_temp_0</twSrc><twDest BELType="FF">ac/shift_temp_0</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_temp_0</twSrc><twDest BELType='FF'>ac/shift_temp_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X0Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ac/shift_temp&lt;3&gt;</twComp><twBEL>ac/shift_temp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>ac/shift_temp&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ac/shift_temp&lt;3&gt;</twComp><twBEL>ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT17</twBEL><twBEL>ac/shift_temp_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_in_5 (SLICE_X25Y112.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">ac/shift_in_4</twSrc><twDest BELType="FF">ac/shift_in_5</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_in_4</twSrc><twDest BELType='FF'>ac/shift_in_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ac/shift_in&lt;15&gt;</twComp><twBEL>ac/shift_in_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>ac/shift_in&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ac/shift_in&lt;15&gt;</twComp><twBEL>ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT121</twBEL><twBEL>ac/shift_in_5</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ac/shift_in_14 (SLICE_X27Y112.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">ac/shift_in_13</twSrc><twDest BELType="FF">ac/shift_in_14</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ac/shift_in_13</twSrc><twDest BELType='FF'>ac/shift_in_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ac/shift_in&lt;6&gt;</twComp><twBEL>ac/shift_in_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>ac/shift_in&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ac/shift_in&lt;6&gt;</twComp><twBEL>ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT61</twBEL><twBEL>ac/shift_in_14</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.5</twPctLog><twPctRoute>14.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="157"><twPinLimitBanner>Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="158" type="MINPERIOD" name="Tcp" slack="88.141" period="88.571" constraintValue="88.571" deviceLimit="0.430" freqLimit="2325.581" physResource="ac/lrck_divider&lt;3&gt;/CLK" logResource="ac/lrck_divider_0/CK" locationPin="SLICE_X24Y112.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="159" type="MINPERIOD" name="Tcp" slack="88.141" period="88.571" constraintValue="88.571" deviceLimit="0.430" freqLimit="2325.581" physResource="ac/lrck_divider&lt;3&gt;/CLK" logResource="ac/lrck_divider_1/CK" locationPin="SLICE_X24Y112.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="160" type="MINPERIOD" name="Tcp" slack="88.141" period="88.571" constraintValue="88.571" deviceLimit="0.430" freqLimit="2325.581" physResource="ac/lrck_divider&lt;3&gt;/CLK" logResource="ac/lrck_divider_2/CK" locationPin="SLICE_X24Y112.CLK" clockNet="AUD_XCK_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="161"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="54873.630" errors="0" errorRollup="136" items="0" itemsRollup="51729"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="10.102" actualRollup="N/A" errors="0" errorRollup="0" items="24280" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="146329.680" actualRollup="75.602" errors="55" errorRollup="81" items="2322" itemsRollup="25127"/><twConstRollup name="TS_clock_generator_clkfx" fullName="TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="9.000" actualRollup="28.351" errors="32" errorRollup="49" items="23628" itemsRollup="1499"/><twConstRollup name="TS_pll_clkout0" fullName="TS_pll_clkout0 = PERIOD TIMEGRP &quot;pll_clkout0&quot; TS_clock_generator_clkfx * 0.5         HIGH 50%;" type="child" depth="3" requirement="20.000" prefType="period" actual="4.650" actualRollup="N/A" errors="0" errorRollup="0" items="409" itemsRollup="0"/><twConstRollup name="TS_AUD_XCK_OBUF" fullName="TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;" type="child" depth="3" requirement="88.571" prefType="period" actual="251.107" actualRollup="N/A" errors="49" errorRollup="0" items="1090" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="162">3</twUnmetConstCnt><twDataSheet anchorID="163" twNameLen="15"><twClk2SUList anchorID="164" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>11.400</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="165"><twErrCnt>136</twErrCnt><twScore>643693</twScore><twSetupScore>643693</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>51729</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4367</twConnCnt></twConstCov><twStats anchorID="166"><twMinPer>146329.688</twMinPer><twFootnote number="1" /><twMaxFreq>0.007</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Apr 30 16:17:13 2023 </twTimestamp></twFoot><twClientInfo anchorID="167"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
