Resource Usage Report for my_design 

Mapping to part: mpfs025tfcvg484-1
Cell usage:
CLKINT          1 use
CFG1           2 uses
CFG2           3 uses
CFG3           6 uses
CFG4           5 uses


Sequential Cells: 
SLE            21 uses

DSP Blocks:    0 of 68 (0%)

I/O ports: 4
I/O primitives: 4
INBUF          2 uses
OUTBUF         2 uses


Global Clock Buffers: 1

Total LUTs:    16

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  21 + 0 + 0 + 0 = 21;
Total number of LUTs after P&R:  16 + 0 + 0 + 0 = 16;

