vhdl xil_defaultlib  \
"../../../bd/design_3/ip/design_3_axi_dma_0_0/sim/design_3_axi_dma_0_0.vhd" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fadd_2_full_dsp_32.vhd" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fmul_1_max_dsp_32.vhd" \
"../../../bd/design_3/ip/design_3_mlp_HLS_0_0/sim/design_3_mlp_HLS_0_0.vhd" \
"../../../bd/design_3/ip/design_3_rst_ps8_0_99M_0/sim/design_3_rst_ps8_0_99M_0.vhd" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_1/sim/bd_17c8_psr_aclk_0.vhd" \
"../../../bd/design_3/ip/design_3_axi_bram_ctrl_0_0/sim/design_3_axi_bram_ctrl_0_0.vhd" \

nosort
