// Seed: 2623608752
module module_0;
  wire id_1;
  wire id_2;
  assign id_1#(1) = id_1;
  wire id_3, id_4;
  wire id_5;
  parameter id_6 = (1 % -1);
  wire id_7[1 : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1'h0] = (1 | {1, 1});
endmodule
