<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/asyn_fifo_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/empty.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/fifomen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/full.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/sync_r2w.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/async_fifo/sync_w2r.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/define.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/qspi_simulator_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v</arg>&quot; Line <arg fmt="%d" index="2">63</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v&apos; in file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v&quot; line 63
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v</arg>&quot; Line <arg fmt="%d" index="2">59</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v&apos; in file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v&quot; line 59
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v</arg>&quot; Line <arg fmt="%d" index="2">60</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v&apos; in file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v&quot; line 60
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v</arg>&quot; Line <arg fmt="%d" index="2">51</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v&apos; in file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v&quot; line 51
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V40/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v&quot; into library work</arg>
</msg>

</messages>

