
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005854                       # Number of seconds simulated (Second)
simTicks                                   5854165500                       # Number of ticks simulated (Tick)
finalTick                                  5854165500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    171.10                       # Real time elapsed on the host (Second)
hostTickRate                                 34215746                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16933500                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   292234                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     292234                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11708335                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51669105                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       70                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51208705                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  19500                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1669041                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            865819                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11618500                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.407514                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.702161                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2070308     17.82%     17.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    524869      4.52%     22.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    444491      3.83%     26.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    600820      5.17%     31.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1086417      9.35%     40.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2109911     18.16%     58.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2006823     17.27%     76.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1142655      9.83%     85.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1632206     14.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11618500                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  573285     29.57%     29.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 146393      7.55%     37.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  126520      6.53%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     43.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 930283     47.99%     91.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                158746      8.19%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2146      0.11%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1161      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           66      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29482517     57.57%     57.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       245250      0.48%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         26032      0.05%     58.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          614      0.00%     58.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         1224      0.00%     58.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1816      0.00%     58.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            9      0.00%     58.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         1161      0.00%     58.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     58.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4063      0.01%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15166739     29.62%     87.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6275376     12.25%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2639      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1196      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51208705                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.373697                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1938534                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037856                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115965151                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                53331707                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        51010862                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     28785                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    13293                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            12544                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    53131141                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        16032                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          51099718                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15127181                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    103141                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21391405                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3867350                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6264224                       # Number of stores executed (Count)
system.cpu.numRate                           4.364388                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             952                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           89835                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.234167                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.234167                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               4.270462                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          4.270462                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   68091469                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41243460                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       16903                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       9589                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 335765911                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    11113                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  5854165500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15246552                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6332294                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       832239                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       334514                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4124444                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2684568                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             40436                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2434680                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2429703                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997956                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  342171                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 59                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          278048                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             278048                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          151                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit       257899                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1473764                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        12274                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1736                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       807019                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        27319                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         4356                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          605                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         3923                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         6038                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         3326                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       147328                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       228494                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       153543                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       259526                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       191974                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       149382                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       387466                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       545072                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       124442                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       154284                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       169339                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       258136                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       100461                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       165979                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1669073                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              67                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             38826                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11313577                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.419469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.477986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2241557     19.81%     19.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          411373      3.64%     23.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          202414      1.79%     25.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          290411      2.57%     27.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          102589      0.91%     28.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          489187      4.32%     33.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7576046     66.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11313577                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    21112265                       # Number of memory references committed (Count)
system.cpu.commit.loads                      14880155                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3712670                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      12261                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49273642                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                322791                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           66      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28616265     57.23%     57.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       237731      0.48%     57.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        25094      0.05%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          609      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         1223      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1785      0.00%     57.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            9      0.00%     57.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         1143      0.00%     57.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     57.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         3808      0.01%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14877647     29.76%     87.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6230937     12.46%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         2508      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1173      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7576046                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20232649                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20232649                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20232649                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20232649                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       434760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          434760                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       434760                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         434760                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20581486521                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20581486521                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20581486521                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20581486521                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20667409                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20667409                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20667409                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20667409                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021036                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021036                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021036                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021036                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47339.880672                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47339.880672                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47339.880672                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47339.880672                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1917                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        16589                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          182                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          314                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.532967                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    52.831210                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        60076                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             60076                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       372636                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        372636                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       372636                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       372636                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        62124                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        62124                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        62124                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        62124                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2443881382                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2443881382                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2443881382                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2443881382                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39338.764117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39338.764117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39338.764117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39338.764117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  60076                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14210239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14210239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       225062                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        225062                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9114626500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9114626500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14435301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14435301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.015591                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.015591                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 40498.291582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40498.291582                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       187554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       187554                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        37508                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        37508                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1211193500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1211193500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002598                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002598                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32291.604458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32291.604458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6022410                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6022410                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       209698                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       209698                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  11466860021                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  11466860021                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6232108                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6232108                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.033648                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.033648                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54682.734318                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54682.734318                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       185082                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       185082                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        24616                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        24616                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1232687882                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1232687882                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003950                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003950                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 50076.693289                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 50076.693289                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2012.624706                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19937605                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              60076                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             331.873044                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2012.624706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.982727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.982727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1578                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          413                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          165401396                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         165401396                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   196719                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2148355                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9070674                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                159549                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  43203                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2361263                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1672                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52304040                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7445                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        13423                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        13423                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        13423                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        13423                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         3112                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         3112                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         3112                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         3112                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    214682500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    214682500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    214682500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    214682500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        16535                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        16535                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        16535                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        16535                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.188207                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.188207                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.188207                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.188207                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 68985.379177                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 68985.379177                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 68985.379177                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 68985.379177                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         3112                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         3112                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         3112                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         3112                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    211570500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    211570500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    211570500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    211570500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.188207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.188207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.188207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.188207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67985.379177                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 67985.379177                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67985.379177                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 67985.379177                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         3096                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        13423                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        13423                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         3112                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         3112                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    214682500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    214682500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        16535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        16535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.188207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.188207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 68985.379177                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 68985.379177                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         3112                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         3112                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    211570500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    211570500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.188207                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.188207                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67985.379177                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 67985.379177                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.883576                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        15924                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         3096                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.143411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.883576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.992723                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.992723                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        36182                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        36182                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              76831                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       53019947                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4124444                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3049922                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11489941                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   89626                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1748                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1971                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3196                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5082241                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1207                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       32                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11618500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.563407                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.152317                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2072334     17.84%     17.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   981724      8.45%     26.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   768711      6.62%     32.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   896482      7.72%     40.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   843187      7.26%     47.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   343063      2.95%     50.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1145940      9.86%     60.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   688820      5.93%     66.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3878239     33.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11618500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.352266                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.528393                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5080128                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5080128                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5080128                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5080128                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2098                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2098                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2098                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2098                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    137750485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    137750485                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    137750485                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    137750485                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5082226                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5082226                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5082226                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5082226                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000413                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000413                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000413                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000413                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65658.000477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65658.000477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65658.000477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65658.000477                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        31626                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          304                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     104.032895                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 6                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          688                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           688                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          688                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          688                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1410                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1410                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     99616486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     99616486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     99616486                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     99616486                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70649.990071                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70649.990071                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70649.990071                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70649.990071                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5080128                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5080128                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2098                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2098                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    137750485                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    137750485                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5082226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5082226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65658.000477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65658.000477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          688                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          688                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1410                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1410                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     99616486                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     99616486                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000277                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000277                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70649.990071                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70649.990071                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           809.087157                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   10                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               1.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               86500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   809.087157                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.395062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.395062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1404                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          205                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1199                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.685547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           40659218                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          40659218                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     43203                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     262364                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    22779                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51669175                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2321                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15246552                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6332294                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    70                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         2                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    22635                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6875                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          22344                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        24203                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                46547                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 51055473                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                51023406                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38091022                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45837992                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.357870                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.830992                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          142                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          142                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          142                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          142                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           50                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           50                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           50                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           50                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      3607500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      3607500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      3607500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      3607500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          192                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          192                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          192                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          192                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.260417                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.260417                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.260417                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.260417                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        72150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        72150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        72150                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        72150                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           50                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           50                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           50                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           50                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      3557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      3557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      3557500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      3557500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.260417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.260417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.260417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.260417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        71150                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        71150                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        71150                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        71150                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           36                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          142                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          142                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           50                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           50                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      3607500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      3607500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.260417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.260417                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        72150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        72150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           50                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           50                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      3557500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      3557500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.260417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.260417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        71150                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        71150                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    10.156858                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          126                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           36                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1507500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    10.156858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.634804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.634804                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          434                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          434                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      684327                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  366342                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   62                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6875                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 100181                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   88                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    842                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14880152                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.726985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.272540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               14757237     99.17%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16679      0.11%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 6413      0.04%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1739      0.01%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1452      0.01%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1600      0.01%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2050      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  990      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1073      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5198      0.03%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              13907      0.09%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              22650      0.15%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              27422      0.18%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4088      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2534      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4606      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1559      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1280      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1464      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                366      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                231      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                196      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                169      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                187      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                158      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                248      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                193      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                270      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                375      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                211      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3607      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             9326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14880152                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15119794                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    4116                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15123910                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6264222                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                   1727                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6265949                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21384016                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                        5843                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21389859                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5082243                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      64                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5082307                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5082243                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          64                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5082307                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  43203                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   276473                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1783167                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6697                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9135347                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                373613                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               52080878                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2214                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  49056                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 217066                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           73362                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            42049857                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69774136                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 69472063                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17265                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40378959                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1670753                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      72                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  72                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    421160                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         55406604                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103644098                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  29282                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     29282                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 29282                       # number of overall hits (Count)
system.l2.overallHits::total                    29282                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         3112                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           50                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1410                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                32389                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   36961                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         3112                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           50                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1410                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               32389                       # number of overall misses (Count)
system.l2.overallMisses::total                  36961                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    206861500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      3480000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        98189500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2297533500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2606064500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    206861500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      3480000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       98189500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2297533500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2606064500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         3112                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           50                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1410                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              61671                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 66243                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         3112                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           50                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1410                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             61671                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                66243                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.525190                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.557961                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.525190                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.557961                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 66472.204370                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        69600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69637.943262                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 70935.610856                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    70508.495441                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 66472.204370                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        69600                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69637.943262                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 70935.610856                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   70508.495441                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                15779                       # number of writebacks (Count)
system.l2.writebacks::total                     15779                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         3112                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           48                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1410                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            32389                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               36959                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         3112                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           48                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1410                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           32389                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              36959                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    175741500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2906500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     84089500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1973643500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2236381000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    175741500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2906500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     84089500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1973643500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2236381000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.960000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.525190                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.557931                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.960000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.525190                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.557931                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 56472.204370                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60552.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59637.943262                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 60935.610856                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60509.781109                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 56472.204370                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60552.083333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59637.943262                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 60935.610856                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60509.781109                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          15779                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1267                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1267                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            453                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               453                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          453                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           453                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1410                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1410                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     98189500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     98189500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1410                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69637.943262                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69637.943262                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1410                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1410                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     84089500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     84089500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59637.943262                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59637.943262                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               7419                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  7419                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16744                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16744                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1184390500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1184390500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          24163                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             24163                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.692960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.692960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 70735.218586                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 70735.218586                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16744                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16744                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1016950500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1016950500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.692960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.692960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60735.218586                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60735.218586                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          21863                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             21863                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         3112                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           50                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        15645                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           18807                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    206861500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      3480000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1113143000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1323484500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         3112                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           50                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        37508                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         40670                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.417111                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.462429                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 66472.204370                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        69600                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71150.079898                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 70371.909395                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         3112                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           48                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        15645                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        18805                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    175741500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2906500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    956693000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1135341000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.960000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.417111                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.462380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 56472.204370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 60552.083333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61150.079898                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60374.421696                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        23802                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            23802                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        23802                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        23802                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        36280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            36280                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        36280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        36280                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12012.394788                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        75249                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      45514                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.653315                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   104944000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12012.394788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.733178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.733178                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14568                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   56                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1726                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8119                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4667                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.889160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1084442                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1084442                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     15779.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      3112.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        48.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     32291.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003699062652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          854                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          854                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               87577                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              15008                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       36959                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      15779                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     36959                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    15779                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     98                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      49.13                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 36959                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                15779                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   21731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   11426                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1851                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1028                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    955                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.160422                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    374.666556                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255           850     99.53%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            2      0.23%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11007            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          854                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.412178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.794897                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      8.860315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17           418     48.95%     48.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           349     40.87%     89.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            44      5.15%     94.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            10      1.17%     96.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             7      0.82%     96.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             4      0.47%     97.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             4      0.47%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             3      0.35%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.12%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             2      0.23%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             1      0.12%     98.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.12%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             1      0.12%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             1      0.12%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.12%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53             2      0.23%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81             1      0.12%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-89             1      0.12%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107            1      0.12%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::142-143            1      0.12%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::174-175            1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           854                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2365376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1009856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              404050073.40499681                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              172502126.90433845                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5854016000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     111001.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       199168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         3072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        90240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2066624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1006336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 34021586.851277090609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 524754.552975996281                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 15414664.993669891730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 353017693.128081202507                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 171900845.645720124245                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         3112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           48                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1410                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        32389                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        15779                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     74059008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1336024                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     38510082                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    922107116                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 282625036410                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23797.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     27833.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27312.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28469.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  17911466.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       199168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         3072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        90240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2072896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2365376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        90240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        90240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       546368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       546368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         3112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           48                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        32389                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           36959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         8537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           8537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     34021587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       524755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       15414665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      354089067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         404050073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     15414665                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      15414665                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     93329784                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         93329784                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     93329784                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     34021587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       524755                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      15414665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     354089067                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        497379857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                36861                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               15724                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               391239618                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             122820852                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1036012230                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10613.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28105.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               30411                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9505                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           60.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        12662                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   265.699574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   161.107173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   301.450343                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4959     39.16%     39.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3553     28.06%     67.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1514     11.96%     79.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          583      4.60%     83.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          296      2.34%     86.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          209      1.65%     87.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          159      1.26%     89.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          127      1.00%     90.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1262      9.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        12662                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2359104                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1006336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              402.978700                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              171.900846                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    19894519.008000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    26445361.622400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   82919123.078400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  29692118.400000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1040418598.027205                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2892626106.552035                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1599016617.408006                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5691012444.095985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   972.130433                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2430860572                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    262850000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3160454928                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    19616950.080000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    26055605.587200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   72129920.486400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  29406472.704000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1040418598.027205                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2879983453.636838                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1608730746.201607                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5676341746.723179                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   969.624406                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2445263026                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    262850000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3146052474                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               20215                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8537                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          7242                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1267                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16744                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16744                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           20215                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        90964                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        90968                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   90968                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3375232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3375248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3375248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              36961                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    36961    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                36961                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy           128713500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          200209530                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          54005                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        18910                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              42080                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        44817                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        31044                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3132                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             24163                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            24163                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1410                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         40670                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           453                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          453                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2826                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       184328                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         9320                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 196610                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        90624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7791824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       199168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8084816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           15779                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1009856                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             82556                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.022603                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.148635                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   80690     97.74%     97.74% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1866      2.26%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               82556                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           95221788                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1410000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          61900496                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             50998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           3112000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        130146                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        63372                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   5854165500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.005501                       # Number of seconds simulated (Second)
simTicks                                   5500701000                       # Number of ticks simulated (Tick)
finalTick                                 11354866500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    167.38                       # Real time elapsed on the host (Second)
hostTickRate                                 32864005                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16946812                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      100000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   597451                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     597451                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11001402                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        51492874                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       38                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51049305                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  16123                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1493010                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            817700                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            11000380                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.640686                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.585825                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1510280     13.73%     13.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    515177      4.68%     18.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    445991      4.05%     22.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    592563      5.39%     27.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1076088      9.78%     37.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2069074     18.81%     56.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1983902     18.03%     74.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1147117     10.43%     84.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1660188     15.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11000380                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  572513     28.61%     28.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 180470      9.02%     37.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  146982      7.34%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 1      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     44.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 942192     47.08%     92.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                155870      7.79%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2192      0.11%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1193      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           34      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      29328827     57.45%     57.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       264347      0.52%     57.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         29909      0.06%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          616      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         1227      0.00%     58.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1817      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           14      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         1159      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     58.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4011      0.01%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15187738     29.75%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6225839     12.20%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         2570      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1194      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51049305                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.640254                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2001413                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.039205                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                115087888                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                52979293                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50872241                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     28641                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    13205                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            12488                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    53034687                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        15997                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50951656                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15154292                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     97374                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21371170                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3815169                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6216878                       # Number of stores executed (Count)
system.cpu.numRate                           4.631378                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1022                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.220028                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.220028                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               4.544875                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          4.544875                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67927165                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41192623                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       16799                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       9533                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 331508020                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    11031                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 11354866500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15268287                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6281707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       799419                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       344187                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4041401                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2621957                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             36201                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2367344                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2362998                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998164                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  331252                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          266403                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             266403                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit       266023                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1387935                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        11136                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1222                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       885126                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong        25690                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         4148                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          503                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong         2444                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         5794                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         3022                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1       111691                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       176784                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       153951                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       177298                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       197642                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6       173917                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       437626                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       480091                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        94554                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       154306                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       141752                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       189030                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5       145471                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       223705                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1493030                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             34982                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10727352                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.660983                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.316278                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1667080     15.54%     15.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          403584      3.76%     19.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          203214      1.89%     21.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          282894      2.64%     23.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          101719      0.95%     24.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          478735      4.46%     29.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         7590126     70.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10727352                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    21118634                       # Number of memory references committed (Count)
system.cpu.commit.loads                      14932286                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3684754                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      12205                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49269836                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                313316                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           34      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28586084     57.17%     57.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       257769      0.52%     57.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        28926      0.06%     57.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          611      0.00%     57.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         1209      0.00%     57.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1787      0.00%     57.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            9      0.00%     57.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         1143      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         3792      0.01%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14929809     29.86%     87.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6185174     12.37%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         2477      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1174      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       7590126                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20291954                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20291954                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20291954                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20291954                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       371517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          371517                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       371517                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         371517                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  16971356950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  16971356950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  16971356950                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  16971356950                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20663471                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20663471                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20663471                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20663471                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017979                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017979                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017979                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017979                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 45681.239217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 45681.239217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 45681.239217                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 45681.239217                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1709                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5788                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          159                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          109                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.748428                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    53.100917                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        59667                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             59667                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       311846                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        311846                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       311846                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       311846                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        59671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        59671                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        59671                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        59671                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1921440871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1921440871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1921440871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1921440871                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002888                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32200.581036                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32200.581036                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32200.581036                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32200.581036                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  59667                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14286447                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14286447                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       190677                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        190677                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6811568500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6811568500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14477124                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14477124                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35723.073575                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35723.073575                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       154652                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       154652                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        36025                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        36025                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    931624500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    931624500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002488                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 25860.499653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 25860.499653                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6005507                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6005507                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       180840                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       180840                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  10159788450                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  10159788450                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6186347                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6186347                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.029232                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.029232                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56181.090743                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56181.090743                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       157194                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       157194                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        23646                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        23646                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    989816371                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    989816371                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 41859.780555                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 41859.780555                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20708789                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              61715                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             335.555197                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          415                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          685                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          947                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          165367435                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         165367435                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   146548                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1635662                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   9024792                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                154076                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  39302                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2303648                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1255                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               52087383                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5941                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          673                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          673                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          673                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          673                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          110                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          110                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          110                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          110                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     10011000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     10011000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     10011000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     10011000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          783                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          783                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          783                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          783                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.140485                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.140485                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.140485                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.140485                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 91009.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 91009.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 91009.090909                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 91009.090909                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          110                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          110                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      9901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      9901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      9901000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      9901000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.140485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.140485                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.140485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.140485                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 90009.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 90009.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 90009.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 90009.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          110                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          673                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          673                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          110                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          110                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     10011000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     10011000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          783                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          783                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.140485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.140485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 91009.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 91009.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          110                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          110                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      9901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      9901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.140485                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.140485                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 90009.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 90009.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         1394                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          126                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    11.063492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         1676                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         1676                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              31090                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       52728842                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4041401                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2960653                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      10928646                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   81042                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          9                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   5006335                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    29                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11000380                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.793366                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.058073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1535008     13.95%     13.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   954373      8.68%     22.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   741022      6.74%     29.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   892700      8.12%     37.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   853135      7.76%     45.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   336303      3.06%     48.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1163251     10.57%     58.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   655940      5.96%     64.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3868648     35.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11000380                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.367353                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.792920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        5006299                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5006299                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5006299                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5006299                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           36                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              36                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           36                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             36                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2652000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2652000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2652000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2652000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5006335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5006335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5006335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5006335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          650                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     108.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            5                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           31                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           31                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           31                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           31                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80145.161290                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80145.161290                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80145.161290                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80145.161290                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5006299                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5006299                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           36                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            36                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2652000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2652000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5006335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5006335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           31                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           31                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80145.161290                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80145.161290                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1420.875569                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             10087858                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1435                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            7029.866202                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1420.875569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.693787                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.693787                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1435                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          328                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.700684                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           40050711                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          40050711                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     39302                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     237364                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    10682                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               51492912                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2081                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15268287                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6281707                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    38                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         8                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    10516                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6652                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          20393                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        21065                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                41458                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50914831                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50884729                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38115465                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  45694438                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.625295                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.834138                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            2                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            2                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            2                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            4                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            4                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       283000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       283000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       283000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       283000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        70750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        70750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        70750                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        70750                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            4                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       279000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       279000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       279000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       279000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        69750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        69750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        69750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        69750                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            4                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker            2                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total            2                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            4                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       283000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       283000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        70750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        70750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            4                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       279000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       279000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.666667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        69750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        69750                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           72                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           18                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           16                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           16                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      670240                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  336050                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  112                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6652                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  95358                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   96                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    746                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14932287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.442822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.360111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               14836810     99.36%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16632      0.11%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 5049      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  828      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  679      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  792      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1172      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  490      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  513      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 4541      0.03%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              11831      0.08%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              17601      0.12%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              20038      0.13%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1943      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2166      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3947      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                773      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                951      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                935      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                350      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                216      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                187      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                222      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                261      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                242      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                265      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                244      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                292      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                175      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                156      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1986      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14932287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15147480                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     270                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15147750                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6216878                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      9                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6216887                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      21364358                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         279                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  21364637                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   5006336                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       2                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               5006338                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       5006336                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           2                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   5006338                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  39302                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   222895                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1277045                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1933                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9088550                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                370655                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51879059                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2235                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    671                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  49443                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 204163                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           82100                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            41956500                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    69542617                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 69241288                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     17229                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              40443149                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1513459                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  40                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    423710                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         54630257                       # The number of ROB reads (Count)
system.cpu.rob.writes                       103259803                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                  35549                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     35549                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 35549                       # number of overall hits (Count)
system.l2.overallHits::total                    35549                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          110                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   31                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23682                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   23827                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          110                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  31                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23682                       # number of overall misses (Count)
system.l2.overallMisses::total                  23827                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker      9727000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       273000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2452500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1761756000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1774208500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker      9727000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       273000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2452500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1761756000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1774208500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          110                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 31                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              59231                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 59376                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          110                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                31                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             59231                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                59376                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.399824                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.401290                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.399824                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.401290                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 88427.272727                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        68250                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 79112.903226                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 74392.196605                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    74462.101817                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 88427.272727                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        68250                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79112.903226                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 74392.196605                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   74462.101817                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                23344                       # number of writebacks (Count)
system.l2.writebacks::total                     23344                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          110                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               31                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23682                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               23827                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          110                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              31                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23682                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              23827                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker      8627000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       233000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2142500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1524966000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1535968500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker      8627000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       233000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2142500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1524966000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1535968500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.399824                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.401290                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.399824                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.401290                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 78427.272727                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        58250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 69112.903226                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64393.463390                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64463.360893                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 78427.272727                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        58250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69112.903226                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64393.463390                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64463.360893                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          23344                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           62                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             62                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            440                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               440                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data          440                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           440                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.misses::cpu.inst            31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               31                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2452500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2452500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           31                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             31                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79112.903226                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79112.903226                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           31                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           31                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2142500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2142500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69112.903226                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69112.903226                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11061                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11061                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    933394000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      933394000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.523356                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.523356                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 76854.178674                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 76854.178674                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    811974000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    811974000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.523356                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.523356                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 66856.648827                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66856.648827                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          24488                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             24488                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          110                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        11537                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11651                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker      9727000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       273000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    828362000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    838362000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        36025                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         36139                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.320250                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.322394                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 88427.272727                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68250                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71800.468059                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 71956.226933                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          110                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        11537                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11651                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker      8627000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       233000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    712992000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    721852000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.320250                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.322394                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78427.272727                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        58250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 61800.468059                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61956.226933                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        20957                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            20957                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        20957                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        20957                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        38710                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            38710                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        38710                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        38710                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14714.794373                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       110224                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      74235                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.484798                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14714.794373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.898120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.898120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14902                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  382                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  683                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 9466                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4331                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   40                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.909546                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1016027                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1016027                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     23344.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        31.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     23588.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003787743792                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1292                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1292                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               67166                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              22148                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       23827                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      23344                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     23827                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    23344                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     94                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 23827                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                23344                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   13598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     233                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   1005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   1217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   1365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   1425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   1446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   1294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                   1294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1292                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.355263                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.792129                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1             114      8.82%      8.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3              65      5.03%     13.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5              64      4.95%     18.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7              74      5.73%     24.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9             108      8.36%     32.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11            78      6.04%     38.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13            59      4.57%     43.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            64      4.95%     48.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17           101      7.82%     56.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            65      5.03%     61.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            48      3.72%     65.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23            48      3.72%     68.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25            64      4.95%     73.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27            57      4.41%     78.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29            40      3.10%     81.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31            39      3.02%     84.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33            23      1.78%     85.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35            21      1.63%     87.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37            31      2.40%     90.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39            19      1.47%     91.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41            20      1.55%     93.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43            14      1.08%     94.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             7      0.54%     94.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47            13      1.01%     95.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49            12      0.93%     96.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51             5      0.39%     96.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53             4      0.31%     97.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             3      0.23%     97.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             5      0.39%     97.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59             8      0.62%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61             1      0.08%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65             2      0.15%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             4      0.31%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69             3      0.23%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-73             1      0.08%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::74-75             3      0.23%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77             1      0.08%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-85             2      0.15%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-89             1      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-121            1      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1292                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1292                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.064241                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.641106                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      7.187737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17           648     50.15%     50.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           499     38.62%     88.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            87      6.73%     95.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            15      1.16%     96.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25            11      0.85%     97.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             4      0.31%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            10      0.77%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             2      0.15%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.23%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             2      0.15%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             3      0.23%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.08%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             1      0.08%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63             1      0.08%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71             1      0.08%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73             1      0.08%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            1      0.08%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::140-141            1      0.08%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::170-171            1      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1292                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6016                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1524928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1494016                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              277224302.86612558                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              271604655.47936523                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5500841000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     116614.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         7040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1509632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1493696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 1279836.878972334554                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 46539.522871721259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 360681.302255839750                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 274443566.374540269375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 271546481.075775623322                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           31                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        23682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        23344                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      4932360                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       100618                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1139406                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    753416418                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 307926112624                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     44839.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     25154.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36755.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31813.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  13190803.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         7040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1515584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1524864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       948288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       948288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        23681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           23826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        14817                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          14817                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      1279837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        46540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         360681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      275525610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         277212668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       360681                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        360681                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    172394028                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        172394028                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    172394028                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      1279837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        46540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        360681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     275525610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        449606696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                23733                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               23339                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         1229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               344451166                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              79078356                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          759588802                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14513.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32005.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               19194                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              13537                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           58.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        14339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   210.063184                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   132.221604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   255.425096                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         6851     47.78%     47.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4018     28.02%     75.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1322      9.22%     85.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          543      3.79%     88.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          320      2.23%     91.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          196      1.37%     92.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          124      0.86%     93.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          122      0.85%     94.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          843      5.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        14339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1518912                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1493696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              276.130624                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              271.546481                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.41                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               69.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    22511151.936000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    29907556.190400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   51443254.464000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  44541936.096000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 979461982.430405                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2613895383.455979                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1582441042.291207                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5324202306.863993                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   967.913418                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2407332148                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    247450000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2845918852                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    22214870.496000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    29546824.540800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   48385262.150400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  43177602.048000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 979461982.430405                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2667565794.700783                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1541202760.204806                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5331555096.571189                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   969.250119                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2343601628                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    247450000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2909649372                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11682                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14817                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          8527                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                62                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12145                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12142                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           11682                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        71057                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        71057                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   71057                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3018752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      3018752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3018752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23827                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23827    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23827                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy           152341500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          128920844                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          47233                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23457                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              36170                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        53527                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        29484                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              114                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23206                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23202                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             31                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         36139                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           440                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          440                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           62                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       179005                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           12                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          330                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 179409                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7609216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         7040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7618496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           23344                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1494016                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             83240                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000613                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.024745                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   83189     99.94%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      51      0.06%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               83240                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           89849296                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             31000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          59447000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              4000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            110000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        119828                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        59931                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   5500701000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
