
---------- Begin Simulation Statistics ----------
final_tick                                23972539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218592                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437600                       # Number of bytes of host memory used
host_op_rate                                   373415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    63.75                       # Real time elapsed on the host
host_tick_rate                              376058767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13934549                       # Number of instructions simulated
sim_ops                                      23803990                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023973                       # Number of seconds simulated
sim_ticks                                 23972539000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3934549                       # Number of instructions committed
system.cpu0.committedOps                      7440529                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.185660                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1387653                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     998500                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        14128                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     720532                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          524                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35058744                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.082064                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1326759                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          221                       # TLB misses on write requests
system.cpu0.numCycles                        47945078                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              16396      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5827788     78.32%     78.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 14517      0.20%     78.74% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.76% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 9915      0.13%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.91% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     78.92% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 11606      0.16%     79.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                45010      0.60%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.68% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead                815496     10.96%     90.65% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               653327      8.78%     99.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            26678      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           15840      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 7440529                       # Class of committed instruction
system.cpu0.tickCycles                       12886334                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.794508                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149652                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2717                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672211                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           87                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       15259835                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.208572                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764191                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu1.numCycles                        47945078                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32685243                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1248649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2497363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7680                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             242965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58871                       # Transaction distribution
system.membus.trans_dist::CleanEvict           212671                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29602                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        242965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       816676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       816676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 816676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21212032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21212032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21212032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            272567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  272567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              272567                       # Request fanout histogram
system.membus.reqLayer4.occupancy           837193500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1454615750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       684903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          684903                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       684903                       # number of overall hits
system.cpu0.icache.overall_hits::total         684903                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       641803                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        641803                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       641803                       # number of overall misses
system.cpu0.icache.overall_misses::total       641803                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  17351386500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  17351386500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  17351386500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  17351386500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1326706                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1326706                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1326706                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1326706                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483757                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483757                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483757                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483757                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27035.377678                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27035.377678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27035.377678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27035.377678                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       641786                       # number of writebacks
system.cpu0.icache.writebacks::total           641786                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       641803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       641803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       641803                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       641803                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  16709584500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16709584500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  16709584500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16709584500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483757                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483757                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483757                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483757                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26035.379236                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26035.379236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26035.379236                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26035.379236                       # average overall mshr miss latency
system.cpu0.icache.replacements                641786                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       684903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         684903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       641803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       641803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  17351386500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  17351386500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1326706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1326706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27035.377678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27035.377678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       641803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       641803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  16709584500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16709584500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483757                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26035.379236                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26035.379236                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999393                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1326705                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           641802                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.067156                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999393                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11255450                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11255450                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1346655                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1346655                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1346655                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1346655                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       291164                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        291164                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       291164                       # number of overall misses
system.cpu0.dcache.overall_misses::total       291164                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9465624000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9465624000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9465624000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9465624000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1637819                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1637819                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1637819                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1637819                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177775                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177775                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32509.595967                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32509.595967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32509.595967                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32509.595967                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       157352                       # number of writebacks
system.cpu0.dcache.writebacks::total           157352                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        35521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        35521                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        35521                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        35521                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       255643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       255643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       255643                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       255643                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7928243500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7928243500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7928243500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7928243500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156087                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156087                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156087                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 31012.949699                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31012.949699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 31012.949699                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31012.949699                       # average overall mshr miss latency
system.cpu0.dcache.replacements                255626                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       781568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         781568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       187329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       187329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5995906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5995906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       968897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       968897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193343                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32007.356042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32007.356042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         7289                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7289                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       180040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       180040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5680626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5680626500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.185820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.185820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 31552.024550                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31552.024550                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       565087                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        565087                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       103835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       103835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3469718000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3469718000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       668922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       668922                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.155227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.155227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33415.688352                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33415.688352                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        28232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        28232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        75603                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        75603                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2247617000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2247617000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.113022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29729.203868                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29729.203868                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999430                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1602297                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           255642                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.267738                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999430                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13358194                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13358194                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693231                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693231                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693231                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693231                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70896                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70896                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70896                       # number of overall misses
system.cpu1.icache.overall_misses::total        70896                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1268275000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1268275000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1268275000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1268275000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764127                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764127                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764127                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764127                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014881                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17889.232115                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17889.232115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17889.232115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17889.232115                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70880                       # number of writebacks
system.cpu1.icache.writebacks::total            70880                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70896                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70896                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70896                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1197379000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1197379000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1197379000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1197379000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014881                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014881                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014881                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014881                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16889.232115                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16889.232115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16889.232115                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16889.232115                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70880                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693231                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1268275000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1268275000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17889.232115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17889.232115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70896                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1197379000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1197379000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014881                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014881                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16889.232115                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16889.232115                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999380                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764127                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70896                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.198812                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999380                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38183912                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38183912                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1809649                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1809649                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1809706                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1809706                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290878                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290878                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290935                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290935                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8711230500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8711230500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8711230500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8711230500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100641                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 29948.055542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29948.055542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 29942.188118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29942.188118                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       230399                       # number of writebacks
system.cpu1.dcache.writebacks::total           230399                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10562                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10562                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10562                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7986152000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7986152000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7987444000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7987444000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133450                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133470                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133470                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 28489.818633                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28489.818633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 28488.634783                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28488.634783                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280357                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269896                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7769140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7769140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462315                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 28785.680410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28785.680410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268430                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   7444582500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7444582500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 27733.794658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27733.794658                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20982                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20982                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    942090500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    942090500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 44899.938042                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44899.938042                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         9096                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         9096                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    541569500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    541569500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 45563.646307                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45563.646307                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1292000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1292000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 22666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999413                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090079                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.454637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999413                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17085501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17085501                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              512723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              188636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               66904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              207884                       # number of demand (read+write) hits
system.l2.demand_hits::total                   976147                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             512723                       # number of overall hits
system.l2.overall_hits::.cpu0.data             188636                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              66904                       # number of overall hits
system.l2.overall_hits::.cpu1.data             207884                       # number of overall hits
system.l2.overall_hits::total                  976147                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            129079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             67007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             72489                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272567                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           129079                       # number of overall misses
system.l2.overall_misses::.cpu0.data            67007                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3992                       # number of overall misses
system.l2.overall_misses::.cpu1.data            72489                       # number of overall misses
system.l2.overall_misses::total                272567                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10333910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5456363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    334281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5367056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21491611000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10333910500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5456363000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    334281500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5367056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21491611000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          641802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          255643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1248714                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         641802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         255643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1248714                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.201120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.262112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.056308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.258545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218278                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.201120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.262112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.056308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.258545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218278                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80058.805073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81429.746146                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83737.850701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74039.592214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78848.910543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80058.805073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81429.746146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83737.850701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74039.592214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78848.910543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               58871                       # number of writebacks
system.l2.writebacks::total                     58871                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       129079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        67007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        72489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272567                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       129079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        67007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        72489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           272567                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9043120500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   4786293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    294361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4642166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18765941000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9043120500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   4786293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    294361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4642166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18765941000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.201120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.262112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.056308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.258545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.201120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.262112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.056308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.258545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70058.805073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71429.746146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73737.850701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 64039.592214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68848.910543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70058.805073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71429.746146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73737.850701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 64039.592214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68848.910543                       # average overall mshr miss latency
system.l2.replacements                         273964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       387751                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           387751                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       387751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       387751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       712666                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           712666                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       712666                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       712666                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            52490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57887                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          23113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1580168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    464909500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2045077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        75603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             87489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.305715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.545936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.338351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 68367.066153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 71645.785175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69085.788122                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        23113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1349038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    400019500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1749057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.305715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.545936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 58367.066153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 61645.785175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59085.788122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        512723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         66904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             579627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       129079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           133071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10333910500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    334281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10668192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       641802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         712698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.201120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.056308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.186714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80058.805073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83737.850701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80169.172848                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       129079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       133071                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9043120500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    294361500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9337482000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.201120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.056308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.186714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70058.805073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73737.850701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70169.172848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       136146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       202487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            338633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        43894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        66000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   3876195000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4902146500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8778341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       180040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        448527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.243801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.245822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.245011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88308.083109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74274.946970                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79880.079895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        43894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        66000                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3437255000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4242146500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7679401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.243801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.245822                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.245011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78308.083109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 64274.946970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69880.079895                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.758130                       # Cycle average of tags in use
system.l2.tags.total_refs                     2492105                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    274988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.062595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.143306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      122.445524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      132.069282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       66.166280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      644.933737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.055804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.119576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.128974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.064616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.629818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998787                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20253892                       # Number of tag accesses
system.l2.tags.data_accesses                 20253892                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       8261056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4288448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        255488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4639296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17444288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8261056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       255488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8516544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3767744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3767744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         129079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          67007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          72489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              272567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58871                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58871                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        344604967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        178890021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10657528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        193525433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             727677949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    344604967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10657528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        355262494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      157169168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            157169168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      157169168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       344604967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       178890021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10657528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       193525433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            884847116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    129079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     58053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     62404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000569795750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              565846                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      272567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58871                       # Number of write requests accepted
system.mem_ctrls.readBursts                    272567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58871                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19039                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1188                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3000781000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1267640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7754431000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11836.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30586.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   172804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44813                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                272567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58871                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  211227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.203428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.403157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.975765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36548     41.26%     41.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27427     30.96%     72.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8470      9.56%     81.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4814      5.43%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3212      3.63%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2346      2.65%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1803      2.04%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1180      1.33%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2777      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.763619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.018683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.846864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            653     20.80%     20.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1278     40.71%     61.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           365     11.63%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          170      5.42%     78.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          150      4.78%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          182      5.80%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          171      5.45%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           77      2.45%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      1.43%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           34      1.08%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            9      0.29%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.781140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1939     61.77%     61.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      3.60%     65.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              962     30.65%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      3.09%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.54%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.32%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16225792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1218496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3371264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17444288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3767744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       676.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    727.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    157.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23972524000                       # Total gap between requests
system.mem_ctrls.avgGap                      72328.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8261056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      3715392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       255488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3993856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3371264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 344604966.541091024876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 154985335.512437790632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10657527.765415253118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 166601293.254752844572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140630243.630013495684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       129079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        67007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        72489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        58871                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3745744250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2114409000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130582500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1763695250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 583896554750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29019.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31555.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32711.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     24330.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9918237.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            373907520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            198725175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1104472320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          107067420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1891861920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10776405750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        130587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14583027465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.322192                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    253805000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    800280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22918454000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            258603660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            137424540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           705717600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167901300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1891861920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10445001480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        409664640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14016175140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.676289                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    970357000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    800280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22201902000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1161224                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       446622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       712666                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          363325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            87489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           87489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        712698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       448527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1925390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       766911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       212672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3746076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     82149632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26431616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9073664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     32689408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              150344320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          273964                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3767744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1522678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070840                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1514998     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7680      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1522678                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2349098500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         421191234                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106381924                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         383668089                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         963100703                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23972539000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
