<html><head></head><body><div id="Job_ID">J196326666</div><div id="NG_REQ_Citizenship_Required">United States Citizenship</div><div id="PrimaryJobPosting_City">Beavercreek</div><div id="Additional_Pay_Range_Maximum">194800</div><div id="Job_Posting_Category">Engineering</div><div id="Url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Ohio-Beavercreek/Principal-Sr-Principal-Digital-Verification-Engineer--FGPA-ASIC-_R10086335</div><div id="NGBP_Statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="Number_To_Hire">2</div><div id="PrimaryJobPosting_Country">United States of America</div><div id="NG_Req_Clearance_Type">Top Secret</div><div id="Business_Sector">Mission Systems</div><div id="Additional_Pay_Range_Minimum">129800</div><div id="Job_Requisition_Reason">Experienced > Experienced- New Position</div><div id="Willingness_To_Travel">Yes, 10% of the Time</div><div id="Pay_Range_Minimum">104700</div><div id="Title">Principal/Sr. Principal Digital Verification Engineer (FGPA/ASIC)</div><div id="Contest_Number">R10086335</div><div id="Job_Shift">1st Shift (United States of America)</div><div id="Job_Description"><div><p>Join ACME Engineering Mission Systems Sector (NGMS) a leading global provider of secure software-defined, hardware enabled mission systems. Our company is pioneering capabilities in a wide variety of technologies that keep our nation and our allies safe from undersea to space and cyberspace. </p><p></p><p> <b>Define Possible In Ohio</b></p><p><span>https://youtu.be/af0y_8_T6gU</span></p><p></p><p><b>Essential Duties:</b></p><p>As a Digital Verification Engineer you will support ASIC and FPGA product development. In this capacity, you will work closely with design and verification engineers and will utilize your knowledge of modern verification methods, tools and techniques. The individual will perform functional verification of register transfer level (RTL) code of a complex ASIC at block level and SOC level using UVM (Universal Verification Methodology) and SystemVerilog and Cadence Xcelium simulation tool. This task includes but not limited to development of testbench, tests, verification IP (VIP), verification models, coverage models, extensive simulation and debug, code coverage and functional coverage, generation and analysis of reports and metrics, documentation etc. This candidate will have an ability to operate in a team environment and collaborate across the different teams as required to accomplish the goals.</p><p></p><p><i>This position may be filled as a Principal Digital Verification Engineer or a Sr. Principal Digital Verification Engineer</i></p><p></p><p><b>Basic Qualifications for Principal Digital Verification Engineer:</b></p><p>• Bachelor of Science (BS) degree in science, engineering, or related discipline with 5 years of experience; or 3 years of relevant experience with a Masters (MS) degree; or 0 years with a PhD<br />• Knowledge of Universal Verification Methodology (UVM).<br />• Experience developing test plans, participating in reviews, test development and RTL debugging.</p><p>• <b>Clearance: </b>Must be a US Citizen with the ability to obtain and maintain a Top Secret clearance.</p><p></p><p><b>Basic Qualifications for Principal Digital Verification Engineer:</b></p><p>• Bachelor of Science (BS) degree in science, engineering, or related discipline with 9 years of experience; or 7 years of relevant experience with a Masters (MS) degree; or 4 years with a PhD;<br />• Knowledge of Universal Verification Methodology (UVM).<br />• Experience developing test plans, participating in reviews, test development and RTL debugging.</p><p>• <b>Clearance: </b>Must be a US Citizen with the ability to obtain and maintain a Top Secret clearance.</p><p></p><p><b>Preferred Qualifications:</b></p><p>• Experience in HDL (VHDL/Verilog) and SystemVerilog (HVL).<br />• Experience with SystemVerilog Assertions (SVA).<br />• Familiarity with a coverage-driven verification methodology from planning through closure.<br />• Knowledge of industry standard interfaces.<br />• Experience with object oriented programming languages and concepts.<br />• Experience with Mentor Graphics and/or Cadence Verification tools.<br />• FPGA/ASIC Design experience.<br />• Knowledge of digital signal processing.<br />• Experience with scripting languages (Bash, Perl, Python, Tcl).<br />• Active TS/SCI security clearance.</p><p></p><p>This position offers the option of a 9/80 work schedule. The 9/80 schedule allows employees who work nine-hour days Monday through Thursday to take every other Friday off.</p><p></p><p>NGFeaturedJobs</p><p>MSBOH</p></div></div><div id="PrimaryJobPosting_State">Ohio</div><div id="NG_REQ_Relocation_Eligible">1</div><div id="NG_REQ_Virtual_Telecommute">No- Teleworking not available for this position</div><div id="Creation_Date">12/19/2022</div><div id="Pay_Range_Maximum">157100</div><div id="Creation_Month">December</div></body></html>