<html>

<head>
    <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>
    Verilog99题 | 1/2顶点
</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1561363853244">
<!-- <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous"> -->
<link href="https://cdn.bootcss.com/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<!-- js -->
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<script src="https://halftop.github.io/media/js/jquery.sticky-sidebar.min.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>


</head>

<body>
    <div class="main">
        <div class="header">
    <div class="nav">
        <div class="logo">
            <a href="https://halftop.github.io">
                <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1561363853244" alt="">
            </a>
            <div class="site-title">
                <h1>
                    1/2顶点
                </h1>
            </div>
        </div>
        <span class="menu-btn fa fa-align-justify"></span>
        <div class="menu-container">
            <ul>
                
                    
                            <li>
                                <a href="/" class="menu">
                                    首页
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/archives" class="menu">
                                    归档
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/tags" class="menu">
                                    标签
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/post/about" class="menu">
                                    关于
                                </a>
                            </li>
                            
                                
            </ul>
        </div>
    </div>
</div>

<script>
    $(document).ready(function() {
        $(".menu-btn").click(function() {
            $(".menu-container").slideToggle();
        });
        $(window).resize(function() {

            if (window.matchMedia('(min-width: 960px)').matches) {
                $(".menu-container").css('display', 'block')
            } else {
                $(".menu-container").css('display', 'none')
            }

        });
    });
</script>

            <div id="main-content" class="post-container main-container">
                <div id="content" class="main-container-left">
                    
    <div class="i-card">
        <b>标签：#
        Verilog99题</b>
    </div>
    
        
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_FIFO">
                        Verilog99题-FIFO设计
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-06-03</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-info">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-other_1">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-banana">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_2">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_FIFO" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/06/03/5cf535d3d954861774.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的58-61题是关于FIFO设计，包括同步FIFO，异步FIFO和FIFO最小深度计算等问题。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_FIFO">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-57">
                        Verilog99题-57题
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-27</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_1">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-info">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-57" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/27/5cebe50d632f975369.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<p>在clk a时钟域的一个单周期脉冲信号，如何正确的传递到clk b时钟域? 要考虑clk a和b的各种不同频率/相位的场景。</p>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-57">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-50to52">
                        Verilog99题-50-52题
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-20</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-warning">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-success">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_3">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-50to52" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/20/5ce26782355c738671.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的50-52题是关于亚稳态和复位亚稳态消除问题。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-50to52">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-47to49">
                        Verilog99题-47-49题（时钟相关）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-14</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-warning">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的47-49题是关于时钟。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-47to49">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99-45to46">
                        Verilog99题——45.46题（奇、偶分频）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-10</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-error">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-primary">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99-45to46" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/11/5cd67ec3e184c.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol start="45">
<li>用verilog实现二分频。</li>
<li>用verilog实现三分频电路，要求输出50%占空比。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99-45to46">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_43to44">
                        Verilog99题——43、44题（两道算法题）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-10</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-success">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-warning">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_2">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_43to44" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/11/5cd67e00867e4.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol start="43">
<li>用verilog实现 <code>y(n) = x(n) + x(n-1) + x(n-2) + x(n-3) + x(n-4)+ x(n-5)+ x(n-6)+ x(n-7)</code> 输入x是8bit无符号数。</li>
<li>用verilog实现 <code>y(n) = 0.75*x(n) + 0.25*y(n-1)</code> x, y是8bit无符号数。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_43to44">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_38to42">
                        Verilog99题——38-42题（Fir滤波器）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-05</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-warning">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的38-42题是Fir滤波器的Verilog实现</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_38to42">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_31to37">
                        Verilog99题——31-37题（存储相关）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-04</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-banana">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-success">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_2">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-banana">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_31to37" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/05/5cce53c62ccaa.jpeg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的31-37题是存储相关。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_31to37">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_22to30">
                        Verilog99题——22-30题（时序逻辑基础）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-27</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-banana">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-error">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-primary">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-other_1">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_22to30" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba016365b7.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的22-30题是时序逻辑基础相关。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_22to30">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_12to21">
                        Verilog99题——12-21题
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-02</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_2">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-success">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_12to21" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba1c4e9d0a.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；
8-21题是组合逻辑相关；
这篇把剩下的组合逻辑相关的题目全部写完。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_12to21">Read More ~</a>
                            </div>
                </div>
            </article>
            
                <!-- 翻页 -->
                
    <div class="pagination-container">
        
                
                    <a href="https://halftop.github.io/tag/DztcUtg4_//page/2/" class="page-btn btn">下一页</a>
                    
    </div>
    
                </div>
                <!--  -->
                <div class="main-container-middle"></div>
                <!--  -->
                <div id="sidebar" class="main-container-right">

                    <!-- 个人信息 -->
                    
    <div class="id_card i-card">
        <div class="id_card-avatar" style="background-image: url(https://halftop.github.io/images/avatar.png?v=1561363853244)">
        </div>
        <h1 class="id_card-title">
            1/2顶点
        </h1>
        <h2 class="id_card-description">
                有输入有输出，才是正确的学习方式    
        </h2>
        <!--  -->
        <div class="id_card-sns">
            <!-- github -->
            
                <a href="https://github.com/halftop" target="_blank" rel="noopener noreferrer"><i
                class="fa fa-github"></i></a>
                
                    <!-- twitter -->
                    
                            <!-- weibo -->
                            
                                    <!-- facebook -->
                                    

        </div>
    </div>
    

                        <!-- 公告栏 -->
                        

                </div>
            </div>



            <div class="site-footer">
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center> | 
  <a class="rss" href="https://halftop.github.io/atom.xml" target="_blank">RSS</a>
</div>

<script>
  hljs.initHighlightingOnLoad()
</script>

    </div>
    <script>
        $('#sidebar').stickySidebar({
            topSpacing: 80,
            // bottomSpacing: 60
        });
    </script>
</body>

</html>