verilog work "sixteen-bit-adder.v"
verilog work "or.v"
verilog work "logicalshiftr.v"
verilog work "logicalshiftl.v"
verilog work "invert.v"
verilog work "bitwise_and.v"
verilog work "arithshiftr.v"
verilog work "arithshiftl.v"
verilog work "sixteen-bit-alu.v"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
