# compile vhdl design source files
vhdl xil_defaultlib  "../../../Logica_networks_project.srcs/sources_1/new/encoder.vhd"
vhdl xil_defaultlib  "../../../Logica_networks_project.srcs/sim_generator/imports/RL-generator-2021-2022/gen_testbench_no_reset.vhd"

# Do not sort compile order
nosort
