
---------- Begin Simulation Statistics ----------
final_tick                               578333095200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279640                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977296                       # Number of bytes of host memory used
host_op_rate                                   279682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.58                       # Real time elapsed on the host
host_tick_rate                              152954760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1000192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000547                       # Number of seconds simulated
sim_ticks                                   546994800                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     48.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            282222                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           283884                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.367459                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.367459                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    8236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6267                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           102527                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    68                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.831679                       # Inst execution rate
system.switch_cpus.iew.exec_refs               573378                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             106742                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           88302                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        554793                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       135656                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1366271                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        466636                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11791                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1137289                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             61                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6302                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            65                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1086683                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1130184                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.822772                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            894092                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.826483                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1133360                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1234373                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          925102                       # number of integer regfile writes
system.switch_cpus.ipc                       0.731283                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.731283                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        564829     49.15%     49.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            4      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       474686     41.31%     90.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       109556      9.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1149083                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              371843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.323600                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           38964     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         329148     88.52%     99.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3731      1.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1520895                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4042509                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1130161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1732426                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1366191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1149083                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       365926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        13340                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       347132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1359226                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.845395                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.098172                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       757461     55.73%     55.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       227367     16.73%     72.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       212014     15.60%     88.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       151848     11.17%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        10536      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1359226                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.840303                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             29                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           63                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           23                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           50                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       247434                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        80798                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       554793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       135656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2787791                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                  1367462                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               19                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              62                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        23372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        47103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             37                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       323820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           323828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       323820                       # number of overall hits
system.cpu.dcache.overall_hits::total          323828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        39603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        39603                       # number of overall misses
system.cpu.dcache.overall_misses::total         39608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1348223200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1348223200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1348223200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1348223200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       363423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       363436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       363423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       363436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.384615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.108972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.384615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.108972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108982                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34043.461354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34039.163805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34043.461354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34039.163805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          667                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5030                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.761905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.448276                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        23372                       # number of writebacks
system.cpu.dcache.writebacks::total             23372                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        15980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        15980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15980                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        23623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        23623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    518528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    518528000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    518528000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    518528000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.065001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.065001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21950.133345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21950.133345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21950.133345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21950.133345                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23372                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       226986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          226992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        38297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38301                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1319440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1319440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       265283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       265293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.144363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.144372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34452.829203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34449.231091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        15256                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15256                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        23041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    510114800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    510114800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.086854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.086851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22139.438392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22139.438392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        96834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          96836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     28783200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28783200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        98140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        98143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22039.203675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22022.341239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          582                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          582                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8413200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8413200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14455.670103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14455.670103                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.827457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              211255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.038807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      577786100800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.882416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   250.945041                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011259                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.980254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2931116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2931116                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       229836                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       229836                       # number of overall hits
system.cpu.icache.overall_hits::total          229859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          162                       # number of overall misses
system.cpu.icache.overall_misses::total           164                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9565198                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9565198                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9565198                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9565198                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       229998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       229998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000704                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000713                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000704                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000713                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59044.432099                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58324.378049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59044.432099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58324.378049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4682                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.050000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           61                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          101                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          101                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      7192798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7192798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      7192798                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7192798                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71215.821782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71215.821782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71215.821782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71215.821782                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       229836                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9565198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9565198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       229998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59044.432099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58324.378049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      7192798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7192798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71215.821782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71215.821782                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            19.051759                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      577786100800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    17.051766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.033304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.037210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1840287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1840287                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 577786110400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    546984800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        18785                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18785                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18785                       # number of overall hits
system.l2.overall_hits::total                   18785                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          101                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4838                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          101                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4838                       # number of overall misses
system.l2.overall_misses::total                  4946                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7109600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    386172800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        393282400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7109600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    386172800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       393282400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        23623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23731                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        23623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23731                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208419                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70392.079208                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79820.752377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79515.244642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70392.079208                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79820.752377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79515.244642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       738                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.switch_cpus.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4935                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5720                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    362149000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    368762000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     49851634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    362149000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    418613634                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241035                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65475.247525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74917.045925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74723.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63505.266242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65475.247525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74917.045925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73184.201748                       # average overall mshr miss latency
system.l2.replacements                              8                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2705                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2705                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        20667                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20667                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        20667                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20667                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     49851634                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     49851634                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63505.266242                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63505.266242                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4908400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4908400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.080756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.082333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 104434.042553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102258.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4418800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4418800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.073883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.073756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 102762.790698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102762.790698                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7109600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7109600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70392.079208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69025.242718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65475.247525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65475.247525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    381264400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    381264400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        23041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.207934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.208071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79579.294511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79512.909281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    357730200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    357730200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.207934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74667.125861                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74667.125861                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    2928                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2928                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   248                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2936.767204                       # Cycle average of tags in use
system.l2.tags.total_refs                       37578                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              577790529200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2929.380717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.386487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.357590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.358492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001221                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.648682                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    777765                       # Number of tag accesses
system.l2.tags.data_accesses                   777765                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000668292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11366                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11366                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  727424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1329.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     526271600                       # Total gap between requests
system.mem_ctrls.avgGap                      92604.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        95744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        12928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       618752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 175036398.883499443531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 23634593.966889627278                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1131184428.078658103943                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          202                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         9668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     49989280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5510300                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    356049020                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33415.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27278.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36827.58                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        95744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        12928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       618752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        728320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        12928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        13184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         4834                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       468012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1170029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    175036399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     23634594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1131184428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1331493462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       468012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     23634594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     24102606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       468012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1170029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    175036399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     23634594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1131184428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1331493462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11366                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               220122428                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42645232                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          411548600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19366.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36208.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                8358                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   241.829787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.943792                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   206.247697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            4      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1817     60.41%     60.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          639     21.24%     81.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          208      6.91%     88.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          125      4.16%     92.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           57      1.89%     94.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           33      1.10%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      0.70%     96.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          104      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3008                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                727424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1329.855421                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    16467167.808000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8128025.136000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   39697930.944000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 45122602.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 267628779.264000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 17789185.008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  394833690.720000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   721.823481                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     38072362                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    490712438                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    15223965.120000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    7514393.040000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   35528258.304000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 45122602.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 265738851.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 19324300.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  388452371.664000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   710.157339                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     41724686                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    487060114                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5646                       # Transaction distribution
system.membus.trans_dist::CleanEvict                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq                44                       # Transaction distribution
system.membus.trans_dist::ReadExResp               44                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5646                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        11388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       728320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  728320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5690                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7980716                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           52760018                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          164170                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       152439                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         5997                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       144171                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          143793                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.737811                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             197                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       354685                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         5936                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1265616                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.790267                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.475158                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       925113     73.10%     73.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        94749      7.49%     80.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        30408      2.40%     82.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        16774      1.33%     84.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       198572     15.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1265616                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000010                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000175                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              505825                       # Number of memory references committed
system.switch_cpus.commit.loads                407684                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              95084                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              905168                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       494342     49.43%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       407684     40.76%     90.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        98141      9.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000175                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       198572                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            66317                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1090335                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            119838                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         76428                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           6302                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       123325                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            64                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1441775                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         22363                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         8237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1706659                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              164170                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       143990                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1343490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           12728                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          682                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          188                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          265                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            230006                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1359226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.263665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.478853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1019107     74.98%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            24840      1.83%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            19204      1.41%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            60913      4.48%     82.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            71860      5.29%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14518      1.07%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             9005      0.66%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            60673      4.46%     94.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            79106      5.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1359226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120055                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.248049                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              200784                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          147061                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          37505                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    546994800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           6302                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           113976                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          929871                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         5279                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            146891                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        156901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1376359                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         10020                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1124                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          53074                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       112193                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1468861                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1870895                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1514034                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               35                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps       1077209                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           391523                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             435                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            437131                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2421631                       # The number of ROB reads
system.switch_cpus.rob.writes                 2803554                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             23148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20667                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               8                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           103                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23045                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        70628                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 70834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6016000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6029184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             873                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24567     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     37      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24604                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 578333095200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           56233600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            202000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47246000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               580333343200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 429491                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978320                       # Number of bytes of host memory used
host_op_rate                                   429496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.61                       # Real time elapsed on the host
host_tick_rate                               78098483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002000                       # Number of seconds simulated
sim_ticks                                  2000248000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4569381                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4577421                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.500062                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.500062                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        11101                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1548564                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   725                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.047948                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4990874                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             550516                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          251949                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4761917                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       610501                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11036766                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4440358                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26213                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10241010                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             59                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          10736                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            87                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          144                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         7194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11166064                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10219801                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.726575                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8112987                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.043707                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10228411                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10707478                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8129494                       # number of integer regfile writes
system.switch_cpus.ipc                       1.999752                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.999752                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5250372     51.14%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4460873     43.45%     94.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       555977      5.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10267222                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4866385                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473973                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          446140      9.17%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4400948     90.44%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19297      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15133607                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30502187                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10219801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12072200                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11036041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10267222                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1036035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       100737                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1240068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5000620                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.053190                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.988863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       474822      9.50%      9.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       815568     16.31%     25.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1758011     35.16%     60.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1873244     37.46%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        78975      1.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5000620                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.053190                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1936781                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       109661                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4761917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       610501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21699023                       # number of misc regfile reads
system.switch_cpus.numCycles                  5000620                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       175678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       351359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            484                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3182594                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3182594                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3182594                       # number of overall hits
system.cpu.dcache.overall_hits::total         3182594                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       314931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         314931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314931                       # number of overall misses
system.cpu.dcache.overall_misses::total        314931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2241256800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2241256800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2241256800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2241256800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3497525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3497525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3497525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3497525                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.090044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.090044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090044                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  7116.659840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7116.659840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  7116.659840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7116.659840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5815                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   290.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       175678                       # number of writebacks
system.cpu.dcache.writebacks::total            175678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       139252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       139252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       139252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       139252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       175679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       175679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       175679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       175679                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1292829600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1292829600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1292829600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1292829600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.050230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050230                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.050230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050230                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7359.044621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7359.044621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7359.044621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7359.044621                       # average overall mshr miss latency
system.cpu.dcache.replacements                 175678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2653462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2653462                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       309095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        309095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2154586400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2154586400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2962557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2962557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.104334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  6970.628448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6970.628448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       138584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       170511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       170511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1230979600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1230979600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7219.355936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7219.355936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       529132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         529132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     86670400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86670400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       534968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       534968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14850.993831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14850.993831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     61850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61850000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11967.879257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11967.879257                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3494473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            175934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.862409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.182796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.817204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28155878                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28155878                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1125074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1125074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1125074                       # number of overall hits
system.cpu.icache.overall_hits::total         1125074                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             10                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total            10                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       461600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       461600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       461600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       461600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1125084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1125084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1125084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1125084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        46160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        46160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        46160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        46160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       137200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       137200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       137200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       137200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        68600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        68600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        68600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        68600                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1125074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1125074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            10                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       461600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       461600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1125084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1125084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        46160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        46160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       137200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       137200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        68600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        68600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           104.618107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1355038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12905.123810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   102.618107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.200426                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.204332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9000674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9000674                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2000248000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       174361                       # number of demand (read+write) hits
system.l2.demand_hits::total                   174361                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       174361                       # number of overall hits
system.l2.overall_hits::total                  174361                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1318                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1320                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1318                       # number of overall misses
system.l2.overall_misses::total                  1320                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       135600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    102202400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102338000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       135600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    102202400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102338000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       175679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               175681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       175679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              175681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.007502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.007502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        67800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77543.550835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77528.787879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        67800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77543.550835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77528.787879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8273                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 749                       # number of writebacks
system.l2.writebacks::total                       749                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10080                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       126000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     95753200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     95879200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    511834337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       126000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     95753200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    607713537                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.007502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.007502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72650.379363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72635.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 58428.577283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72650.379363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60289.041369                       # average overall mshr miss latency
system.l2.replacements                           6967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        91274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        91274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        84404                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            84404                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        84404                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        84404                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8760                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8760                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    511834337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    511834337                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 58428.577283                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 58428.577283                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4785                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     28789600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      28789600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         5168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.074110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75168.668407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75168.668407                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     26917000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26917000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.074110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.074110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70279.373368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70279.373368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       135600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       135600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        67800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        67800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       126000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       126000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        63000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        63000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       169576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            169576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     73412800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     73412800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       170511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        170511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.005484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78516.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78516.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     68836200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     68836200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.005484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73621.604278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73621.604278                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   34197                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               34197                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3007                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7176.089973                       # Cycle average of tags in use
system.l2.tags.total_refs                      363642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    189277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.921216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7165.740965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.349008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.874724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.875988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3198                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001099                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969238                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5805697                       # Number of tag accesses
system.l2.tags.data_accesses                  5805697                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     16552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000478371284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1388                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        749                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19192                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1498                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    541                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19192                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     364.646341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.593923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1636.392882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            79     96.34%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      2.44%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.926829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.915065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6      7.32%      7.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72     87.80%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.44%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      2.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   34624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1228288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    614.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2020752402                       # Total gap between requests
system.mem_ctrls.avgGap                     195336.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1059328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       134080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        94080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 529598329.807103931904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 127984.129967883986                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 67031688.070679232478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47034167.763197362423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        16552                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            4                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2636                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1498                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    472041746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       101052                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     95087402                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  33182090496                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28518.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25263.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36072.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22150928.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1059328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       168704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1228288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        95872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        95872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         8276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1318                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    529598330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       127984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     84341542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        614067856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       127984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       127984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47930057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47930057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47930057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    529598330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       127984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     84341542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       661997912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                18651                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1470                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           64                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               253110058                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              69978552                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          567230200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13570.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30412.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               16745                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1133                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   574.315789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   396.530072                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   405.730962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           37      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          758     33.81%     35.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          180      8.03%     43.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          110      4.91%     48.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           83      3.70%     52.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           65      2.90%     55.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      2.77%     57.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           57      2.54%     60.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          890     39.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1193664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              94080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              596.758002                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.034168                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11936852.928000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5891908.176000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   62578182.240000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3708942.048000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 165664412.256000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 658294508.256000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 334544461.104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1242619267.008001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   621.232601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    744785276                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1188642724                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    11694533.760000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    5767101.648000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   60863983.488000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  3769994.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 165664412.256000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 640489272.192000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 349517045.976000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1237766343.912000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   618.806440                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    778889952                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1154538048                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6218                       # Transaction distribution
system.membus.trans_dist::ReadExReq               383                       # Transaction distribution
system.membus.trans_dist::ReadExResp              383                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        26159                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  26159                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1324160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1324160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9596                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            29166615                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89525409                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1748339                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1717833                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10605                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       951557                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          951530                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.997163                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              40                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1006436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        10603                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4743890                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.108093                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.820267                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1583791     33.39%     33.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       749570     15.80%     49.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       110108      2.32%     51.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       170910      3.60%     55.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2129511     44.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4743890                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000559                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000560                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4850035                       # Number of memory references committed
system.switch_cpus.commit.loads               4315067                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1522755                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8477247                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5150525     51.50%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4315067     43.15%     94.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       534968      5.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000560                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2129511                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           494413                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3036817                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            741755                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        716899                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          10736                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       917707                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             2                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11165638                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         45370                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         9430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11611959                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1748339                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       951570                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4980452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           21476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1125084                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5000620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.322543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.969625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2628207     52.56%     52.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           293058      5.86%     58.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           183973      3.68%     62.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           280450      5.61%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           415200      8.30%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           101721      2.03%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           343318      6.87%     84.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           155056      3.10%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           599637     11.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5000620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.349624                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.322104                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1477380                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          446848                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          144                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          75539                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2000248000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          10736                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           917729                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1331854                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          298                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1022114                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1717889                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11064007                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         30582                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         938613                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            380                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       788712                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13733231                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16535630                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11577659                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      12461621                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1271584                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              80                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4364728                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 13621180                       # The number of ROB reads
system.switch_cpus.rob.writes                22270856                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000001                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            170512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        84404                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6218                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5168                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       170511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            4                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       527035                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                527039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     44973568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               44973824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           16636                       # Total snoops (count)
system.tol2bus.snoopTraffic                     95872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           192317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002517                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 191833     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    484      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             192317                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2000248000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          421628400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         351356000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
