$date
	Sat Jan 23 01:12:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module minimum_computer_test $end
$var wire 1 ! out $end
$var reg 1 " in_1 $end
$var reg 1 # in_2 $end
$scope module minimum_computer $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1"
#20
1#
0"
#30
1!
1"
#40
