{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715004599904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004599919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:09:59 2024 " "Processing started: Mon May 06 22:09:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004599919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004599919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMU -c MMU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004599919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715004600185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715004600185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/sramc/sram/src/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/sramc/sram/src/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../../src/SRAM.v" "" { Text "D:/file/SRAMC/SRAM/src/SRAM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004609470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/sramc/sram/src/mmu.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/sramc/sram/src/mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004609470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMU " "Elaborating entity \"MMU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 MMU.v(70) " "Verilog HDL assignment warning at MMU.v(70): truncated value with size 35 to match size of target (6)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(88) " "Verilog HDL assignment warning at MMU.v(88): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(117) " "Verilog HDL assignment warning at MMU.v(117): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(125) " "Verilog HDL assignment warning at MMU.v(125): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 MMU.v(130) " "Verilog HDL assignment warning at MMU.v(130): truncated value with size 4 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MMU.v(132) " "Verilog HDL assignment warning at MMU.v(132): truncated value with size 32 to match size of target (3)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t MMU.v(111) " "Verilog HDL Always Construct warning at MMU.v(111): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "MMU.v(173) " "Verilog HDL or VHDL warning at the MMU.v(173): index expression is not wide enough to address all of the elements in the array" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 173 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1715004609502 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MMU.v(177) " "Verilog HDL assignment warning at MMU.v(177): truncated value with size 32 to match size of target (4)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "point MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"point\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p MMU.v(167) " "Verilog HDL Always Construct warning at MMU.v(167): inferring latch(es) for variable \"p\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 167 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ready MMU.v(24) " "Output port \"ready\" at MMU.v(24) has no driver" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[0\] MMU.v(171) " "Inferred latch for \"point\[0\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[1\] MMU.v(171) " "Inferred latch for \"point\[1\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[2\] MMU.v(171) " "Inferred latch for \"point\[2\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point\[3\] MMU.v(171) " "Inferred latch for \"point\[3\]\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop MMU.v(171) " "Inferred latch for \"stop\" at MMU.v(171)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[1\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[1\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[2\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[2\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[1\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[1\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[2\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[2\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_table\[5\]\[3\] MMU.v(111) " "Inferred latch for \"sram_table\[5\]\[3\]\" at MMU.v(111)" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004609517 "|MMU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:SRAM_dut " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:SRAM_dut\"" {  } { { "../../src/MMU.v" "SRAM_dut" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715004609549 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:SRAM_dut\|SRAM " "RAM logic \"SRAM:SRAM_dut\|SRAM\" is uninferred due to asynchronous read logic" {  } { { "../../src/SRAM.v" "SRAM" { Text "D:/file/SRAMC/SRAM/src/SRAM.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715004609816 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715004609816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[0\] " "Latch point\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715004610145 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[1\] " "Latch point\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715004610145 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[2\] " "Latch point\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715004610145 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "point\[3\] " "Latch point\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sram_table\[8\]\[0\] " "Ports D and ENA on the latch are fed by the same signal sram_table\[8\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715004610145 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stop " "Latch stop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA start " "Ports D and ENA on the latch are fed by the same signal start" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715004610145 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 74 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715004610145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[1\] GND " "Pin \"data_table_out\[1\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[2\] GND " "Pin \"data_table_out\[2\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[3\] GND " "Pin \"data_table_out\[3\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[5\] GND " "Pin \"data_table_out\[5\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[6\] GND " "Pin \"data_table_out\[6\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[7\] GND " "Pin \"data_table_out\[7\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[9\] GND " "Pin \"data_table_out\[9\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[10\] GND " "Pin \"data_table_out\[10\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[11\] GND " "Pin \"data_table_out\[11\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[18\] GND " "Pin \"data_table_out\[18\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[19\] GND " "Pin \"data_table_out\[19\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[20\] GND " "Pin \"data_table_out\[20\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[21\] GND " "Pin \"data_table_out\[21\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[22\] GND " "Pin \"data_table_out\[22\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_table_out\[23\] GND " "Pin \"data_table_out\[23\]\" is stuck at GND" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715004610286 "|MMU|data_table_out[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715004610286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715004610381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715004611247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715004611247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1151 " "Implemented 1151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715004611341 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715004611341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1101 " "Implemented 1101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715004611341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715004611341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004611357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:10:11 2024 " "Processing ended: Mon May 06 22:10:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004611357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004611357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004611357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004611357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715004612705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004612705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:10:12 2024 " "Processing started: Mon May 06 22:10:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004612705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715004612705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MMU -c MMU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715004612705 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715004612814 ""}
{ "Info" "0" "" "Project  = MMU" {  } {  } 0 0 "Project  = MMU" 0 0 "Fitter" 0 0 1715004612814 ""}
{ "Info" "0" "" "Revision = MMU" {  } {  } 0 0 "Revision = MMU" 0 0 "Fitter" 0 0 1715004612814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715004612846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715004612846 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MMU EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design MMU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1715004612971 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1715004613003 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1715004613003 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715004613096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715004613238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715004613238 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715004613238 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715004613238 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715004613253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715004613253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715004613253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715004613253 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softs/quartus_ii_file/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715004613253 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715004613253 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715004613253 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715004613489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715004613693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MMU.sdc " "Synopsys Design Constraints File file not found: 'MMU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715004613693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715004613693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715004613709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715004613709 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715004613709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[1\]\[0\] " "Destination node sram_table\[1\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[2\]\[0\] " "Destination node sram_table\[2\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[5\]\[0\] " "Destination node sram_table\[5\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_ena " "Destination node sram_ena" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[4\]\[0\] " "Destination node sram_table\[4\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[6\]\[0\] " "Destination node sram_table\[6\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[8\]\[0\] " "Destination node sram_table\[8\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[7\]\[0\] " "Destination node sram_table\[7\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_table\[3\]\[0\] " "Destination node sram_table\[3\]\[0\]" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715004613788 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715004613788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "point\[3\]~17  " "Automatically promoted node point\[3\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715004613788 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715004613788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~0 " "Destination node data_table_out~0" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~1 " "Destination node data_table_out~1" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~2 " "Destination node data_table_out~2" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~3 " "Destination node data_table_out~3" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~4 " "Destination node data_table_out~4" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~5 " "Destination node data_table_out~5" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~6 " "Destination node data_table_out~6" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~7 " "Destination node data_table_out~7" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_table_out~8 " "Destination node data_table_out~8" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rd_data~0 " "Destination node rd_data~0" {  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1715004613788 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1715004613788 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1715004613788 ""}  } { { "../../src/MMU.v" "" { Text "D:/file/SRAMC/SRAM/src/MMU.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715004613788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715004613992 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715004613992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715004613992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715004613992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715004613992 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715004614007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715004614007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715004614007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715004614055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715004614055 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715004614055 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 15 33 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 15 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715004614055 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715004614055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715004614055 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715004614055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715004614055 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715004614055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715004614133 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715004614133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715004614510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715004614699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715004614715 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715004617687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715004617687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715004617953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/file/SRAMC/SRAM/pro/MMU_pro/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715004619022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715004619022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715004621204 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715004621204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715004621204 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715004621314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715004621330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715004621502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715004621502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715004621628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715004622223 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/file/SRAMC/SRAM/pro/MMU_pro/output_files/MMU.fit.smsg " "Generated suppressed messages file D:/file/SRAMC/SRAM/pro/MMU_pro/output_files/MMU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715004622538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6522 " "Peak virtual memory: 6522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004622804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:10:22 2024 " "Processing ended: Mon May 06 22:10:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004622804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004622804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004622804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715004622804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715004623870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004623870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:10:23 2024 " "Processing started: Mon May 06 22:10:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004623870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715004623870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MMU -c MMU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715004623870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715004624105 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715004624357 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715004624372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004624466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:10:24 2024 " "Processing ended: Mon May 06 22:10:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004624466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004624466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004624466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715004624466 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715004625155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715004625719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004625719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:10:25 2024 " "Processing started: Mon May 06 22:10:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004625719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715004625719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MMU -c MMU " "Command: quartus_sta MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715004625719 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1715004625829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715004625954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715004625954 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1715004626001 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1715004626001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715004626127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MMU.sdc " "Synopsys Design Constraints File file not found: 'MMU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715004626142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715004626142 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rw_ena rw_ena " "create_clock -period 1.000 -name rw_ena rw_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715004626142 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715004626142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715004626142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715004626142 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715004626142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715004626158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715004626252 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715004626252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.407 " "Worst-case setup slack is -7.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.407           -3486.142 clk  " "   -7.407           -3486.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186             -12.423 rw_ena  " "   -3.186             -12.423 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.377 " "Worst-case hold slack is -0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.471 rw_ena  " "   -0.377              -0.471 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk  " "    0.332               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -577.000 clk  " "   -3.000            -577.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rw_ena  " "   -3.000              -3.000 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626268 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715004626331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715004626347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715004626644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715004626691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715004626707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715004626707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.589 " "Worst-case setup slack is -6.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.589           -3095.191 clk  " "   -6.589           -3095.191 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908             -11.008 rw_ena  " "   -2.908             -11.008 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.346 " "Worst-case hold slack is -0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -0.419 rw_ena  " "   -0.346              -0.419 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk  " "    0.284               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -577.000 clk  " "   -3.000            -577.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rw_ena  " "   -3.000              -3.000 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626723 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715004626802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715004626864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715004626880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715004626880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.465 " "Worst-case setup slack is -4.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.465           -2083.301 clk  " "   -4.465           -2083.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372              -4.827 rw_ena  " "   -1.372              -4.827 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.359 " "Worst-case hold slack is -0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.534 rw_ena  " "   -0.359              -0.534 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk  " "    0.139               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715004626896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -622.337 clk  " "   -3.000            -622.337 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.782 rw_ena  " "   -3.000              -3.782 rw_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715004626896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715004626896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715004627255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715004627255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004627303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:10:27 2024 " "Processing ended: Mon May 06 22:10:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004627303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004627303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004627303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715004627303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715004628340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004628340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:10:28 2024 " "Processing started: Mon May 06 22:10:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004628340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715004628340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MMU -c MMU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MMU -c MMU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715004628340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715004628684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_6_1200mv_85c_slow.vo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_6_1200mv_85c_slow.vo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004628887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_6_1200mv_0c_slow.vo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_6_1200mv_0c_slow.vo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004628966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_min_1200mv_0c_fast.vo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_min_1200mv_0c_fast.vo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU.vo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU.vo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_6_1200mv_85c_v_slow.sdo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_6_1200mv_85c_v_slow.sdo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_6_1200mv_0c_v_slow.sdo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_6_1200mv_0c_v_slow.sdo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_min_1200mv_0c_v_fast.sdo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_min_1200mv_0c_v_fast.sdo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MMU_v.sdo D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/ simulation " "Generated file MMU_v.sdo in folder \"D:/file/SRAMC/SRAM/pro/MMU_pro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715004629497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004629528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:10:29 2024 " "Processing ended: Mon May 06 22:10:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004629528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004629528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004629528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715004629528 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715004630125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715005404914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715005404914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:23:24 2024 " "Processing started: Mon May 06 22:23:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715005404914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715005404914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MMU -c MMU --netlist_type=sgate " "Command: quartus_npp MMU -c MMU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715005404914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1715005405086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715005405102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:23:25 2024 " "Processing ended: Mon May 06 22:23:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715005405102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715005405102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715005405102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1715005405102 ""}
