#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Fri Apr 03 18:44:33 PDT 2020
# hostname  : rsg20.stanford.edu
# pid       : 28814
# arguments : '-label' 'session_0' '-console' 'rsg20.stanford.edu:36793' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step0_fifo/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step0_fifo/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/aqed/memory_core_clean3/genesis_verif_step0_fifo/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f memory_core.flist mem_core_top_1.sv
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file ./doublebuffer_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./fifo_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./linebuffer_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./memory_core.sv
[-- (VERI-1482)] Analyzing Verilog file ./mem_unq1.v
[-- (VERI-1482)] Analyzing Verilog file ./sram_control_unq1.sv
[-- (VERI-1482)] Analyzing Verilog file ./sram_stub_unq1.v
[-- (VERI-1482)] Analyzing Verilog file ./aqed.v
[-- (VERI-1482)] Analyzing Verilog file ./mem_core_top_1.sv
[-- (VERI-1482)] Analyzing Verilog file ./concat_rtl.v
[-- (VERI-1482)] Analyzing Verilog file mem_core_top_1.sv
[WARN (VERI-1206)] mem_core_top_1.sv(169): overwriting previous definition of module mem_core_top
[INFO (VERI-2142)] mem_core_top_1.sv(169): previous definition of module mem_core_top is here
% elaborate -disable_auto_bbox -top mem_core_top
INFO (ISW003): Top module name is "mem_core_top".
[WARN (VERI-1927)] mem_core_top_1.sv(138): port read_mode remains unconnected for this instance
[WARN (VERI-1927)] mem_core_top_1.sv(141): port original_rsc_dat remains unconnected for this instance
[INFO (VERI-1018)] mem_core_top_1.sv(7): compiling module mem_core_top
[INFO (VERI-1018)] ./memory_core.sv(62): compiling module memory_core
[INFO (VERI-1018)] ./linebuffer_control_unq1.sv(55): compiling module linebuffer_control_unq1
[WARN (VERI-1209)] ./linebuffer_control_unq1.sv(87): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] ./fifo_control_unq1.sv(55): compiling module fifo_control_unq1
[INFO (VERI-1018)] ./sram_control_unq1.sv(56): compiling module sram_control_unq1
[INFO (VERI-1018)] ./doublebuffer_control_unq1.sv(58): compiling module doublebuffer_control_unq1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(159): expression size 17 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(233): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(234): expression size 16 truncated to fit in target size 9
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(244): expression size 32 truncated to fit in target size 16
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(286): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ./doublebuffer_control_unq1.sv(379): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] ./mem_unq1.v(53): compiling module mem_unq1
[INFO (VERI-1018)] ./sram_stub_unq1.v(54): compiling module sram_stub_unq1
[WARN (VERI-1330)] mem_core_top_1.sv(114): actual bit length 16 differs from formal bit length 32 for port stencil_width
[WARN (VERI-1330)] mem_core_top_1.sv(116): actual bit length 16 differs from formal bit length 32 for port starting_addr
[WARN (VERI-1330)] mem_core_top_1.sv(118): actual bit length 4 differs from formal bit length 32 for port dimensionality
[WARN (VERI-1330)] mem_core_top_1.sv(119): actual bit length 16 differs from formal bit length 32 for port stride_0
[WARN (VERI-1330)] mem_core_top_1.sv(120): actual bit length 16 differs from formal bit length 32 for port stride_1
[WARN (VERI-1330)] mem_core_top_1.sv(121): actual bit length 16 differs from formal bit length 32 for port stride_2
[WARN (VERI-1330)] mem_core_top_1.sv(122): actual bit length 16 differs from formal bit length 32 for port stride_3
[WARN (VERI-1330)] mem_core_top_1.sv(123): actual bit length 16 differs from formal bit length 32 for port stride_4
[WARN (VERI-1330)] mem_core_top_1.sv(124): actual bit length 16 differs from formal bit length 32 for port stride_5
[WARN (VERI-1330)] mem_core_top_1.sv(136): actual bit length 16 differs from formal bit length 13 for port depth
[WARN (VERI-9028)] mem_core_top_1.sv(138): missing/open ports on instance DUT of module memory_core
[INFO (VERI-1018)] ./concat_rtl.v(3157): compiling module aqed_top
[INFO (VERI-1018)] ./concat_rtl.v(87): compiling module aqed_top_core
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb010,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0101,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb0111,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01000,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(21): compiling module ccs_in_v1:(rscid=32'sb01001,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01010,width=32'sb010000)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01011,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01100,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01101,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01110,width=32'sb01)
[INFO (VERI-1018)] ./concat_rtl.v(54): compiling module ccs_out_v1:(rscid=32'sb01111,width=32'sb01)
[WARN (VERI-9028)] mem_core_top_1.sv(141): missing/open ports on instance aqed of module aqed_top
[INFO (VERI-8000)] mem_core_top_1.sv(150): Creating net aqed.seq_pointer
[INFO (VERI-8000)] mem_core_top_1.sv(154): Creating net aqed.insert_cond
[INFO (VERI-8000)] mem_core_top_1.sv(158): Creating net aqed.delete_cond
[WARN (VDB-1002)] mem_core_top_1.sv(10): net stencil_width[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(11): net arbitrary_addr does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(12): net starting_addr[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(13): net iter_cnt[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(14): net dimensionality[3] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(16): net stride_0[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(17): net stride_1[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(18): net stride_2[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(19): net stride_3[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(20): net stride_4[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(21): net stride_5[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(22): net range_0[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(23): net range_1[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(24): net range_2[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(25): net range_3[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(26): net range_4[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(27): net range_5[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(28): net circular_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(29): net almost_count[3] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(30): net enable_chain does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(31): net mode[1] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(32): net tile_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(33): net chain_idx[3] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(34): net depth[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(43): net clk_en does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(44): net flush does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(46): net addr_in[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(47): net ren_in does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(52): net chain_in[15] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(55): net chain_wen_in does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(57): net switch_db does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(64): net config_addr[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(65): net config_data[31] does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(66): net config_read does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(67): net config_write does not have a driver
[WARN (VDB-1002)] mem_core_top_1.sv(68): net config_en_sram[3] does not have a driver
[WARN (VDB-1013)] mem_core_top_1.sv(138): input port read_mode is not connected on this instance
[WARN (VDB-1013)] mem_core_top_1.sv(141): input port original_rsc_dat is not connected on this instance
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name mem_core_top
WARNING (WNL021): mem_core_top_1.sv(150): external reference "aqed.seq_pointer" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(154): external reference "aqed.insert_cond" remains unresolved and will be treated as a free net.
WARNING (WNL021): mem_core_top_1.sv(158): external reference "aqed.delete_cond" remains unresolved and will be treated as a free net.
mem_core_top
[<embedded>] % clock clk
[<embedded>] % reset -expression reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % set_engine_mode {Bm B}
[<embedded>] % prove -bg -property {<embedded>::mem_core_top.assert_qed_match}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Bm B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Bm B, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background (thread 0)
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
[<embedded>] % 
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2813 of 19246 design flops, 0 of 0 design latches, 7 of 7 internal elements.
WARNING (WPF042): A single property remains, and one of the engines "Ht", "Hts", "B", or "Bm" is already running. Ignoring "B".
Using multistage preprocessing
Starting reduce
Finished reduce in 0.302s
Performing Proof Simplification...
0.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Proof Simplification Iteration 1	[0.00 s]
0.0.Bm: Proof Simplification Iteration 2	[0.05 s]
0.0.Bm: Proof Simplification Iteration 3	[0.09 s]
0.0.Bm: Proof Simplification Iteration 4	[0.12 s]
Proof Simplification completed in 0.33 s
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 1
ProofGrid is starting event handling
0.0.Bm: Proofgrid shell started at 28981@rsg20.stanford.edu(local) jg_28814_rsg20.stanford.edu_1
0.0.Bm: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.14 s]
0.0.Bm: Trace Attempt  2	[0.27 s]
0.0.Bm: Trace Attempt  3	[0.45 s]
0.0.Bm: Trace Attempt  4	[0.69 s]
0.0.Bm: Trace Attempt  5	[0.91 s]
0.0.Bm: Trace Attempt  7	[1.27 s]
0.0.Bm: A trace with 7 cycles was found. [1.39 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 7 cycles was found for the property "mem_core_top.assert_qed_match" in 1.50 s.
0.0.Bm: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Bm: All properties determined. [1.46 s]
0.0.Bm: Exited with Success (@ 1.48 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
