Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 11 15:46:52 2020
| Host         : BenjiaH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_cpu_ps_wrapper_timing_summary_routed.rpt -pb mod_cpu_ps_wrapper_timing_summary_routed.pb -rpx mod_cpu_ps_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_cpu_ps_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: NCSSK_top_inst/zero_point_find_inst/data_input_en_reg3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.823        0.000                      0                 9260        0.029        0.000                      0                 9260        3.000        0.000                       0                  4884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                          ------------       ----------      --------------
NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}      10.000          100.000         
  sys_clk_clk_wiz_0                            {0.000 5.000}      10.000          100.000         
clk_fpga_0                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  
  sys_clk_clk_wiz_0                                  0.823        0.000                      0                 6496        0.029        0.000                      0                 6496        4.020        0.000                       0                  3497  
clk_fpga_0                                           4.184        0.000                      0                 2648        0.038        0.000                      0                 2648        4.020        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0         sys_clk_clk_wiz_0        1.662        0.000                      0                  121        0.490        0.000                      0                  121  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
  To Clock:  NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   NCSSK_top_inst/clock_dist_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_wiz_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 4.486ns (49.260%)  route 4.621ns (50.740%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.058     8.931    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X38Y81         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     9.492 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.523    10.015    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_24
    SLICE_X39Y82         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.725    10.740 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.740    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[25]
    SLICE_X39Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.471    11.471    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.104    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.062    11.563    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 4.476ns (49.423%)  route 4.581ns (50.577%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.058     8.931    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X38Y81         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     9.539 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.482    10.022    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_26
    SLICE_X40Y81         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.668    10.690 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.690    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X40Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.469    11.469    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.137    11.606    
                         clock uncertainty           -0.074    11.532    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.062    11.594    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         11.594    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 4.401ns (49.040%)  route 4.573ns (50.960%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 11.469 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.058     8.931    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X38Y81         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511     9.442 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.475     9.917    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_25
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.690    10.607 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[26].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.607    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[26]
    SLICE_X39Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.469    11.469    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.104    11.573    
                         clock uncertainty           -0.074    11.499    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    11.561    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 4.014ns (49.482%)  route 4.098ns (50.518%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.058     8.931    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X38Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.526 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.526    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.745 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.745    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X38Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.471    11.471    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.104    11.575    
                         clock uncertainty           -0.074    11.501    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.109    11.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 4.088ns (51.629%)  route 3.830ns (48.371%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.030 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[0]
                         net (fo=1, routed)           0.790     8.820    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_20
    SLICE_X39Y80         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.731     9.551 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.551    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[21]
    SLICE_X39Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.468    11.468    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X39Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.104    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.062    11.560    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                         11.560    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 3.682ns (47.440%)  route 4.079ns (52.560%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           1.039     8.912    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y82         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     9.394 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.394    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[24]
    SLICE_X40Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.471    11.471    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y82         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.137    11.608    
                         clock uncertainty           -0.074    11.534    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)        0.062    11.596    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 3.958ns (51.638%)  route 3.707ns (48.362%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 11.467 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.916 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[1]
                         net (fo=1, routed)           0.666     8.583    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_21
    SLICE_X36Y78         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.715     9.298 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.298    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X36Y78         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.467    11.467    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y78         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.104    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X36Y78         FDRE (Setup_fdre_C_D)        0.109    11.606    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 3.899ns (51.989%)  route 3.601ns (48.011%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.633     1.633    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X41Y76         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=98, routed)          0.781     2.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/i_no_async_controls.output_reg[1][28]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.994 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_neg_data_y_swap/inst_i_1/O
                         net (fo=9, routed)           0.616     3.610    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_27
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.247 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.247    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X38Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.842 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.854     5.696    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.276 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=2, routed)           0.789     7.065    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.645 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.645    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.873 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[2]
                         net (fo=1, routed)           0.560     8.434    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_18
    SLICE_X38Y80         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.699     9.133 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.133    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X38Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.468    11.468    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y80         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.104    11.572    
                         clock uncertainty           -0.074    11.498    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.109    11.607    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.518ns (7.754%)  route 6.163ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.641     1.641    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X38Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2063, routed)        6.163     8.322    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X50Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.465    11.465    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.004    11.469    
                         clock uncertainty           -0.074    11.394    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524    10.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 0.518ns (7.754%)  route 6.163ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.980     1.980    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.641     1.641    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X38Y81         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     2.159 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2063, routed)        6.163     8.322    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X50Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.465    11.465    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.004    11.469    
                         clock uncertainty           -0.074    11.394    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524    10.870    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  2.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.168%)  route 0.228ns (61.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.542     0.542    NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X52Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     0.683 r  NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[13]/Q
                         net (fo=1, routed)           0.228     0.911    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[37]
    SLICE_X47Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.812     0.812    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X47Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[18]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.075     0.882    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.184%)  route 0.177ns (40.816%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.545     0.545    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=3, routed)           0.177     0.862    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[8]
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.907 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.907    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.977 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.977    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X50Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.809     0.809    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     0.938    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.184%)  route 0.177ns (40.816%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.545     0.545    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y72         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=3, routed)           0.177     0.862    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X50Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.907 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.907    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.977 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.977    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X50Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.808     0.808    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.134     0.937    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.251ns (57.911%)  route 0.182ns (42.089%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.545     0.545    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y72         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=3, routed)           0.182     0.868    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[22]
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.913 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.913    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux_i_1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.978 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.978    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X50Y73         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.805     0.805    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y73         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.005     0.800    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.134     0.934    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.343%)  route 0.159ns (38.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.547     0.547    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y69         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.159     0.847    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X51Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.892 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.892    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.958 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.958    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X51Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.811     0.811    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.105     0.911    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (60.998%)  route 0.160ns (39.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.548     0.548    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y68         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.160     0.849    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X51Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.894 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.894    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.959 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.959    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X51Y67         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.812     0.812    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y67         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.105     0.912    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.270ns (61.699%)  route 0.168ns (38.301%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.543     0.543    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y73         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     0.684 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           0.168     0.851    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[26]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.980 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.980    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[27]
    SLICE_X50Y74         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.804     0.804    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y74         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism             -0.005     0.799    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.134     0.933    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.270ns (61.502%)  route 0.169ns (38.498%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.547     0.547    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y69         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.169     0.857    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[10]
    SLICE_X50Y70         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.986 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.986    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X50Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.809     0.809    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X50Y70         FDRE (Hold_fdre_C_D)         0.134     0.938    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (60.998%)  route 0.161ns (39.002%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.545     0.545    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=3, routed)           0.161     0.847    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[14]
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.045     0.892 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.892    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux_i_1_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.958 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.958    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X51Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.809     0.809    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X51Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.105     0.909    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - sys_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.270ns (60.788%)  route 0.174ns (39.212%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.672     0.672    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.546     0.546    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y70         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=3, routed)           0.174     0.861    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X50Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.990 r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.990    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X50Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.808     0.808    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y71         FDRE                                         r  NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.134     0.937    NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24      NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y25      NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y28      NCSSK_top_inst/phase_diff_times_kesai_inst/mult_inst/U0/i_mult/gDSP.gHYBRID.iHYBRID/single_mult.dsp_based.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y61     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y61     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y61     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y61     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y60     NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y61     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y61     NCSSK_top_inst/get_angle_inst/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y83     NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl2___i_nd_to_rdy_opt_has_pipe.i_pipe_r_0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y83     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl21___i_nd_to_rdy_opt_has_pipe.i_pipe_r_19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y83     NCSSK_top_inst/get_angle_inst/arctan/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl21___i_nd_to_rdy_opt_has_pipe.i_pipe_r_19/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81     NCSSK_top_inst/get_zero_diff_inst/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[25].pipe_reg[25][1]_srl24___i_nd_to_rdy_opt_has_pipe.i_pipe_r_22/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y70     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y72     NCSSK_top_inst/get_angle_inst/data_in_reg_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.936ns (34.428%)  route 3.687ns (65.572%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.737     3.031    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.123     6.488    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X43Y104        LUT5 (Prop_lut5_I3_O)        0.124     6.612 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           0.986     7.598    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X47Y103        LUT2 (Prop_lut2_I1_O)        0.152     7.750 r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.578     8.328    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X47Y104        LUT6 (Prop_lut6_I1_O)        0.326     8.654 r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.654    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[1]
    SLICE_X47Y104        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.652    12.831    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y104        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X47Y104        FDRE (Setup_fdre_C_D)        0.032    12.838    mod_cpu_ps_i/axi_gpio_angle_valid/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.145ns (25.899%)  route 3.276ns (74.101%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.844     3.138    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X38Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.478     3.616 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.087     4.703    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X39Y106        LUT6 (Prop_lut6_I0_O)        0.295     4.998 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.580     5.578    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X39Y103        LUT5 (Prop_lut5_I1_O)        0.124     5.702 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=3, routed)           0.324     6.026    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.150 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.304     6.453    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X37Y103        LUT5 (Prop_lut5_I4_O)        0.124     6.577 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.982     7.559    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.562    12.742    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    mod_cpu_ps_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.832ns (35.171%)  route 3.377ns (64.829%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.737     3.031    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.267     6.631    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y104        LUT5 (Prop_lut5_I3_O)        0.150     6.781 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.476     7.257    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y103        LUT5 (Prop_lut5_I2_O)        0.348     7.605 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.635     8.240    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.654    12.833    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.639    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.832ns (35.171%)  route 3.377ns (64.829%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.737     3.031    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.267     6.631    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y104        LUT5 (Prop_lut5_I3_O)        0.150     6.781 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.476     7.257    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y103        LUT5 (Prop_lut5_I2_O)        0.348     7.605 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.635     8.240    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.654    12.833    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.639    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.832ns (35.171%)  route 3.377ns (64.829%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.737     3.031    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.267     6.631    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y104        LUT5 (Prop_lut5_I3_O)        0.150     6.781 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.476     7.257    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y103        LUT5 (Prop_lut5_I2_O)        0.348     7.605 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.635     8.240    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.654    12.833    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.639    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.832ns (35.171%)  route 3.377ns (64.829%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.737     3.031    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.267     6.631    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X42Y104        LUT5 (Prop_lut5_I3_O)        0.150     6.781 r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.476     7.257    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X45Y103        LUT5 (Prop_lut5_I2_O)        0.348     7.605 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.635     8.240    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.654    12.833    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.639    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.054ns (21.588%)  route 3.828ns (78.412%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.700     2.994    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.464     4.914    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.146     5.060 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.835     5.895    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X36Y108        LUT5 (Prop_lut5_I0_O)        0.328     6.223 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.758     6.982    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X34Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.106 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.771     7.876    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.652    12.831    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.524    12.282    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.054ns (21.588%)  route 3.828ns (78.412%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.700     2.994    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.464     4.914    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.146     5.060 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.835     5.895    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X36Y108        LUT5 (Prop_lut5_I0_O)        0.328     6.223 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.758     6.982    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X34Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.106 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.771     7.876    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.652    12.831    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.524    12.282    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.054ns (21.588%)  route 3.828ns (78.412%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.700     2.994    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.464     4.914    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.146     5.060 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.835     5.895    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X36Y108        LUT5 (Prop_lut5_I0_O)        0.328     6.223 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.758     6.982    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X34Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.106 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.771     7.876    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.652    12.831    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.524    12.282    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.054ns (21.588%)  route 3.828ns (78.412%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.700     2.994    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          1.464     4.914    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X34Y106        LUT3 (Prop_lut3_I1_O)        0.146     5.060 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.835     5.895    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X36Y108        LUT5 (Prop_lut5_I0_O)        0.328     6.223 f  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0/O
                         net (fo=6, routed)           0.758     6.982    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2
    SLICE_X34Y106        LUT5 (Prop_lut5_I4_O)        0.124     7.106 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.771     7.876    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.652    12.831    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y108        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X36Y108        FDRE (Setup_fdre_C_R)       -0.524    12.282    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.227%)  route 0.118ns (41.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.641     0.977    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X34Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.118     1.259    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X34Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.826     1.192    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.064     1.221    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.812%)  route 0.147ns (47.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=1, routed)           0.147     1.286    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/gpio_io_o[31]
    SLICE_X38Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    mod_cpu_ps_i/axi_gpio_delay_point/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.810%)  route 0.253ns (64.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.635     0.971    mod_cpu_ps_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X51Y101        FDRE                                         r  mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  mod_cpu_ps_i/rst_ps7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.253     1.365    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X38Y101        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.911     1.277    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y101        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.039     1.238    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.059     1.297    mod_cpu_ps_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.656     0.992    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y101        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.272    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.930     1.296    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.114%)  route 0.192ns (47.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.192     1.331    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X36Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.376 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.376    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.120     1.276    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.641     0.977    mod_cpu_ps_i/axi_gpio_delay_point/U0/s_axi_aclk
    SLICE_X34Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  mod_cpu_ps_i/axi_gpio_delay_point/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.173     1.314    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[29]
    SLICE_X34Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.826     1.192    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.053     1.210    mod_cpu_ps_i/axi_gpio_delay_point/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.187%)  route 0.192ns (50.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.659     0.995    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.192     1.328    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X29Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.373 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.373    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.845     1.211    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.557     0.893    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.056     1.090    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.135 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.135    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1[10]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y97         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[10]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.120     1.026    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[10].reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.628%)  route 0.196ns (51.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[1]/Q
                         net (fo=1, routed)           0.196     1.312    mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.357 r  mod_cpu_ps_i/axi_gpio_angle/U0/gpio_core_1/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.357    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data[1]
    SLICE_X39Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.825     1.191    mod_cpu_ps_i/axi_gpio_angle/U0/s_axi_aclk
    SLICE_X39Y98         FDRE                                         r  mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    mod_cpu_ps_i/axi_gpio_angle/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.537%)  route 0.190ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.659     0.995    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.885     1.251    mod_cpu_ps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    mod_cpu_ps_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y106   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y106   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y106   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y106   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y101   mod_cpu_ps_i/axi_gpio_angle/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    mod_cpu_ps_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.456ns (7.623%)  route 5.526ns (92.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.526     9.119    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.456ns (7.623%)  route 5.526ns (92.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.526     9.119    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.456ns (7.623%)  route 5.526ns (92.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.526     9.119    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 0.456ns (7.623%)  route 5.526ns (92.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.526     9.119    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/SCLR
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/CLK
    SLICE_X35Y61         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X35Y61         FDRE (Setup_fdre_C_R)       -0.429    10.782    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.bypass_delay/dN.std_srl.shift_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTCTRL
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 0.456ns (8.015%)  route 5.234ns (91.985%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.234     8.827    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTCTRL
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTCTRL)
                                                     -0.469    10.831    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.456ns (8.186%)  route 5.114ns (91.814%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.114     8.707    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    10.757    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTALUMODE
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.456ns (8.016%)  route 5.233ns (91.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.233     8.826    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTALUMODE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTALUMODE)
                                                     -0.411    10.889    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.456ns (8.186%)  route 5.114ns (91.814%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         5.114     8.707    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/SCLR
    DSP48_X2Y25          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.564    11.564    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X2Y25          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.000    11.564    
                         clock uncertainty           -0.266    11.298    
    DSP48_X2Y25          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    10.791    NCSSK_top_inst/get_angle_inst/Sub_module/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         10.791    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.456ns (8.415%)  route 4.963ns (91.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         4.963     8.556    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/SCLR
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.566    11.566    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/CLK
    DSP48_X2Y24          DSP48E1                                      r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.266    11.300    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.270    11.030    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.456ns (9.140%)  route 4.533ns (90.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.843     3.137    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         4.533     8.126    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/SCLR
    SLICE_X36Y60         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        1.770    11.770    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        1.477    11.477    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/CLK
    SLICE_X36Y60         FDRE                                         r  NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.266    11.211    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.524    10.687    NCSSK_top_inst/get_angle_inst/Mul_module/U0/i_mult/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.029%)  route 0.446ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.446     1.561    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y92         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.029%)  route 0.446ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.446     1.561    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y92         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.029%)  route 0.446ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.446     1.561    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y92         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y92         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.148ns (21.210%)  route 0.550ns (78.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.639     0.975    mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  mod_cpu_ps_i/axi_gpio_data_in_ena/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.550     1.673    NCSSK_top_inst/zero_point_find_inst/data_in_ena[0]
    SLICE_X34Y83         SRL16E                                       r  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.818     0.818    NCSSK_top_inst/zero_point_find_inst/sys_clk
    SLICE_X34Y83         SRL16E                                       r  NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2/CLK
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.266     1.084    
    SLICE_X34Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.147    NCSSK_top_inst/zero_point_find_inst/data_input_en_reg2_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.672%)  route 0.510ns (78.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.510     1.625    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y91         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.672%)  route 0.510ns (78.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.510     1.625    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y91         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.672%)  route 0.510ns (78.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.510     1.625    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.823     0.823    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y91         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y91         FDRE (Hold_fdre_C_R)        -0.018     1.071    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.806%)  route 0.651ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.651     1.766    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.822     0.822    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X46Y88         FDRE (Hold_fdre_C_R)         0.009     1.097    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.806%)  route 0.651ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.651     1.766    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.822     0.822    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X46Y88         FDRE (Hold_fdre_C_R)         0.009     1.097    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.806%)  route 0.651ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.638     0.974    mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y103        FDRE                                         r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  mod_cpu_ps_i/axi_gpio_sys_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=140, routed)         0.651     1.766    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  mod_cpu_ps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1384, routed)        0.945     0.945    NCSSK_top_inst/clock_dist_inst/inst/clk_in_PS
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  NCSSK_top_inst/clock_dist_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  NCSSK_top_inst/clock_dist_inst/inst/clkout1_buf/O
                         net (fo=3495, routed)        0.822     0.822    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X46Y88         FDRE                                         r  NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X46Y88         FDRE (Hold_fdre_C_R)         0.009     1.097    NCSSK_top_inst/get_angle_inst/add/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.669    





