#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-f' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/../../cv32e40p_fpu_manifest.flist' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/include/perturbation_pkg.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_random_interrupt_generator.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/dp_ram.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/tb_top.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/cv32e40p_tb_subsystem.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_rvalid_stall.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/riscv_gnt_stall.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/amo_shim.sv' '/home/s329514/TestingAssignment/cv32e40p_assignments/example_tb/core/mm_ram.sv' '-sverilog' '-full64' '-timescale=1ns/1ns' '-suppress=TFIPC' '-top' 'tb_top'  -static_dbgen_only -daidir=$1 2>&1
