
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/tools/xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/tools/xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Tsunami' on host 'westlife' (Windows NT_amd64 version 6.2) on Sat Apr 20 16:40:24 +0800 2024
INFO: [HLS 200-10] In directory 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_frmbuf_wr_0_1_synth_1'
INFO: [HLS 200-10] Creating and opening project 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_frmbuf_wr_0_1_synth_1/zcu106_hdmi_platform_v_frmbuf_wr_0_1'.
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-10] Adding design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_frmbuf_wr_0_1_synth_1/zcu106_hdmi_platform_v_frmbuf_wr_0_1/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.013ns.
INFO: [HLS 200-10] Analyzing design file 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 102.211 ; gain = 45.598
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 102.211 ; gain = 45.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >.1' into 'hls::AXIGetBitFields<48, ap_uint<8> >' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:202).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:203).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 133.762 ; gain = 77.148
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:453: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 154.180 ; gain = 97.566
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:445) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:529) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:178) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:448) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:451) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:532) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:535) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.2.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:537) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:544) in function 'MultiPixStream2Bytes' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:194) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:196) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_wr' , detected/extracted 5 process function(s): 
	 'Block_._crit_edge24_proc'
	 'AXIvideo2MultiPixStream'
	 'Block_._crit_edge246_proc'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:514:86) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:525:23) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tools/xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:177:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 200.633 ; gain = 144.020
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge24_proc' to 'Block_._crit_edge24_' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge246_proc' to 'Block_._crit_edge246' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_frmbuf_wr_0_1/src/v_frmbuf_wr.cpp:49:9)
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'dstImg.V'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'dstImg.V'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge24_4' to 'Block_._crit_edge24_' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 259.602 ; gain = 202.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge24_' to 'Block_crit_edge24_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge246' to 'Block_crit_edge246'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge24_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.298 seconds; current allocated memory: 206.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 206.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 206.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 206.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 207.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 207.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge246'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 207.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 207.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_RGB8_YUV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.948 seconds; current allocated memory: 210.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.135 seconds; current allocated memory: 212.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.978 seconds; current allocated memory: 213.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 214.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.857 seconds; current allocated memory: 214.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 215.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge24_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_crit_edge24_s_BYTES_PER_PIXEL' to 'Block_crit_edge24bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_crit_edge24_s_MEMORY2LIVE' to 'Block_crit_edge24cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge24_s'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 215.828 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 216.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 217.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge246'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_frmbuf_wr_mul_mul_16s_16s_16_1_1' to 'v_frmbuf_wr_mul_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge246'.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 217.385 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_frmbuf_wr_mul_mul_15ns_13ns_28_1_1' to 'v_frmbuf_wr_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_meOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 220.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111]  Elapsed time: 6.227 seconds; current allocated memory: 223.793 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111]  Elapsed time: 1.548 seconds; current allocated memory: 225.049 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'zcu106_hdmi_platform_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom' using distributed ROMs.
ERROR: [IMPL 213-66] The file name(s) for 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_v_frmbuf_wr_0_1_synth_1/zcu106_hdmi_platform_v_frmbuf_wr_0_1/prj/.autopilot/db/coregen/rom_mem_1/zcu106_hdmi_platform_v_frmbuf_wr_0_1_Block_crit_edge24bkb_rom.vhd' would be too long for the destination folder. You can shorten the file name and try again, or try a location that has a shorter path.
INFO: [HLS 200-112] Total elapsed time: 70.69 seconds; peak allocated memory: 225.049 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 20 16:41:34 2024...
