
11_AUTO_CAR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004e  00800100  000014d4  00001568  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000066b  0080014e  0080014e  000015b6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015b6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001614  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001e8  00000000  00000000  00001654  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001acb  00000000  00000000  0000183c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010c7  00000000  00000000  00003307  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f2d  00000000  00000000  000043ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004c0  00000000  00000000  000052fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007bd  00000000  00000000  000057bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a25  00000000  00000000  00005f79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000168  00000000  00000000  0000699e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	77 c0       	rjmp	.+238    	; 0xf0 <__ctors_end>
       2:	00 00       	nop
       4:	93 c0       	rjmp	.+294    	; 0x12c <__bad_interrupt>
       6:	00 00       	nop
       8:	91 c0       	rjmp	.+290    	; 0x12c <__bad_interrupt>
       a:	00 00       	nop
       c:	8f c0       	rjmp	.+286    	; 0x12c <__bad_interrupt>
       e:	00 00       	nop
      10:	8d c0       	rjmp	.+282    	; 0x12c <__bad_interrupt>
      12:	00 00       	nop
      14:	2d c4       	rjmp	.+2138   	; 0x870 <__vector_5>
      16:	00 00       	nop
      18:	78 c4       	rjmp	.+2288   	; 0x90a <__vector_6>
      1a:	00 00       	nop
      1c:	c3 c4       	rjmp	.+2438   	; 0x9a4 <__vector_7>
      1e:	00 00       	nop
      20:	85 c0       	rjmp	.+266    	; 0x12c <__bad_interrupt>
      22:	00 00       	nop
      24:	83 c0       	rjmp	.+262    	; 0x12c <__bad_interrupt>
      26:	00 00       	nop
      28:	81 c0       	rjmp	.+258    	; 0x12c <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7f c0       	rjmp	.+254    	; 0x12c <__bad_interrupt>
      2e:	00 00       	nop
      30:	7d c0       	rjmp	.+250    	; 0x12c <__bad_interrupt>
      32:	00 00       	nop
      34:	7b c0       	rjmp	.+246    	; 0x12c <__bad_interrupt>
      36:	00 00       	nop
      38:	79 c0       	rjmp	.+242    	; 0x12c <__bad_interrupt>
      3a:	00 00       	nop
      3c:	77 c0       	rjmp	.+238    	; 0x12c <__bad_interrupt>
      3e:	00 00       	nop
      40:	ee c1       	rjmp	.+988    	; 0x41e <__vector_16>
      42:	00 00       	nop
      44:	73 c0       	rjmp	.+230    	; 0x12c <__bad_interrupt>
      46:	00 00       	nop
      48:	3e c3       	rjmp	.+1660   	; 0x6c6 <__vector_18>
      4a:	00 00       	nop
      4c:	6f c0       	rjmp	.+222    	; 0x12c <__bad_interrupt>
      4e:	00 00       	nop
      50:	6d c0       	rjmp	.+218    	; 0x12c <__bad_interrupt>
      52:	00 00       	nop
      54:	6b c0       	rjmp	.+214    	; 0x12c <__bad_interrupt>
      56:	00 00       	nop
      58:	69 c0       	rjmp	.+210    	; 0x12c <__bad_interrupt>
      5a:	00 00       	nop
      5c:	67 c0       	rjmp	.+206    	; 0x12c <__bad_interrupt>
      5e:	00 00       	nop
      60:	65 c0       	rjmp	.+202    	; 0x12c <__bad_interrupt>
      62:	00 00       	nop
      64:	63 c0       	rjmp	.+198    	; 0x12c <__bad_interrupt>
      66:	00 00       	nop
      68:	61 c0       	rjmp	.+194    	; 0x12c <__bad_interrupt>
      6a:	00 00       	nop
      6c:	5f c0       	rjmp	.+190    	; 0x12c <__bad_interrupt>
      6e:	00 00       	nop
      70:	5d c0       	rjmp	.+186    	; 0x12c <__bad_interrupt>
      72:	00 00       	nop
      74:	5b c0       	rjmp	.+182    	; 0x12c <__bad_interrupt>
      76:	00 00       	nop
      78:	b8 c3       	rjmp	.+1904   	; 0x7ea <__vector_30>
      7a:	00 00       	nop
      7c:	57 c0       	rjmp	.+174    	; 0x12c <__bad_interrupt>
      7e:	00 00       	nop
      80:	55 c0       	rjmp	.+170    	; 0x12c <__bad_interrupt>
      82:	00 00       	nop
      84:	53 c0       	rjmp	.+166    	; 0x12c <__bad_interrupt>
      86:	00 00       	nop
      88:	51 c0       	rjmp	.+162    	; 0x12c <__bad_interrupt>
      8a:	00 00       	nop
      8c:	fb 01       	movw	r30, r22
      8e:	08 02       	muls	r16, r24
      90:	08 02       	muls	r16, r24
      92:	08 02       	muls	r16, r24
      94:	f7 01       	movw	r30, r14
      96:	08 02       	muls	r16, r24
      98:	08 02       	muls	r16, r24
      9a:	08 02       	muls	r16, r24
      9c:	08 02       	muls	r16, r24
      9e:	08 02       	muls	r16, r24
      a0:	ff 01       	movw	r30, r30
      a2:	08 02       	muls	r16, r24
      a4:	08 02       	muls	r16, r24
      a6:	08 02       	muls	r16, r24
      a8:	08 02       	muls	r16, r24
      aa:	08 02       	muls	r16, r24
      ac:	03 02       	muls	r16, r19
      ae:	07 02       	muls	r16, r23
      b0:	08 02       	muls	r16, r24
      b2:	08 02       	muls	r16, r24
      b4:	08 02       	muls	r16, r24
      b6:	08 02       	muls	r16, r24
      b8:	08 02       	muls	r16, r24
      ba:	08 02       	muls	r16, r24
      bc:	08 02       	muls	r16, r24
      be:	08 02       	muls	r16, r24
      c0:	08 02       	muls	r16, r24
      c2:	08 02       	muls	r16, r24
      c4:	08 02       	muls	r16, r24
      c6:	08 02       	muls	r16, r24
      c8:	08 02       	muls	r16, r24
      ca:	08 02       	muls	r16, r24
      cc:	fb 01       	movw	r30, r22
      ce:	08 02       	muls	r16, r24
      d0:	08 02       	muls	r16, r24
      d2:	08 02       	muls	r16, r24
      d4:	f7 01       	movw	r30, r14
      d6:	08 02       	muls	r16, r24
      d8:	08 02       	muls	r16, r24
      da:	08 02       	muls	r16, r24
      dc:	08 02       	muls	r16, r24
      de:	08 02       	muls	r16, r24
      e0:	ff 01       	movw	r30, r30
      e2:	08 02       	muls	r16, r24
      e4:	08 02       	muls	r16, r24
      e6:	08 02       	muls	r16, r24
      e8:	08 02       	muls	r16, r24
      ea:	08 02       	muls	r16, r24
      ec:	03 02       	muls	r16, r19
      ee:	07 02       	muls	r16, r23

000000f0 <__ctors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	d0 e1       	ldi	r29, 0x10	; 16
      f8:	de bf       	out	0x3e, r29	; 62
      fa:	cd bf       	out	0x3d, r28	; 61

000000fc <__do_copy_data>:
      fc:	11 e0       	ldi	r17, 0x01	; 1
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b1 e0       	ldi	r27, 0x01	; 1
     102:	e4 ed       	ldi	r30, 0xD4	; 212
     104:	f4 e1       	ldi	r31, 0x14	; 20
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	ae 34       	cpi	r26, 0x4E	; 78
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	27 e0       	ldi	r18, 0x07	; 7
     118:	ae e4       	ldi	r26, 0x4E	; 78
     11a:	b1 e0       	ldi	r27, 0x01	; 1
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	a9 3b       	cpi	r26, 0xB9	; 185
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>
     126:	d1 d1       	rcall	.+930    	; 0x4ca <main>
     128:	0c 94 68 0a 	jmp	0x14d0	; 0x14d0 <_exit>

0000012c <__bad_interrupt>:
     12c:	69 cf       	rjmp	.-302    	; 0x0 <__vectors>

0000012e <init_button>:

int button0_state = 0;

void init_button(void)
{
	BUTTON_DDR &= ~(1 << BUTTON0PIN /*| 1 << BUTTON1PIN | 1 << BUTTON2PIN | 1 << BUTTON3PIN*/);
     12e:	8a b3       	in	r24, 0x1a	; 26
     130:	8f 7b       	andi	r24, 0xBF	; 191
     132:	8a bb       	out	0x1a, r24	; 26
     134:	08 95       	ret

00000136 <get_button>:

	static unsigned char button_status[BUTTON_NUMBER] =
	{BUTTON_RELEASE/*, BUTTON_RELEASE, BUTTON_RELEASE, BUTTON_RELEASE*/}; // 지역변수에 static을 선언하면 전역변수처럼 활용가능
	//
	
	current_state = BUTTON_PIN & (1 << button_pin); // 버튼을 읽는다.
     136:	29 b3       	in	r18, 0x19	; 25
     138:	42 2f       	mov	r20, r18
     13a:	50 e0       	ldi	r21, 0x00	; 0
     13c:	21 e0       	ldi	r18, 0x01	; 1
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	02 c0       	rjmp	.+4      	; 0x146 <get_button+0x10>
     142:	22 0f       	add	r18, r18
     144:	33 1f       	adc	r19, r19
     146:	6a 95       	dec	r22
     148:	e2 f7       	brpl	.-8      	; 0x142 <get_button+0xc>
     14a:	24 23       	and	r18, r20
     14c:	35 23       	and	r19, r21
	if (current_state && button_status[button_num] == BUTTON_RELEASE) // 버튼이 처음 눌려진 상태.
     14e:	21 15       	cp	r18, r1
     150:	31 05       	cpc	r19, r1
     152:	b9 f0       	breq	.+46     	; 0x182 <get_button+0x4c>
     154:	fc 01       	movw	r30, r24
     156:	e2 5b       	subi	r30, 0xB2	; 178
     158:	fe 4f       	sbci	r31, 0xFE	; 254
     15a:	40 81       	ld	r20, Z
     15c:	41 11       	cpse	r20, r1
     15e:	11 c0       	rjmp	.+34     	; 0x182 <get_button+0x4c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     160:	2f ef       	ldi	r18, 0xFF	; 255
     162:	3d ee       	ldi	r19, 0xED	; 237
     164:	42 e0       	ldi	r20, 0x02	; 2
     166:	21 50       	subi	r18, 0x01	; 1
     168:	30 40       	sbci	r19, 0x00	; 0
     16a:	40 40       	sbci	r20, 0x00	; 0
     16c:	e1 f7       	brne	.-8      	; 0x166 <get_button+0x30>
     16e:	00 c0       	rjmp	.+0      	; 0x170 <get_button+0x3a>
     170:	00 00       	nop
	{
		_delay_ms(60); // noise가 지나가기를 기다린다.
		button_status[button_num] = BUTTON_PRESS; // 처음 눌려진 상태가 아니다
     172:	fc 01       	movw	r30, r24
     174:	e2 5b       	subi	r30, 0xB2	; 178
     176:	fe 4f       	sbci	r31, 0xFE	; 254
     178:	21 e0       	ldi	r18, 0x01	; 1
     17a:	20 83       	st	Z, r18
		return 0; // 아직은 완전히 눌렀다 땐 상태가 아니다.
     17c:	80 e0       	ldi	r24, 0x00	; 0
     17e:	90 e0       	ldi	r25, 0x00	; 0
     180:	08 95       	ret
		
	}
	else if (button_status[button_num] == BUTTON_PRESS && current_state == BUTTON_RELEASE)
     182:	fc 01       	movw	r30, r24
     184:	e2 5b       	subi	r30, 0xB2	; 178
     186:	fe 4f       	sbci	r31, 0xFE	; 254
     188:	40 81       	ld	r20, Z
     18a:	41 30       	cpi	r20, 0x01	; 1
     18c:	91 f4       	brne	.+36     	; 0x1b2 <get_button+0x7c>
     18e:	23 2b       	or	r18, r19
     190:	99 f4       	brne	.+38     	; 0x1b8 <get_button+0x82>
	{	// 버튼이 이전에 눌려진 상태였으며 현재는 떼어진 상태이면
		button_status[button_num] = BUTTON_RELEASE; // 다음 버튼을 체크 하기위해서 초기화
     192:	fc 01       	movw	r30, r24
     194:	e2 5b       	subi	r30, 0xB2	; 178
     196:	fe 4f       	sbci	r31, 0xFE	; 254
     198:	10 82       	st	Z, r1
     19a:	8f ef       	ldi	r24, 0xFF	; 255
     19c:	9d ee       	ldi	r25, 0xED	; 237
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	81 50       	subi	r24, 0x01	; 1
     1a2:	90 40       	sbci	r25, 0x00	; 0
     1a4:	20 40       	sbci	r18, 0x00	; 0
     1a6:	e1 f7       	brne	.-8      	; 0x1a0 <get_button+0x6a>
     1a8:	00 c0       	rjmp	.+0      	; 0x1aa <get_button+0x74>
     1aa:	00 00       	nop
		_delay_ms(60); // 뗀 상태의 noise가 지나가기를 기다린다.
		return 1; // 완전히 1번 눌렀다 땐 상태로 인정
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	90 e0       	ldi	r25, 0x00	; 0
     1b0:	08 95       	ret
	}
	
	return 0; // 버튼이 open 상태
     1b2:	80 e0       	ldi	r24, 0x00	; 0
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	08 95       	ret
     1b8:	80 e0       	ldi	r24, 0x00	; 0
     1ba:	90 e0       	ldi	r25, 0x00	; 0
}
     1bc:	08 95       	ret

000001be <auto_mode_check>:

void auto_mode_check(void)
{
	if (get_button(BUTTON0, BUTTON0PIN))
     1be:	66 e0       	ldi	r22, 0x06	; 6
     1c0:	70 e0       	ldi	r23, 0x00	; 0
     1c2:	80 e0       	ldi	r24, 0x00	; 0
     1c4:	90 e0       	ldi	r25, 0x00	; 0
     1c6:	b7 df       	rcall	.-146    	; 0x136 <get_button>
     1c8:	89 2b       	or	r24, r25
     1ca:	71 f0       	breq	.+28     	; 0x1e8 <auto_mode_check+0x2a>
	{
		button0_state = !button0_state;
     1cc:	81 e0       	ldi	r24, 0x01	; 1
     1ce:	90 e0       	ldi	r25, 0x00	; 0
     1d0:	20 91 52 01 	lds	r18, 0x0152	; 0x800152 <button0_state>
     1d4:	30 91 53 01 	lds	r19, 0x0153	; 0x800153 <button0_state+0x1>
     1d8:	23 2b       	or	r18, r19
     1da:	11 f0       	breq	.+4      	; 0x1e0 <auto_mode_check+0x22>
     1dc:	80 e0       	ldi	r24, 0x00	; 0
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	90 93 53 01 	sts	0x0153, r25	; 0x800153 <button0_state+0x1>
     1e4:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <button0_state>
	}
	
	if (button0_state)
     1e8:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <button0_state>
     1ec:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <button0_state+0x1>
     1f0:	89 2b       	or	r24, r25
     1f2:	39 f0       	breq	.+14     	; 0x202 <auto_mode_check+0x44>
	{
		AUTO_RUN_LED_PORT |= 1 << AUTO_RUN_LED_PIN; // LED ON
     1f4:	e5 e6       	ldi	r30, 0x65	; 101
     1f6:	f0 e0       	ldi	r31, 0x00	; 0
     1f8:	80 81       	ld	r24, Z
     1fa:	88 60       	ori	r24, 0x08	; 8
		auto_start();
     1fc:	80 83       	st	Z, r24
     1fe:	eb d1       	rcall	.+982    	; 0x5d6 <auto_start>
     200:	06 c0       	rjmp	.+12     	; 0x20e <auto_mode_check+0x50>
	}
	else
	{
		AUTO_RUN_LED_PORT &= ~(1 << AUTO_RUN_LED_PIN); // LED OFF
     202:	e5 e6       	ldi	r30, 0x65	; 101
     204:	f0 e0       	ldi	r31, 0x00	; 0
     206:	80 81       	ld	r24, Z
     208:	87 7f       	andi	r24, 0xF7	; 247
		stop();
     20a:	80 83       	st	Z, r24
     20c:	d7 d1       	rcall	.+942    	; 0x5bc <stop>
	}
	func_state = AUTO_MODE;
     20e:	83 e0       	ldi	r24, 0x03	; 3
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	90 93 5b 01 	sts	0x015B, r25	; 0x80015b <func_state+0x1>
     216:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <func_state>
     21a:	08 95       	ret

0000021c <fnd_display>:
}



void fnd_display(void)
{
     21c:	cf 93       	push	r28
     21e:	df 93       	push	r29
     220:	cd b7       	in	r28, 0x3d	; 61
     222:	de b7       	in	r29, 0x3e	; 62
     224:	2b 97       	sbiw	r28, 0x0b	; 11
     226:	0f b6       	in	r0, 0x3f	; 63
     228:	f8 94       	cli
     22a:	de bf       	out	0x3e, r29	; 62
     22c:	0f be       	out	0x3f, r0	; 63
     22e:	cd bf       	out	0x3d, r28	; 61
#if 0 // common anode
						 // 0     1     2     3     4     5     6     7     8     9     .
	uint8_t fnd_font[] = {0xc0, 0xf9, 0xa4, 0xb0, 0x99, 0x92, 0x82, 0xd8, 0x80, 0x90, 0x7f};
#else // common cathod
						  // 0      1      2      3      4      5      6      7      8      9      .
	uint8_t fnd_font[] = {~0xc0, ~0xf9, ~0xa4, ~0xb0, ~0x99, ~0x92, ~0x82, ~0xd8, ~0x80, ~0x90, ~0x7f};
     230:	8b e0       	ldi	r24, 0x0B	; 11
     232:	e6 e1       	ldi	r30, 0x16	; 22
     234:	f1 e0       	ldi	r31, 0x01	; 1
     236:	de 01       	movw	r26, r28
     238:	11 96       	adiw	r26, 0x01	; 1
     23a:	01 90       	ld	r0, Z+
     23c:	0d 92       	st	X+, r0
     23e:	8a 95       	dec	r24
     240:	e1 f7       	brne	.-8      	; 0x23a <fnd_display+0x1e>
#endif

	static int digit_select = 0; // 자리수 선택 변수 0~3   static : 전역변수처럼 작동

	switch(digit_select)
     242:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <digit_select.1777>
     246:	90 91 55 01 	lds	r25, 0x0155	; 0x800155 <digit_select.1777+0x1>
     24a:	81 30       	cpi	r24, 0x01	; 1
     24c:	91 05       	cpc	r25, r1
     24e:	29 f1       	breq	.+74     	; 0x29a <fnd_display+0x7e>
     250:	1c f4       	brge	.+6      	; 0x258 <fnd_display+0x3c>
     252:	89 2b       	or	r24, r25
     254:	49 f0       	breq	.+18     	; 0x268 <fnd_display+0x4c>
     256:	99 c0       	rjmp	.+306    	; 0x38a <fnd_display+0x16e>
     258:	82 30       	cpi	r24, 0x02	; 2
     25a:	91 05       	cpc	r25, r1
     25c:	09 f4       	brne	.+2      	; 0x260 <fnd_display+0x44>
     25e:	3d c0       	rjmp	.+122    	; 0x2da <fnd_display+0xbe>
     260:	03 97       	sbiw	r24, 0x03	; 3
     262:	09 f4       	brne	.+2      	; 0x266 <fnd_display+0x4a>
     264:	73 c0       	rjmp	.+230    	; 0x34c <fnd_display+0x130>
     266:	91 c0       	rjmp	.+290    	; 0x38a <fnd_display+0x16e>
	{
		case 0 :
#if 0 // common anode
			FND_DIGIT_PORT = 0x80;
#else // common cathod
			FND_DIGIT_PORT = ~0x80;
     268:	8f e7       	ldi	r24, 0x7F	; 127
     26a:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
#endif
			FND_DATA_PORT = fnd_font[sec_count % 10];   // 0~9초
     26e:	60 91 56 01 	lds	r22, 0x0156	; 0x800156 <sec_count>
     272:	70 91 57 01 	lds	r23, 0x0157	; 0x800157 <sec_count+0x1>
     276:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sec_count+0x2>
     27a:	90 91 59 01 	lds	r25, 0x0159	; 0x800159 <sec_count+0x3>
     27e:	2a e0       	ldi	r18, 0x0A	; 10
     280:	30 e0       	ldi	r19, 0x00	; 0
     282:	40 e0       	ldi	r20, 0x00	; 0
     284:	50 e0       	ldi	r21, 0x00	; 0
     286:	25 d6       	rcall	.+3146   	; 0xed2 <__udivmodsi4>
     288:	e1 e0       	ldi	r30, 0x01	; 1
     28a:	f0 e0       	ldi	r31, 0x00	; 0
     28c:	ec 0f       	add	r30, r28
     28e:	fd 1f       	adc	r31, r29
     290:	e6 0f       	add	r30, r22
     292:	f7 1f       	adc	r31, r23
     294:	80 81       	ld	r24, Z
     296:	85 bb       	out	0x15, r24	; 21
		break;
     298:	78 c0       	rjmp	.+240    	; 0x38a <fnd_display+0x16e>

		case 1 :
#if 0 // common anode
		FND_DIGIT_PORT = 0x40;
#else // common cathod
		FND_DIGIT_PORT = ~0x40;
     29a:	8f eb       	ldi	r24, 0xBF	; 191
     29c:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
#endif
		FND_DATA_PORT = fnd_font[sec_count / 10 % 6]; // 10단위 초
     2a0:	60 91 56 01 	lds	r22, 0x0156	; 0x800156 <sec_count>
     2a4:	70 91 57 01 	lds	r23, 0x0157	; 0x800157 <sec_count+0x1>
     2a8:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sec_count+0x2>
     2ac:	90 91 59 01 	lds	r25, 0x0159	; 0x800159 <sec_count+0x3>
     2b0:	2a e0       	ldi	r18, 0x0A	; 10
     2b2:	30 e0       	ldi	r19, 0x00	; 0
     2b4:	40 e0       	ldi	r20, 0x00	; 0
     2b6:	50 e0       	ldi	r21, 0x00	; 0
     2b8:	0c d6       	rcall	.+3096   	; 0xed2 <__udivmodsi4>
     2ba:	ca 01       	movw	r24, r20
     2bc:	b9 01       	movw	r22, r18
     2be:	26 e0       	ldi	r18, 0x06	; 6
     2c0:	30 e0       	ldi	r19, 0x00	; 0
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	50 e0       	ldi	r21, 0x00	; 0
     2c6:	05 d6       	rcall	.+3082   	; 0xed2 <__udivmodsi4>
     2c8:	e1 e0       	ldi	r30, 0x01	; 1
     2ca:	f0 e0       	ldi	r31, 0x00	; 0
     2cc:	ec 0f       	add	r30, r28
     2ce:	fd 1f       	adc	r31, r29
     2d0:	e6 0f       	add	r30, r22
     2d2:	f7 1f       	adc	r31, r23
     2d4:	80 81       	ld	r24, Z
     2d6:	85 bb       	out	0x15, r24	; 21
		break;
     2d8:	58 c0       	rjmp	.+176    	; 0x38a <fnd_display+0x16e>
			FND_DATA_PORT = fnd_font[sec_count / 60 % 10] & fnd_font[10]; // 1단위 분
		else
			FND_DATA_PORT = fnd_font[sec_count / 60 % 10]; // 1단위 분
		break;
#else // common cathod
		FND_DIGIT_PORT = ~0x20;
     2da:	8f ed       	ldi	r24, 0xDF	; 223
     2dc:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
		if (sec_count % 2 == 1)
     2e0:	60 91 56 01 	lds	r22, 0x0156	; 0x800156 <sec_count>
     2e4:	70 91 57 01 	lds	r23, 0x0157	; 0x800157 <sec_count+0x1>
     2e8:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sec_count+0x2>
     2ec:	90 91 59 01 	lds	r25, 0x0159	; 0x800159 <sec_count+0x3>
     2f0:	60 ff       	sbrs	r22, 0
     2f2:	17 c0       	rjmp	.+46     	; 0x322 <fnd_display+0x106>
			FND_DATA_PORT = fnd_font[sec_count / 60 % 10] | fnd_font[10]; // 1단위 분
     2f4:	2c e3       	ldi	r18, 0x3C	; 60
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	40 e0       	ldi	r20, 0x00	; 0
     2fa:	50 e0       	ldi	r21, 0x00	; 0
     2fc:	ea d5       	rcall	.+3028   	; 0xed2 <__udivmodsi4>
     2fe:	ca 01       	movw	r24, r20
     300:	b9 01       	movw	r22, r18
     302:	2a e0       	ldi	r18, 0x0A	; 10
     304:	30 e0       	ldi	r19, 0x00	; 0
     306:	40 e0       	ldi	r20, 0x00	; 0
     308:	50 e0       	ldi	r21, 0x00	; 0
     30a:	e3 d5       	rcall	.+3014   	; 0xed2 <__udivmodsi4>
     30c:	e1 e0       	ldi	r30, 0x01	; 1
     30e:	f0 e0       	ldi	r31, 0x00	; 0
     310:	ec 0f       	add	r30, r28
     312:	fd 1f       	adc	r31, r29
     314:	e6 0f       	add	r30, r22
     316:	f7 1f       	adc	r31, r23
     318:	90 81       	ld	r25, Z
     31a:	8b 85       	ldd	r24, Y+11	; 0x0b
     31c:	89 2b       	or	r24, r25
     31e:	85 bb       	out	0x15, r24	; 21
     320:	34 c0       	rjmp	.+104    	; 0x38a <fnd_display+0x16e>
		else
			FND_DATA_PORT = fnd_font[sec_count / 60 % 10]; // 1단위 분
     322:	2c e3       	ldi	r18, 0x3C	; 60
     324:	30 e0       	ldi	r19, 0x00	; 0
     326:	40 e0       	ldi	r20, 0x00	; 0
     328:	50 e0       	ldi	r21, 0x00	; 0
     32a:	d3 d5       	rcall	.+2982   	; 0xed2 <__udivmodsi4>
     32c:	ca 01       	movw	r24, r20
     32e:	b9 01       	movw	r22, r18
     330:	2a e0       	ldi	r18, 0x0A	; 10
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	50 e0       	ldi	r21, 0x00	; 0
     338:	cc d5       	rcall	.+2968   	; 0xed2 <__udivmodsi4>
     33a:	e1 e0       	ldi	r30, 0x01	; 1
     33c:	f0 e0       	ldi	r31, 0x00	; 0
     33e:	ec 0f       	add	r30, r28
     340:	fd 1f       	adc	r31, r29
     342:	e6 0f       	add	r30, r22
     344:	f7 1f       	adc	r31, r23
     346:	80 81       	ld	r24, Z
     348:	85 bb       	out	0x15, r24	; 21
     34a:	1f c0       	rjmp	.+62     	; 0x38a <fnd_display+0x16e>
     34c:	8f ee       	ldi	r24, 0xEF	; 239

		case 3 :
#if 0 // common anode
		FND_DIGIT_PORT = 0x10;
#else // common cathod
		FND_DIGIT_PORT = ~0x10;
     34e:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
     352:	60 91 56 01 	lds	r22, 0x0156	; 0x800156 <sec_count>
#endif
		FND_DATA_PORT = fnd_font[sec_count / 600 % 6]; // 10단위 분
     356:	70 91 57 01 	lds	r23, 0x0157	; 0x800157 <sec_count+0x1>
     35a:	80 91 58 01 	lds	r24, 0x0158	; 0x800158 <sec_count+0x2>
     35e:	90 91 59 01 	lds	r25, 0x0159	; 0x800159 <sec_count+0x3>
     362:	28 e5       	ldi	r18, 0x58	; 88
     364:	32 e0       	ldi	r19, 0x02	; 2
     366:	40 e0       	ldi	r20, 0x00	; 0
     368:	50 e0       	ldi	r21, 0x00	; 0
     36a:	b3 d5       	rcall	.+2918   	; 0xed2 <__udivmodsi4>
     36c:	ca 01       	movw	r24, r20
     36e:	b9 01       	movw	r22, r18
     370:	26 e0       	ldi	r18, 0x06	; 6
     372:	30 e0       	ldi	r19, 0x00	; 0
     374:	40 e0       	ldi	r20, 0x00	; 0
     376:	50 e0       	ldi	r21, 0x00	; 0
     378:	ac d5       	rcall	.+2904   	; 0xed2 <__udivmodsi4>
     37a:	e1 e0       	ldi	r30, 0x01	; 1
     37c:	f0 e0       	ldi	r31, 0x00	; 0
     37e:	ec 0f       	add	r30, r28
     380:	fd 1f       	adc	r31, r29
     382:	e6 0f       	add	r30, r22
     384:	f7 1f       	adc	r31, r23
     386:	80 81       	ld	r24, Z
     388:	85 bb       	out	0x15, r24	; 21
     38a:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <digit_select.1777>
		break;
	}
	digit_select++;
     38e:	90 91 55 01 	lds	r25, 0x0155	; 0x800155 <digit_select.1777+0x1>
     392:	01 96       	adiw	r24, 0x01	; 1
     394:	83 70       	andi	r24, 0x03	; 3
	digit_select %= 4; //다음 표시할 자리수 선택
     396:	90 78       	andi	r25, 0x80	; 128
     398:	99 23       	and	r25, r25
     39a:	24 f4       	brge	.+8      	; 0x3a4 <fnd_display+0x188>
     39c:	01 97       	sbiw	r24, 0x01	; 1
     39e:	8c 6f       	ori	r24, 0xFC	; 252
     3a0:	9f 6f       	ori	r25, 0xFF	; 255
     3a2:	01 96       	adiw	r24, 0x01	; 1
     3a4:	90 93 55 01 	sts	0x0155, r25	; 0x800155 <digit_select.1777+0x1>
     3a8:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <digit_select.1777>
     3ac:	2b 96       	adiw	r28, 0x0b	; 11
}
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	f8 94       	cli
     3b2:	de bf       	out	0x3e, r29	; 62
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	cd bf       	out	0x3d, r28	; 61
     3b8:	df 91       	pop	r29
     3ba:	cf 91       	pop	r28
     3bc:	08 95       	ret

000003be <init_led>:

void init_led(void);

void init_led(void)
{
	AUTO_RUN_LED_PORT_DDR |= 1 << AUTO_RUN_LED_PIN;
     3be:	e4 e6       	ldi	r30, 0x64	; 100
     3c0:	f0 e0       	ldi	r31, 0x00	; 0
     3c2:	80 81       	ld	r24, Z
     3c4:	88 60       	ori	r24, 0x08	; 8
     3c6:	80 83       	st	Z, r24
     3c8:	08 95       	ret

000003ca <auto_mode>:
{
	if (button0_state)
	{
		/// 자율주행 코드
	}
	func_state = MANUAL_MODE;
     3ca:	10 92 5b 01 	sts	0x015B, r1	; 0x80015b <func_state+0x1>
     3ce:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <func_state>
     3d2:	08 95       	ret

000003d4 <manual_mode>:
	//sei();    // 전역적(대문)으로 interrupt 허용
}

void manual_mode(void)
{
	switch (bt_data)
     3d4:	e0 91 b2 07 	lds	r30, 0x07B2	; 0x8007b2 <bt_data>
     3d8:	8e 2f       	mov	r24, r30
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	fc 01       	movw	r30, r24
     3de:	e2 54       	subi	r30, 0x42	; 66
     3e0:	f1 09       	sbc	r31, r1
     3e2:	e2 33       	cpi	r30, 0x32	; 50
     3e4:	f1 05       	cpc	r31, r1
     3e6:	a0 f4       	brcc	.+40     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     3e8:	ea 5b       	subi	r30, 0xBA	; 186
     3ea:	ff 4f       	sbci	r31, 0xFF	; 255
     3ec:	94 c5       	rjmp	.+2856   	; 0xf16 <__tablejump2__>
	{
		case 'F':
		case 'f':
			forward(500);
     3ee:	84 ef       	ldi	r24, 0xF4	; 244
     3f0:	91 e0       	ldi	r25, 0x01	; 1
     3f2:	ac d0       	rcall	.+344    	; 0x54c <forward>
			break;
     3f4:	0d c0       	rjmp	.+26     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
			
		case 'B':
		case 'b':
			backward(500);
     3f6:	84 ef       	ldi	r24, 0xF4	; 244
     3f8:	91 e0       	ldi	r25, 0x01	; 1
     3fa:	b6 d0       	rcall	.+364    	; 0x568 <backward>
			break;
			
		case 'L':
		case 'l':
			turn_left(700);
     3fc:	09 c0       	rjmp	.+18     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     3fe:	8c eb       	ldi	r24, 0xBC	; 188
     400:	92 e0       	ldi	r25, 0x02	; 2
			break;
     402:	c0 d0       	rcall	.+384    	; 0x584 <turn_left>
			
		case 'R':
		case 'r':
			turn_right(700);
     404:	05 c0       	rjmp	.+10     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     406:	8c eb       	ldi	r24, 0xBC	; 188
     408:	92 e0       	ldi	r25, 0x02	; 2
			break;
     40a:	ca d0       	rcall	.+404    	; 0x5a0 <turn_right>
			
		case 'S':
		case 's':
			stop();
     40c:	01 c0       	rjmp	.+2      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     40e:	d6 d0       	rcall	.+428    	; 0x5bc <stop>
			break;
			
		default:
			break;
	}
	func_state = DISTANCE_CHECK;
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	90 e0       	ldi	r25, 0x00	; 0
     414:	90 93 5b 01 	sts	0x015B, r25	; 0x80015b <func_state+0x1>
     418:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <func_state>
     41c:	08 95       	ret

0000041e <__vector_16>:

// for printf
FILE OUTPUT = FDEV_SETUP_STREAM(UART0_transmit, NULL, _FDEV_SETUP_WRITE);

ISR(TIMER0_OVF_vect)
{
     41e:	1f 92       	push	r1
     420:	0f 92       	push	r0
     422:	0f b6       	in	r0, 0x3f	; 63
     424:	0f 92       	push	r0
     426:	11 24       	eor	r1, r1
     428:	8f 93       	push	r24
     42a:	9f 93       	push	r25
     42c:	af 93       	push	r26
     42e:	bf 93       	push	r27
	TCNT0 = 6;  // 6~256 : 250(1ms) 그래서 TCNT0를 6으로 설정
     430:	86 e0       	ldi	r24, 0x06	; 6
     432:	82 bf       	out	0x32, r24	; 50
	msec_count++;  // 1ms마다 ms_count가 1씩 증가
     434:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <msec_count>
     438:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <msec_count+0x1>
     43c:	a0 91 66 01 	lds	r26, 0x0166	; 0x800166 <msec_count+0x2>
     440:	b0 91 67 01 	lds	r27, 0x0167	; 0x800167 <msec_count+0x3>
     444:	01 96       	adiw	r24, 0x01	; 1
     446:	a1 1d       	adc	r26, r1
     448:	b1 1d       	adc	r27, r1
     44a:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <msec_count>
     44e:	90 93 65 01 	sts	0x0165, r25	; 0x800165 <msec_count+0x1>
     452:	a0 93 66 01 	sts	0x0166, r26	; 0x800166 <msec_count+0x2>
     456:	b0 93 67 01 	sts	0x0167, r27	; 0x800167 <msec_count+0x3>
	fnd_refreshrate++;   // fnd 잔상효과 유지 하기 위한 timer 2ms
     45a:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <fnd_refreshrate>
     45e:	90 91 61 01 	lds	r25, 0x0161	; 0x800161 <fnd_refreshrate+0x1>
     462:	a0 91 62 01 	lds	r26, 0x0162	; 0x800162 <fnd_refreshrate+0x2>
     466:	b0 91 63 01 	lds	r27, 0x0163	; 0x800163 <fnd_refreshrate+0x3>
     46a:	01 96       	adiw	r24, 0x01	; 1
     46c:	a1 1d       	adc	r26, r1
     46e:	b1 1d       	adc	r27, r1
     470:	80 93 60 01 	sts	0x0160, r24	; 0x800160 <fnd_refreshrate>
     474:	90 93 61 01 	sts	0x0161, r25	; 0x800161 <fnd_refreshrate+0x1>
     478:	a0 93 62 01 	sts	0x0162, r26	; 0x800162 <fnd_refreshrate+0x2>
     47c:	b0 93 63 01 	sts	0x0163, r27	; 0x800163 <fnd_refreshrate+0x3>
	ultrasonic_check_timer++;
     480:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <ultrasonic_check_timer>
     484:	90 91 5d 01 	lds	r25, 0x015D	; 0x80015d <ultrasonic_check_timer+0x1>
     488:	a0 91 5e 01 	lds	r26, 0x015E	; 0x80015e <ultrasonic_check_timer+0x2>
     48c:	b0 91 5f 01 	lds	r27, 0x015F	; 0x80015f <ultrasonic_check_timer+0x3>
     490:	01 96       	adiw	r24, 0x01	; 1
     492:	a1 1d       	adc	r26, r1
     494:	b1 1d       	adc	r27, r1
     496:	80 93 5c 01 	sts	0x015C, r24	; 0x80015c <ultrasonic_check_timer>
     49a:	90 93 5d 01 	sts	0x015D, r25	; 0x80015d <ultrasonic_check_timer+0x1>
     49e:	a0 93 5e 01 	sts	0x015E, r26	; 0x80015e <ultrasonic_check_timer+0x2>
     4a2:	b0 93 5f 01 	sts	0x015F, r27	; 0x80015f <ultrasonic_check_timer+0x3>
}
     4a6:	bf 91       	pop	r27
     4a8:	af 91       	pop	r26
     4aa:	9f 91       	pop	r25
     4ac:	8f 91       	pop	r24
     4ae:	0f 90       	pop	r0
     4b0:	0f be       	out	0x3f, r0	; 63
     4b2:	0f 90       	pop	r0
     4b4:	1f 90       	pop	r1
     4b6:	18 95       	reti

000004b8 <init_timer0>:
	// 1. 분주비 계산
	// 16000000HZ/64 ==> 250,000HZ
	// 2. T(주기) 1가 잡아 먹는 시간 : 1/f = 1/250,000 ==> 0.000004sec(4us) : 0.004ms
	// 3. 8bit timer OV(OVflow) : 0.004ms x 256 = 0.001024sec --> 1.024ms
	// 그러면 정확히 1ms 를 재고 싶다면 0.004ms x 250개 = 0.001sec ==> 1ms
	TCNT0 = 6;   // TCNT : 0~256 ==> 1ms마다 TIMER0_OVF_vect로 진입한다.
     4b8:	86 e0       	ldi	r24, 0x06	; 6
     4ba:	82 bf       	out	0x32, r24	; 50
	// TCNT0 = 6로 설정을 한이유: 6~256 : 250개를 count(정확히 1MS를맞추기 위해서)
	//
	// 4 분주비를 설정 (250khz)
	TCCR0 |= 1 << CS02 | 0 << CS01 | 0 << CS00;
     4bc:	83 b7       	in	r24, 0x33	; 51
     4be:	84 60       	ori	r24, 0x04	; 4
     4c0:	83 bf       	out	0x33, r24	; 51
	// 5. TIMER0 OVERFLOW를 허용(enable)
	TIMSK |= 1 << TOIE0;  // TIMSK |= 0x01;
     4c2:	87 b7       	in	r24, 0x37	; 55
     4c4:	81 60       	ori	r24, 0x01	; 1
     4c6:	87 bf       	out	0x37, r24	; 55
     4c8:	08 95       	ret

000004ca <main>:
	ultrasonic_check_timer++;
}

int main(void)
{
	init_led();
     4ca:	79 df       	rcall	.-270    	; 0x3be <init_led>
	init_button();
     4cc:	30 de       	rcall	.-928    	; 0x12e <init_button>
	init_timer0();
     4ce:	f4 df       	rcall	.-24     	; 0x4b8 <init_timer0>
	init_uart0();
     4d0:	78 d1       	rcall	.+752    	; 0x7c2 <init_uart0>
	init_uart1();
     4d2:	b9 d1       	rcall	.+882    	; 0x846 <init_uart1>
     4d4:	16 d0       	rcall	.+44     	; 0x502 <init_n289n>
	init_n289n();
     4d6:	26 d0       	rcall	.+76     	; 0x524 <init_timer1_pwm>
     4d8:	b2 d2       	rcall	.+1380   	; 0xa3e <init_ultrasonic>
	init_timer1_pwm();
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	91 e0       	ldi	r25, 0x01	; 1
	init_ultrasonic(); // timer 3
     4de:	90 93 b6 07 	sts	0x07B6, r25	; 0x8007b6 <__iob+0x3>
	

	stdout = &OUTPUT;  // printf가 동작 될 수 있도록 stdout에 OUTPUT화일 포인터 assign
     4e2:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <__iob+0x2>
     4e6:	78 94       	sei
     4e8:	e0 91 5a 01 	lds	r30, 0x015A	; 0x80015a <func_state>
     4ec:	f0 91 5b 01 	lds	r31, 0x015B	; 0x80015b <func_state+0x1>
	
	sei();     // 전역적으로 interrupt 허용

	while (1)
	{
		pfunc[func_state] ();
     4f0:	ee 0f       	add	r30, r30
     4f2:	ff 1f       	adc	r31, r31
     4f4:	e2 5f       	subi	r30, 0xF2	; 242
     4f6:	fe 4f       	sbci	r31, 0xFE	; 254
     4f8:	01 90       	ld	r0, Z+
     4fa:	f0 81       	ld	r31, Z
     4fc:	e0 2d       	mov	r30, r0
     4fe:	09 95       	icall
     500:	f3 cf       	rjmp	.-26     	; 0x4e8 <main+0x1e>

00000502 <init_n289n>:
	   1         1   : STOP
*/

void init_n289n(void)
{
	MOTOR_PWM_DDR |= 1 << MOTOR_LEFT_PORT_DDR | 1 << MOTOR_RIGHT_PORT_DDR; // DDR설정
     502:	87 b3       	in	r24, 0x17	; 23
     504:	80 66       	ori	r24, 0x60	; 96
     506:	87 bb       	out	0x17, r24	; 23
	MOTOR_DRIVER_DIRECTION_PORT_DDR |= 1 << 0 | 1 << 1 | 1 << 2 | 1 << 3; // PF1234 출력으로 설정
     508:	e1 e6       	ldi	r30, 0x61	; 97
     50a:	f0 e0       	ldi	r31, 0x00	; 0
     50c:	80 81       	ld	r24, Z
     50e:	8f 60       	ori	r24, 0x0F	; 15
     510:	80 83       	st	Z, r24
	
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     512:	e2 e6       	ldi	r30, 0x62	; 98
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	80 81       	ld	r24, Z
     518:	80 7f       	andi	r24, 0xF0	; 240
     51a:	80 83       	st	Z, r24
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 0 | 1 << 2; // 자동차를 전진모드로 
     51c:	80 81       	ld	r24, Z
     51e:	85 60       	ori	r24, 0x05	; 5
     520:	80 83       	st	Z, r24
     522:	08 95       	ret

00000524 <init_timer1_pwm>:
	// 분주비 : 64 16000000HZ/64 ==> 250000HZ(250kHZ)
	// T=1/f 1/250000HZ ==> 0.000004sec (4us)
	// 250000HZ에서 256개의 펄스를 count하면 소요시간 : 1.02ms
	//              127                             : 0.5ms
	//              0x3ff(1023) --> 4ms
	TCCR1B |= 1 << CS11 | 1 << CS10;   // 분주비 64  P318 표14-1
     524:	8e b5       	in	r24, 0x2e	; 46
     526:	83 60       	ori	r24, 0x03	; 3
     528:	8e bd       	out	0x2e, r24	; 46
	
	// 모드 14: 고속 PWM timer1사용  (P327 표14-5)
	TCCR1A |= 1 << WGM11;   // TOP --> ICR1에 설정
     52a:	8f b5       	in	r24, 0x2f	; 47
     52c:	82 60       	ori	r24, 0x02	; 2
     52e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= 1 << WGM13 | 1 << WGM12;
     530:	8e b5       	in	r24, 0x2e	; 46
     532:	88 61       	ori	r24, 0x18	; 24
     534:	8e bd       	out	0x2e, r24	; 46
	
	// 비반전모드 top: ICR1 비교일치값(PWM) 지정 : OCR1A, OCR1B P350 표15-7
	// 비교일치 발생시 OCR1A, OCR1B의 출력 핀은 LOW로 바뀌고 BOTTOM에서 HIGH로 바뀐다.
	TCCR1A |= 1 << COM1A1;
     536:	8f b5       	in	r24, 0x2f	; 47
     538:	80 68       	ori	r24, 0x80	; 128
     53a:	8f bd       	out	0x2f, r24	; 47
	TCCR1A |= 1 << COM1B1;
     53c:	8f b5       	in	r24, 0x2f	; 47
     53e:	80 62       	ori	r24, 0x20	; 32
     540:	8f bd       	out	0x2f, r24	; 47

	ICR1 = 0x3ff;  // 1023 ==> 4ms TOP : PWM 값
     542:	8f ef       	ldi	r24, 0xFF	; 255
     544:	93 e0       	ldi	r25, 0x03	; 3
     546:	97 bd       	out	0x27, r25	; 39
     548:	86 bd       	out	0x26, r24	; 38
     54a:	08 95       	ret

0000054c <forward>:
}

///////////////////////////////           수동모드          //////////////////////////////////////
void forward(int speed)
{
     54c:	9c 01       	movw	r18, r24
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     54e:	e2 e6       	ldi	r30, 0x62	; 98
     550:	f0 e0       	ldi	r31, 0x00	; 0
     552:	90 81       	ld	r25, Z
     554:	90 7f       	andi	r25, 0xF0	; 240
     556:	90 83       	st	Z, r25
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 2 | 1 << 0;  // 전진 모드로 설정
     558:	90 81       	ld	r25, Z
     55a:	95 60       	ori	r25, 0x05	; 5
     55c:	90 83       	st	Z, r25
	
	OCR1A = speed;  // PB5 PWM 출력 port left
     55e:	3b bd       	out	0x2b, r19	; 43
     560:	2a bd       	out	0x2a, r18	; 42
	OCR1B = speed;  // PB6 PWM 출력 port right
     562:	39 bd       	out	0x29, r19	; 41
     564:	28 bd       	out	0x28, r18	; 40
     566:	08 95       	ret

00000568 <backward>:
}

void backward(int speed)
{
     568:	9c 01       	movw	r18, r24
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     56a:	e2 e6       	ldi	r30, 0x62	; 98
     56c:	f0 e0       	ldi	r31, 0x00	; 0
     56e:	90 81       	ld	r25, Z
     570:	90 7f       	andi	r25, 0xF0	; 240
     572:	90 83       	st	Z, r25
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 3 | 1 << 1;  // 1010 후진 모드
     574:	90 81       	ld	r25, Z
     576:	9a 60       	ori	r25, 0x0A	; 10
     578:	90 83       	st	Z, r25
	
	OCR1A = speed;  // PB5 PWM 출력 port left
     57a:	3b bd       	out	0x2b, r19	; 43
     57c:	2a bd       	out	0x2a, r18	; 42
	OCR1B = speed;  // PB6 PWM 출력 port right
     57e:	39 bd       	out	0x29, r19	; 41
     580:	28 bd       	out	0x28, r18	; 40
     582:	08 95       	ret

00000584 <turn_left>:
}

void turn_left(int speed)
{
     584:	9c 01       	movw	r18, r24
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     586:	e2 e6       	ldi	r30, 0x62	; 98
     588:	f0 e0       	ldi	r31, 0x00	; 0
     58a:	90 81       	ld	r25, Z
     58c:	90 7f       	andi	r25, 0xF0	; 240
     58e:	90 83       	st	Z, r25
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 2 | 1 << 0;  // 전진 모드로 설정
     590:	90 81       	ld	r25, Z
     592:	95 60       	ori	r25, 0x05	; 5
     594:	90 83       	st	Z, r25
	
	OCR1A = speed;  // PB5 PWM 출력 port left
     596:	3b bd       	out	0x2b, r19	; 43
     598:	2a bd       	out	0x2a, r18	; 42
	OCR1B = 0;  // PB6 PWM 출력 port right
     59a:	19 bc       	out	0x29, r1	; 41
     59c:	18 bc       	out	0x28, r1	; 40
     59e:	08 95       	ret

000005a0 <turn_right>:
}

void turn_right(int speed)
{
     5a0:	9c 01       	movw	r18, r24
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     5a2:	e2 e6       	ldi	r30, 0x62	; 98
     5a4:	f0 e0       	ldi	r31, 0x00	; 0
     5a6:	90 81       	ld	r25, Z
     5a8:	90 7f       	andi	r25, 0xF0	; 240
     5aa:	90 83       	st	Z, r25
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 2 | 1 << 0;  // 전진 모드로 설정
     5ac:	90 81       	ld	r25, Z
     5ae:	95 60       	ori	r25, 0x05	; 5
     5b0:	90 83       	st	Z, r25
	
	OCR1A = 0;  // PB5 PWM 출력 port left
     5b2:	1b bc       	out	0x2b, r1	; 43
     5b4:	1a bc       	out	0x2a, r1	; 42
	OCR1B = speed;  // PB6 PWM 출력 port right
     5b6:	39 bd       	out	0x29, r19	; 41
     5b8:	28 bd       	out	0x28, r18	; 40
     5ba:	08 95       	ret

000005bc <stop>:
}

void stop(void)
{
	MOTOR_DRIVER_DIRECTION_PORT &= ~(1 << 0 | 1 << 1 | 1 << 2 | 1 << 3);
     5bc:	e2 e6       	ldi	r30, 0x62	; 98
     5be:	f0 e0       	ldi	r31, 0x00	; 0
     5c0:	80 81       	ld	r24, Z
     5c2:	80 7f       	andi	r24, 0xF0	; 240
     5c4:	80 83       	st	Z, r24
	MOTOR_DRIVER_DIRECTION_PORT |= 1 << 0 | 1 << 1 | 1 << 2 | 1 << 3;  // stop 모드로 설정
     5c6:	80 81       	ld	r24, Z
     5c8:	8f 60       	ori	r24, 0x0F	; 15
     5ca:	80 83       	st	Z, r24
	
	OCR1A = 0;  // PB5 PWM 출력 port left
     5cc:	1b bc       	out	0x2b, r1	; 43
     5ce:	1a bc       	out	0x2a, r1	; 42
	OCR1B = 0;  // PB6 PWM 출력 port right
     5d0:	19 bc       	out	0x29, r1	; 41
     5d2:	18 bc       	out	0x28, r1	; 40
     5d4:	08 95       	ret

000005d6 <auto_start>:
////////////////////////////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////         자동모드            //////////////////////////////////
void auto_start(void)
{
	sec_count = 120;
     5d6:	88 e7       	ldi	r24, 0x78	; 120
     5d8:	90 e0       	ldi	r25, 0x00	; 0
     5da:	a0 e0       	ldi	r26, 0x00	; 0
     5dc:	b0 e0       	ldi	r27, 0x00	; 0
     5de:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <sec_count>
     5e2:	90 93 57 01 	sts	0x0157, r25	; 0x800157 <sec_count+0x1>
     5e6:	a0 93 58 01 	sts	0x0158, r26	; 0x800158 <sec_count+0x2>
     5ea:	b0 93 59 01 	sts	0x0159, r27	; 0x800159 <sec_count+0x3>
	
	while(sec_count > 0)
     5ee:	5d c0       	rjmp	.+186    	; 0x6aa <auto_start+0xd4>
	{
		ultrasonic_trigger();
     5f0:	56 d2       	rcall	.+1196   	; 0xa9e <ultrasonic_trigger>
		if (msec_count >= 1000)
     5f2:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <msec_count>
     5f6:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <msec_count+0x1>
     5fa:	a0 91 66 01 	lds	r26, 0x0166	; 0x800166 <msec_count+0x2>
     5fe:	b0 91 67 01 	lds	r27, 0x0167	; 0x800167 <msec_count+0x3>
     602:	88 3e       	cpi	r24, 0xE8	; 232
     604:	93 40       	sbci	r25, 0x03	; 3
     606:	a1 05       	cpc	r26, r1
     608:	b1 05       	cpc	r27, r1
     60a:	d8 f0       	brcs	.+54     	; 0x642 <auto_start+0x6c>
		{
			msec_count = 0;
     60c:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <msec_count>
     610:	10 92 65 01 	sts	0x0165, r1	; 0x800165 <msec_count+0x1>
     614:	10 92 66 01 	sts	0x0166, r1	; 0x800166 <msec_count+0x2>
     618:	10 92 67 01 	sts	0x0167, r1	; 0x800167 <msec_count+0x3>
			sec_count--;
     61c:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <sec_count>
     620:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <sec_count+0x1>
     624:	a0 91 58 01 	lds	r26, 0x0158	; 0x800158 <sec_count+0x2>
     628:	b0 91 59 01 	lds	r27, 0x0159	; 0x800159 <sec_count+0x3>
     62c:	01 97       	sbiw	r24, 0x01	; 1
     62e:	a1 09       	sbc	r26, r1
     630:	b1 09       	sbc	r27, r1
     632:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <sec_count>
     636:	90 93 57 01 	sts	0x0157, r25	; 0x800157 <sec_count+0x1>
     63a:	a0 93 58 01 	sts	0x0158, r26	; 0x800158 <sec_count+0x2>
     63e:	b0 93 59 01 	sts	0x0159, r27	; 0x800159 <sec_count+0x3>
		} // 1초씩 감소
		
		if (fnd_refreshrate >= 2)
     642:	80 91 60 01 	lds	r24, 0x0160	; 0x800160 <fnd_refreshrate>
     646:	90 91 61 01 	lds	r25, 0x0161	; 0x800161 <fnd_refreshrate+0x1>
     64a:	a0 91 62 01 	lds	r26, 0x0162	; 0x800162 <fnd_refreshrate+0x2>
     64e:	b0 91 63 01 	lds	r27, 0x0163	; 0x800163 <fnd_refreshrate+0x3>
     652:	02 97       	sbiw	r24, 0x02	; 2
     654:	a1 05       	cpc	r26, r1
     656:	b1 05       	cpc	r27, r1
     658:	48 f0       	brcs	.+18     	; 0x66c <auto_start+0x96>
		{
			fnd_refreshrate = 0;
     65a:	10 92 60 01 	sts	0x0160, r1	; 0x800160 <fnd_refreshrate>
     65e:	10 92 61 01 	sts	0x0161, r1	; 0x800161 <fnd_refreshrate+0x1>
     662:	10 92 62 01 	sts	0x0162, r1	; 0x800162 <fnd_refreshrate+0x2>
     666:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <fnd_refreshrate+0x3>
			fnd_display();
     66a:	d8 dd       	rcall	.-1104   	; 0x21c <fnd_display>
		} // fnd 표시
		
		if (ultrasonic_right_distance <= 20)
     66c:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <ultrasonic_right_distance>
     670:	90 91 6d 01 	lds	r25, 0x016D	; 0x80016d <ultrasonic_right_distance+0x1>
     674:	45 97       	sbiw	r24, 0x15	; 21
     676:	1c f4       	brge	.+6      	; 0x67e <auto_start+0xa8>
		{
			turn_left(500);
     678:	84 ef       	ldi	r24, 0xF4	; 244
     67a:	91 e0       	ldi	r25, 0x01	; 1
     67c:	83 df       	rcall	.-250    	; 0x584 <turn_left>
		}
		if (ultrasonic_left_distance <= 20)
     67e:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <ultrasonic_left_distance>
     682:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <ultrasonic_left_distance+0x1>
     686:	45 97       	sbiw	r24, 0x15	; 21
		{
			turn_right(500);
     688:	1c f4       	brge	.+6      	; 0x690 <auto_start+0xba>
     68a:	84 ef       	ldi	r24, 0xF4	; 244
     68c:	91 e0       	ldi	r25, 0x01	; 1
     68e:	88 df       	rcall	.-240    	; 0x5a0 <turn_right>
		}
		if (ultrasonic_center_distance <= 20)
     690:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <ultrasonic_center_distance>
     694:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <ultrasonic_center_distance+0x1>
     698:	45 97       	sbiw	r24, 0x15	; 21
		{
			backward(300);
     69a:	24 f4       	brge	.+8      	; 0x6a4 <auto_start+0xce>
     69c:	8c e2       	ldi	r24, 0x2C	; 44
     69e:	91 e0       	ldi	r25, 0x01	; 1
     6a0:	63 df       	rcall	.-314    	; 0x568 <backward>
		}
		
		else
		{
			forward(300);
     6a2:	03 c0       	rjmp	.+6      	; 0x6aa <auto_start+0xd4>
     6a4:	8c e2       	ldi	r24, 0x2C	; 44
     6a6:	91 e0       	ldi	r25, 0x01	; 1
     6a8:	51 df       	rcall	.-350    	; 0x54c <forward>
///////////////////////////////////////         자동모드            //////////////////////////////////
void auto_start(void)
{
	sec_count = 120;
	
	while(sec_count > 0)
     6aa:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <sec_count>
     6ae:	90 91 57 01 	lds	r25, 0x0157	; 0x800157 <sec_count+0x1>
     6b2:	a0 91 58 01 	lds	r26, 0x0158	; 0x800158 <sec_count+0x2>
     6b6:	b0 91 59 01 	lds	r27, 0x0159	; 0x800159 <sec_count+0x3>
     6ba:	89 2b       	or	r24, r25
     6bc:	8a 2b       	or	r24, r26
     6be:	8b 2b       	or	r24, r27
     6c0:	09 f0       	breq	.+2      	; 0x6c4 <auto_start+0xee>
     6c2:	96 cf       	rjmp	.-212    	; 0x5f0 <auto_start+0x1a>
		else
		{
			forward(300);
		}
	}
     6c4:	08 95       	ret

000006c6 <__vector_18>:

// PC로 부터 1 byte가 들어올때 마다 이곳으로 들어온다 (RX INT)
// 예) led_all_on\n --> 이곳 11번이 들어온다 
//     led_all_off\n
ISR(USART0_RX_vect)
{
     6c6:	1f 92       	push	r1
     6c8:	0f 92       	push	r0
     6ca:	0f b6       	in	r0, 0x3f	; 63
     6cc:	0f 92       	push	r0
     6ce:	11 24       	eor	r1, r1
     6d0:	0b b6       	in	r0, 0x3b	; 59
     6d2:	0f 92       	push	r0
     6d4:	2f 93       	push	r18
     6d6:	3f 93       	push	r19
     6d8:	4f 93       	push	r20
     6da:	5f 93       	push	r21
     6dc:	6f 93       	push	r22
     6de:	7f 93       	push	r23
     6e0:	8f 93       	push	r24
     6e2:	9f 93       	push	r25
     6e4:	af 93       	push	r26
     6e6:	bf 93       	push	r27
     6e8:	ef 93       	push	r30
     6ea:	ff 93       	push	r31
     6ec:	cf 93       	push	r28
     6ee:	df 93       	push	r29
     6f0:	1f 92       	push	r1
     6f2:	cd b7       	in	r28, 0x3d	; 61
     6f4:	de b7       	in	r29, 0x3e	; 62
	volatile static int i=0;
	volatile uint8_t data;
	
	data = UDR0;  // uart0의 H/W register(UDR0)로 부터 1 byte를 읽어 간다. 
     6f6:	8c b1       	in	r24, 0x0c	; 12
     6f8:	89 83       	std	Y+1, r24	; 0x01
	              // data = UDR0를 실행 하면 UDR0의 내용이 빈다(empty)
	if (data == '\r' || data == '\n')
     6fa:	89 81       	ldd	r24, Y+1	; 0x01
     6fc:	8d 30       	cpi	r24, 0x0D	; 13
     6fe:	19 f0       	breq	.+6      	; 0x706 <__vector_18+0x40>
     700:	89 81       	ldd	r24, Y+1	; 0x01
     702:	8a 30       	cpi	r24, 0x0A	; 10
     704:	61 f5       	brne	.+88     	; 0x75e <__vector_18+0x98>
	{
		rx_buff[rear][i] = '\0';   // \n --> \0(문장의 끝을 알리는 indicator)
     706:	20 91 6a 01 	lds	r18, 0x016A	; 0x80016a <rear>
     70a:	30 91 6b 01 	lds	r19, 0x016B	; 0x80016b <rear+0x1>
     70e:	80 91 68 01 	lds	r24, 0x0168	; 0x800168 <i.1878>
     712:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <i.1878+0x1>
     716:	40 e5       	ldi	r20, 0x50	; 80
     718:	42 9f       	mul	r20, r18
     71a:	f0 01       	movw	r30, r0
     71c:	43 9f       	mul	r20, r19
     71e:	f0 0d       	add	r31, r0
     720:	11 24       	eor	r1, r1
     722:	ee 58       	subi	r30, 0x8E	; 142
     724:	fe 4f       	sbci	r31, 0xFE	; 254
     726:	e8 0f       	add	r30, r24
     728:	f9 1f       	adc	r31, r25
     72a:	10 82       	st	Z, r1
		i=0;   // 다음 string을 저장 하기 위해 index값을 0으로 만든다. 
     72c:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <i.1878+0x1>
     730:	10 92 68 01 	sts	0x0168, r1	; 0x800168 <i.1878>
		rear++;
     734:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <rear>
     738:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <rear+0x1>
     73c:	01 96       	adiw	r24, 0x01	; 1
     73e:	90 93 6b 01 	sts	0x016B, r25	; 0x80016b <rear+0x1>
     742:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <rear>
		rear %= COMMAND_NUMBER;   // 0 ~ 9 if (rear >= 9) rear =0;
     746:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <rear>
     74a:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <rear+0x1>
     74e:	6a e0       	ldi	r22, 0x0A	; 10
     750:	70 e0       	ldi	r23, 0x00	; 0
     752:	ac d3       	rcall	.+1880   	; 0xeac <__divmodhi4>
     754:	90 93 6b 01 	sts	0x016B, r25	; 0x80016b <rear+0x1>
     758:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <rear>
     75c:	1c c0       	rjmp	.+56     	; 0x796 <__vector_18+0xd0>
		// !!!! 이곳에 queue full (rx_buff) 상태를 check하는 로직이 들어 가야 한다. !!!!!
	}
	else
	{
		// !!!!! COMMAND_LENGTH를 check 하는 로직 추가 !!!!
		rx_buff[rear][i++] = data;
     75e:	60 91 6a 01 	lds	r22, 0x016A	; 0x80016a <rear>
     762:	70 91 6b 01 	lds	r23, 0x016B	; 0x80016b <rear+0x1>
     766:	80 91 68 01 	lds	r24, 0x0168	; 0x800168 <i.1878>
     76a:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <i.1878+0x1>
     76e:	9c 01       	movw	r18, r24
     770:	2f 5f       	subi	r18, 0xFF	; 255
     772:	3f 4f       	sbci	r19, 0xFF	; 255
     774:	30 93 69 01 	sts	0x0169, r19	; 0x800169 <i.1878+0x1>
     778:	20 93 68 01 	sts	0x0168, r18	; 0x800168 <i.1878>
     77c:	49 81       	ldd	r20, Y+1	; 0x01
     77e:	50 e5       	ldi	r21, 0x50	; 80
     780:	56 9f       	mul	r21, r22
     782:	90 01       	movw	r18, r0
     784:	57 9f       	mul	r21, r23
     786:	30 0d       	add	r19, r0
     788:	11 24       	eor	r1, r1
     78a:	2e 58       	subi	r18, 0x8E	; 142
     78c:	3e 4f       	sbci	r19, 0xFE	; 254
     78e:	f9 01       	movw	r30, r18
     790:	e8 0f       	add	r30, r24
     792:	f9 1f       	adc	r31, r25
     794:	40 83       	st	Z, r20
	}
		  
}
     796:	0f 90       	pop	r0
     798:	df 91       	pop	r29
     79a:	cf 91       	pop	r28
     79c:	ff 91       	pop	r31
     79e:	ef 91       	pop	r30
     7a0:	bf 91       	pop	r27
     7a2:	af 91       	pop	r26
     7a4:	9f 91       	pop	r25
     7a6:	8f 91       	pop	r24
     7a8:	7f 91       	pop	r23
     7aa:	6f 91       	pop	r22
     7ac:	5f 91       	pop	r21
     7ae:	4f 91       	pop	r20
     7b0:	3f 91       	pop	r19
     7b2:	2f 91       	pop	r18
     7b4:	0f 90       	pop	r0
     7b6:	0b be       	out	0x3b, r0	; 59
     7b8:	0f 90       	pop	r0
     7ba:	0f be       	out	0x3f, r0	; 63
     7bc:	0f 90       	pop	r0
     7be:	1f 90       	pop	r1
     7c0:	18 95       	reti

000007c2 <init_uart0>:
3. RX(수신) : interrupt 방식 
*/
void init_uart0(void)
{
	// 1. 9600bps 설정
	UBRR0H = 0x00;
     7c2:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = 207;   // 9600bps 표9-9
     7c6:	8f ec       	ldi	r24, 0xCF	; 207
     7c8:	89 b9       	out	0x09, r24	; 9
	// 2배속 통신
	UCSR0A |= 1 << U2X0; // 2배속 통신
     7ca:	8b b1       	in	r24, 0x0b	; 11
     7cc:	82 60       	ori	r24, 0x02	; 2
     7ce:	8b b9       	out	0x0b, r24	; 11
	UCSR0C |= 0x06; // 비동기(ASYNC)/data8bits/none parity
     7d0:	e5 e9       	ldi	r30, 0x95	; 149
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	86 60       	ori	r24, 0x06	; 6
     7d8:	80 83       	st	Z, r24
	// RXEN0 : UART0으로 부터 수신이 가능 하도록
	// TXEN0 : UART0으로 부터 송신이 가능 하도록 한다. 
	// RXCIE0 : UART0로 부터 1byte가 들어 오면(stop bit가 들어오면) rx interrupt를 발생 시켜라 
    UCSR0B |= 1 << RXEN0 | 1 << TXEN0 | 1 << RXCIE0;
     7da:	8a b1       	in	r24, 0x0a	; 10
     7dc:	88 69       	ori	r24, 0x98	; 152
     7de:	8a b9       	out	0x0a, r24	; 10
     7e0:	08 95       	ret

000007e2 <UART0_transmit>:
}

// UART0로 1byte를 전송 하는 함수
void UART0_transmit(uint8_t data)
{
	while( !(UCSR0A & 1 << UDRE0) )   // 데이터가 전송 중이면 전송이 끝날떄 까지 기다린다. 
     7e2:	5d 9b       	sbis	0x0b, 5	; 11
     7e4:	fe cf       	rjmp	.-4      	; 0x7e2 <UART0_transmit>
		;   // no operation NOP
	UDR0 = data;   // HW전송 register(UDR0)에 data를 쏴준다.  
     7e6:	8c b9       	out	0x0c, r24	; 12
     7e8:	08 95       	ret

000007ea <__vector_30>:
volatile uint8_t bt_data;

extern void UART0_transmit();

ISR(USART1_RX_vect)
{
     7ea:	1f 92       	push	r1
     7ec:	0f 92       	push	r0
     7ee:	0f b6       	in	r0, 0x3f	; 63
     7f0:	0f 92       	push	r0
     7f2:	11 24       	eor	r1, r1
     7f4:	0b b6       	in	r0, 0x3b	; 59
     7f6:	0f 92       	push	r0
     7f8:	2f 93       	push	r18
     7fa:	3f 93       	push	r19
     7fc:	4f 93       	push	r20
     7fe:	5f 93       	push	r21
     800:	6f 93       	push	r22
     802:	7f 93       	push	r23
     804:	8f 93       	push	r24
     806:	9f 93       	push	r25
     808:	af 93       	push	r26
     80a:	bf 93       	push	r27
     80c:	ef 93       	push	r30
     80e:	ff 93       	push	r31
	
	bt_data = UDR1;  // uart0의 H/W register(UDR1)로 부터 1 byte를 읽어 간다. 
     810:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     814:	80 93 b2 07 	sts	0x07B2, r24	; 0x8007b2 <bt_data>
	              // data = UDR1를 실행 하면 UDR1의 내용이 빈다(empty)
	UART0_transmit(bt_data); // BT로 들어온 char를 확인하기 위해 comport master로 출력
     818:	80 91 b2 07 	lds	r24, 0x07B2	; 0x8007b2 <bt_data>
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	e1 df       	rcall	.-62     	; 0x7e2 <UART0_transmit>
// 	{
// 		// !!!!! COMMAND_LENGTH를 check 하는 로직 추가 !!!!
// 		rx1_buff[rear1][i++] = data;
// 	}
		  
}
     820:	ff 91       	pop	r31
     822:	ef 91       	pop	r30
     824:	bf 91       	pop	r27
     826:	af 91       	pop	r26
     828:	9f 91       	pop	r25
     82a:	8f 91       	pop	r24
     82c:	7f 91       	pop	r23
     82e:	6f 91       	pop	r22
     830:	5f 91       	pop	r21
     832:	4f 91       	pop	r20
     834:	3f 91       	pop	r19
     836:	2f 91       	pop	r18
     838:	0f 90       	pop	r0
     83a:	0b be       	out	0x3b, r0	; 59
     83c:	0f 90       	pop	r0
     83e:	0f be       	out	0x3f, r0	; 63
     840:	0f 90       	pop	r0
     842:	1f 90       	pop	r1
     844:	18 95       	reti

00000846 <init_uart1>:
3. RX(수신) : interrupt 방식 
*/
void init_uart1(void)
{
	// 1. 9600bps 설정
	UBRR1H = 0x00;
     846:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = 207;   // 9600bps 표9-9
     84a:	8f ec       	ldi	r24, 0xCF	; 207
     84c:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	// 2배속 통신
	UCSR1A |= 1 << U2X1; // 2배속 통신
     850:	eb e9       	ldi	r30, 0x9B	; 155
     852:	f0 e0       	ldi	r31, 0x00	; 0
     854:	80 81       	ld	r24, Z
     856:	82 60       	ori	r24, 0x02	; 2
     858:	80 83       	st	Z, r24
	UCSR1C |= 0x06; // 비동기(ASYNC)/data8bits/none parity
     85a:	ed e9       	ldi	r30, 0x9D	; 157
     85c:	f0 e0       	ldi	r31, 0x00	; 0
     85e:	80 81       	ld	r24, Z
     860:	86 60       	ori	r24, 0x06	; 6
     862:	80 83       	st	Z, r24
	// RXEN1 : UART1으로 부터 수신이 가능 하도록
	// TXEN1 : UART1으로 부터 송신이 가능 하도록 한다. 
	// RXCIE1 : UART1로 부터 1byte가 들어 오면(stop bit가 들어오면) rx interrupt를 발생 시켜라 
    UCSR1B |= 1 << RXEN1 | 1 << TXEN1 | 1 << RXCIE1;
     864:	ea e9       	ldi	r30, 0x9A	; 154
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	80 81       	ld	r24, Z
     86a:	88 69       	ori	r24, 0x98	; 152
     86c:	80 83       	st	Z, r24
     86e:	08 95       	ret

00000870 <__vector_5>:
volatile int ultrasonic_right_distance = 0;

// PE4 : 외부 INT4 초음파 센서 상승, 하강 edge 둘 다 이곳으로 들어온다.
//결국은 상승edge에서 1번, 하강edge에서 1번씩 이곳으로 들어온다.
ISR(INT4_vect) // LEFT
{
     870:	1f 92       	push	r1
     872:	0f 92       	push	r0
     874:	0f b6       	in	r0, 0x3f	; 63
     876:	0f 92       	push	r0
     878:	11 24       	eor	r1, r1
     87a:	0b b6       	in	r0, 0x3b	; 59
     87c:	0f 92       	push	r0
     87e:	2f 93       	push	r18
     880:	3f 93       	push	r19
     882:	4f 93       	push	r20
     884:	5f 93       	push	r21
     886:	6f 93       	push	r22
     888:	7f 93       	push	r23
     88a:	8f 93       	push	r24
     88c:	9f 93       	push	r25
     88e:	af 93       	push	r26
     890:	bf 93       	push	r27
     892:	ef 93       	push	r30
     894:	ff 93       	push	r31
	// 1. 상승 edge
	if (ECHO_PIN_LEFT & (1 << ECHO_LEFT))
     896:	0c 9b       	sbis	0x01, 4	; 1
     898:	05 c0       	rjmp	.+10     	; 0x8a4 <__vector_5+0x34>
	{
		TCNT3 = 0;
     89a:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     89e:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     8a2:	20 c0       	rjmp	.+64     	; 0x8e4 <__vector_5+0x74>
	}
	// 2. 하강 edge
	else
	{
		// ECHO 핀에 들어온 펄스 길이를 us로 환산
		ultrasonic_left_distance = (1000000.0 * TCNT3 * 1024 / F_CPU) / 58;
     8a4:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     8a8:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     8ac:	80 e0       	ldi	r24, 0x00	; 0
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	0c d2       	rcall	.+1048   	; 0xcca <__floatunsisf>
     8b2:	20 e0       	ldi	r18, 0x00	; 0
     8b4:	34 e2       	ldi	r19, 0x24	; 36
     8b6:	44 e7       	ldi	r20, 0x74	; 116
     8b8:	59 e4       	ldi	r21, 0x49	; 73
     8ba:	95 d2       	rcall	.+1322   	; 0xde6 <__mulsf3>
     8bc:	20 e0       	ldi	r18, 0x00	; 0
     8be:	30 e0       	ldi	r19, 0x00	; 0
     8c0:	40 e8       	ldi	r20, 0x80	; 128
     8c2:	54 e4       	ldi	r21, 0x44	; 68
     8c4:	90 d2       	rcall	.+1312   	; 0xde6 <__mulsf3>
     8c6:	20 e0       	ldi	r18, 0x00	; 0
     8c8:	34 e2       	ldi	r19, 0x24	; 36
     8ca:	44 e7       	ldi	r20, 0x74	; 116
     8cc:	5b e4       	ldi	r21, 0x4B	; 75
     8ce:	64 d1       	rcall	.+712    	; 0xb98 <__divsf3>
     8d0:	20 e0       	ldi	r18, 0x00	; 0
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	48 e6       	ldi	r20, 0x68	; 104
     8d6:	52 e4       	ldi	r21, 0x42	; 66
     8d8:	5f d1       	rcall	.+702    	; 0xb98 <__divsf3>
     8da:	c6 d1       	rcall	.+908    	; 0xc68 <__fixsfsi>
     8dc:	70 93 71 01 	sts	0x0171, r23	; 0x800171 <ultrasonic_left_distance+0x1>
     8e0:	60 93 70 01 	sts	0x0170, r22	; 0x800170 <ultrasonic_left_distance>
		// 15.625khz의 1주기가 64us이다.
		// 64us * 10 == 640us
		// 640us / 58us (58us는 초음파 센서에서 1cm이동하는데 58us가 소요됨). ==> 11cm 
		// sprintf(scm, "dis : %dcm\n", ultrasonic_distance / 58); // sprintf는 버퍼에 찍는 것
	}
}
     8e4:	ff 91       	pop	r31
     8e6:	ef 91       	pop	r30
     8e8:	bf 91       	pop	r27
     8ea:	af 91       	pop	r26
     8ec:	9f 91       	pop	r25
     8ee:	8f 91       	pop	r24
     8f0:	7f 91       	pop	r23
     8f2:	6f 91       	pop	r22
     8f4:	5f 91       	pop	r21
     8f6:	4f 91       	pop	r20
     8f8:	3f 91       	pop	r19
     8fa:	2f 91       	pop	r18
     8fc:	0f 90       	pop	r0
     8fe:	0b be       	out	0x3b, r0	; 59
     900:	0f 90       	pop	r0
     902:	0f be       	out	0x3f, r0	; 63
     904:	0f 90       	pop	r0
     906:	1f 90       	pop	r1
     908:	18 95       	reti

0000090a <__vector_6>:

ISR(INT5_vect) // CENTER
{
     90a:	1f 92       	push	r1
     90c:	0f 92       	push	r0
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	0f 92       	push	r0
     912:	11 24       	eor	r1, r1
     914:	0b b6       	in	r0, 0x3b	; 59
     916:	0f 92       	push	r0
     918:	2f 93       	push	r18
     91a:	3f 93       	push	r19
     91c:	4f 93       	push	r20
     91e:	5f 93       	push	r21
     920:	6f 93       	push	r22
     922:	7f 93       	push	r23
     924:	8f 93       	push	r24
     926:	9f 93       	push	r25
     928:	af 93       	push	r26
     92a:	bf 93       	push	r27
     92c:	ef 93       	push	r30
     92e:	ff 93       	push	r31
	// 1. 상승 edge
	if (ECHO_PIN_CENTER & (1 << ECHO_CENTER))
     930:	0d 9b       	sbis	0x01, 5	; 1
     932:	05 c0       	rjmp	.+10     	; 0x93e <__vector_6+0x34>
	{
		TCNT3 = 0;
     934:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     938:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     93c:	20 c0       	rjmp	.+64     	; 0x97e <__vector_6+0x74>
	}
	// 2. 하강 edge
	else
	{
		// ECHO 핀에 들어온 펄스 길이를 us로 환산
		ultrasonic_center_distance = (1000000.0 * TCNT3 * 1024 / F_CPU) / 58;
     93e:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     942:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	90 e0       	ldi	r25, 0x00	; 0
     94a:	bf d1       	rcall	.+894    	; 0xcca <__floatunsisf>
     94c:	20 e0       	ldi	r18, 0x00	; 0
     94e:	34 e2       	ldi	r19, 0x24	; 36
     950:	44 e7       	ldi	r20, 0x74	; 116
     952:	59 e4       	ldi	r21, 0x49	; 73
     954:	48 d2       	rcall	.+1168   	; 0xde6 <__mulsf3>
     956:	20 e0       	ldi	r18, 0x00	; 0
     958:	30 e0       	ldi	r19, 0x00	; 0
     95a:	40 e8       	ldi	r20, 0x80	; 128
     95c:	54 e4       	ldi	r21, 0x44	; 68
     95e:	43 d2       	rcall	.+1158   	; 0xde6 <__mulsf3>
     960:	20 e0       	ldi	r18, 0x00	; 0
     962:	34 e2       	ldi	r19, 0x24	; 36
     964:	44 e7       	ldi	r20, 0x74	; 116
     966:	5b e4       	ldi	r21, 0x4B	; 75
     968:	17 d1       	rcall	.+558    	; 0xb98 <__divsf3>
     96a:	20 e0       	ldi	r18, 0x00	; 0
     96c:	30 e0       	ldi	r19, 0x00	; 0
     96e:	48 e6       	ldi	r20, 0x68	; 104
     970:	52 e4       	ldi	r21, 0x42	; 66
     972:	12 d1       	rcall	.+548    	; 0xb98 <__divsf3>
     974:	79 d1       	rcall	.+754    	; 0xc68 <__fixsfsi>
     976:	70 93 6f 01 	sts	0x016F, r23	; 0x80016f <ultrasonic_center_distance+0x1>
     97a:	60 93 6e 01 	sts	0x016E, r22	; 0x80016e <ultrasonic_center_distance>
		// 15.625khz의 1주기가 64us이다.
		// 64us * 10 == 640us
		// 640us / 58us (58us는 초음파 센서에서 1cm이동하는데 58us가 소요됨). ==> 11cm
		// sprintf(scm, "dis : %dcm\n", ultrasonic_distance / 58); // sprintf는 버퍼에 찍는 것
	}
}
     97e:	ff 91       	pop	r31
     980:	ef 91       	pop	r30
     982:	bf 91       	pop	r27
     984:	af 91       	pop	r26
     986:	9f 91       	pop	r25
     988:	8f 91       	pop	r24
     98a:	7f 91       	pop	r23
     98c:	6f 91       	pop	r22
     98e:	5f 91       	pop	r21
     990:	4f 91       	pop	r20
     992:	3f 91       	pop	r19
     994:	2f 91       	pop	r18
     996:	0f 90       	pop	r0
     998:	0b be       	out	0x3b, r0	; 59
     99a:	0f 90       	pop	r0
     99c:	0f be       	out	0x3f, r0	; 63
     99e:	0f 90       	pop	r0
     9a0:	1f 90       	pop	r1
     9a2:	18 95       	reti

000009a4 <__vector_7>:

ISR(INT6_vect) // RIGHT
{
     9a4:	1f 92       	push	r1
     9a6:	0f 92       	push	r0
     9a8:	0f b6       	in	r0, 0x3f	; 63
     9aa:	0f 92       	push	r0
     9ac:	11 24       	eor	r1, r1
     9ae:	0b b6       	in	r0, 0x3b	; 59
     9b0:	0f 92       	push	r0
     9b2:	2f 93       	push	r18
     9b4:	3f 93       	push	r19
     9b6:	4f 93       	push	r20
     9b8:	5f 93       	push	r21
     9ba:	6f 93       	push	r22
     9bc:	7f 93       	push	r23
     9be:	8f 93       	push	r24
     9c0:	9f 93       	push	r25
     9c2:	af 93       	push	r26
     9c4:	bf 93       	push	r27
     9c6:	ef 93       	push	r30
     9c8:	ff 93       	push	r31
	// 1. 상승 edge
	if (ECHO_PIN_RIGHT & (1 << ECHO_RIGHT))
     9ca:	0e 9b       	sbis	0x01, 6	; 1
     9cc:	05 c0       	rjmp	.+10     	; 0x9d8 <__vector_7+0x34>
	{
		TCNT3 = 0;
     9ce:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     9d2:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     9d6:	20 c0       	rjmp	.+64     	; 0xa18 <__vector_7+0x74>
	}
	// 2. 하강 edge
	else
	{
		// ECHO 핀에 들어온 펄스 길이를 us로 환산
		ultrasonic_right_distance = (1000000.0 * TCNT3 * 1024 / F_CPU) / 58;
     9d8:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     9dc:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	72 d1       	rcall	.+740    	; 0xcca <__floatunsisf>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	34 e2       	ldi	r19, 0x24	; 36
     9ea:	44 e7       	ldi	r20, 0x74	; 116
     9ec:	59 e4       	ldi	r21, 0x49	; 73
     9ee:	fb d1       	rcall	.+1014   	; 0xde6 <__mulsf3>
     9f0:	20 e0       	ldi	r18, 0x00	; 0
     9f2:	30 e0       	ldi	r19, 0x00	; 0
     9f4:	40 e8       	ldi	r20, 0x80	; 128
     9f6:	54 e4       	ldi	r21, 0x44	; 68
     9f8:	f6 d1       	rcall	.+1004   	; 0xde6 <__mulsf3>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	34 e2       	ldi	r19, 0x24	; 36
     9fe:	44 e7       	ldi	r20, 0x74	; 116
     a00:	5b e4       	ldi	r21, 0x4B	; 75
     a02:	ca d0       	rcall	.+404    	; 0xb98 <__divsf3>
     a04:	20 e0       	ldi	r18, 0x00	; 0
     a06:	30 e0       	ldi	r19, 0x00	; 0
     a08:	48 e6       	ldi	r20, 0x68	; 104
     a0a:	52 e4       	ldi	r21, 0x42	; 66
     a0c:	c5 d0       	rcall	.+394    	; 0xb98 <__divsf3>
     a0e:	2c d1       	rcall	.+600    	; 0xc68 <__fixsfsi>
     a10:	70 93 6d 01 	sts	0x016D, r23	; 0x80016d <ultrasonic_right_distance+0x1>
     a14:	60 93 6c 01 	sts	0x016C, r22	; 0x80016c <ultrasonic_right_distance>
		// 15.625khz의 1주기가 64us이다.
		// 64us * 10 == 640us
		// 640us / 58us (58us는 초음파 센서에서 1cm이동하는데 58us가 소요됨). ==> 11cm
		// sprintf(scm, "dis : %dcm\n", ultrasonic_distance / 58); // sprintf는 버퍼에 찍는 것
	}
}
     a18:	ff 91       	pop	r31
     a1a:	ef 91       	pop	r30
     a1c:	bf 91       	pop	r27
     a1e:	af 91       	pop	r26
     a20:	9f 91       	pop	r25
     a22:	8f 91       	pop	r24
     a24:	7f 91       	pop	r23
     a26:	6f 91       	pop	r22
     a28:	5f 91       	pop	r21
     a2a:	4f 91       	pop	r20
     a2c:	3f 91       	pop	r19
     a2e:	2f 91       	pop	r18
     a30:	0f 90       	pop	r0
     a32:	0b be       	out	0x3b, r0	; 59
     a34:	0f 90       	pop	r0
     a36:	0f be       	out	0x3f, r0	; 63
     a38:	0f 90       	pop	r0
     a3a:	1f 90       	pop	r1
     a3c:	18 95       	reti

00000a3e <init_ultrasonic>:

void init_ultrasonic()
{
	//////////////// left ////////////////
	TRIG_DDR_LEFT |= 1 << TRIG_LEFT; // output mode로 설정
     a3e:	8a b3       	in	r24, 0x1a	; 26
     a40:	81 60       	ori	r24, 0x01	; 1
     a42:	8a bb       	out	0x1a, r24	; 26
	ECHO_DDR_LEFT &= ~(1 << ECHO_LEFT); // input mode로 설정
     a44:	82 b1       	in	r24, 0x02	; 2
     a46:	8f 7e       	andi	r24, 0xEF	; 239
     a48:	82 b9       	out	0x02, r24	; 2
	
	// 0 1 : 상승, 하강 edge에 둘 다 INT를 띄우도록 설정
	// INT0~3은 EICRA, INT4~7은 EICRB 레지스터
	EICRB |= 0 << ISC41 | 1 << ISC40; // INT4니까 EICRB에서 ISC41, 40
     a4a:	8a b7       	in	r24, 0x3a	; 58
     a4c:	81 60       	ori	r24, 0x01	; 1
     a4e:	8a bf       	out	0x3a, r24	; 58
	
	// 16bit timer1을 설정해서 사용 16비트는 0~65535(0xffff)가 최대
	// 16Mhz를 1024로 분주 16000000/1024 --> 15625hz --> 15.625khz
	// 1주기 (1개의 펄스 소요시간) 1/15625 = 0.000064sec = 64us	
	TCCR3B |=  1 << CS32 | 1 << CS30; // 1024로 분주
     a50:	ea e8       	ldi	r30, 0x8A	; 138
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	80 81       	ld	r24, Z
     a56:	85 60       	ori	r24, 0x05	; 5
     a58:	80 83       	st	Z, r24
	EIMSK |= 1 << INT4; // 외부 인터럽트4번 (ECHO) 사용
     a5a:	89 b7       	in	r24, 0x39	; 57
     a5c:	80 61       	ori	r24, 0x10	; 16
     a5e:	89 bf       	out	0x39, r24	; 57
	
	
	//////////////// center ////////////////
	TRIG_DDR_CENTER |= 1 << TRIG_CENTER; // output mode로 설정
     a60:	8a b3       	in	r24, 0x1a	; 26
     a62:	82 60       	ori	r24, 0x02	; 2
     a64:	8a bb       	out	0x1a, r24	; 26
	ECHO_DDR_CENTER &= ~(1 << ECHO_CENTER); // input mode로 설정
     a66:	82 b1       	in	r24, 0x02	; 2
     a68:	8f 7d       	andi	r24, 0xDF	; 223
     a6a:	82 b9       	out	0x02, r24	; 2
	
	// 0 1 : 상승, 하강 edge에 둘 다 INT를 띄우도록 설정
	// INT0~3은 EICRA, INT4~7은 EICRB 레지스터
	EICRB |= 0 << ISC51 | 1 << ISC50; // INT5니까 EICRB에서 ISC51, 50
     a6c:	8a b7       	in	r24, 0x3a	; 58
     a6e:	84 60       	ori	r24, 0x04	; 4
     a70:	8a bf       	out	0x3a, r24	; 58
	
	// 16bit timer1을 설정해서 사용 16비트는 0~65535(0xffff)가 최대
	// 16Mhz를 1024로 분주 16000000/1024 --> 15625hz --> 15.625khz
	// 1주기 (1개의 펄스 소요시간) 1/15625 = 0.000064sec = 64us
	TCCR3B |=  1 << CS32 | 1 << CS30; // 1024로 분주
     a72:	80 81       	ld	r24, Z
     a74:	85 60       	ori	r24, 0x05	; 5
     a76:	80 83       	st	Z, r24
	EIMSK |= 1 << INT5; // 외부 인터럽트4번 (ECHO) 사용
     a78:	89 b7       	in	r24, 0x39	; 57
     a7a:	80 62       	ori	r24, 0x20	; 32
     a7c:	89 bf       	out	0x39, r24	; 57
	
	
	//////////////// right ////////////////
	TRIG_DDR_RIGHT |= 1 << TRIG_RIGHT; // output mode로 설정
     a7e:	8a b3       	in	r24, 0x1a	; 26
     a80:	84 60       	ori	r24, 0x04	; 4
     a82:	8a bb       	out	0x1a, r24	; 26
	ECHO_DDR_RIGHT &= ~(1 << ECHO_RIGHT); // input mode로 설정
     a84:	82 b1       	in	r24, 0x02	; 2
     a86:	8f 7b       	andi	r24, 0xBF	; 191
     a88:	82 b9       	out	0x02, r24	; 2
	
	// 0 1 : 상승, 하강 edge에 둘 다 INT를 띄우도록 설정
	// INT0~3은 EICRA, INT4~7은 EICRB 레지스터
	EICRB |= 0 << ISC61 | 1 << ISC60; // INT6니까 EICRB에서 ISC61, 60
     a8a:	8a b7       	in	r24, 0x3a	; 58
     a8c:	80 61       	ori	r24, 0x10	; 16
     a8e:	8a bf       	out	0x3a, r24	; 58
	
	// 16bit timer1을 설정해서 사용 16비트는 0~65535(0xffff)가 최대
	// 16Mhz를 1024로 분주 16000000/1024 --> 15625hz --> 15.625khz
	// 1주기 (1개의 펄스 소요시간) 1/15625 = 0.000064sec = 64us
	TCCR3B |=  1 << CS32 | 1 << CS30; // 1024로 분주
     a90:	80 81       	ld	r24, Z
     a92:	85 60       	ori	r24, 0x05	; 5
     a94:	80 83       	st	Z, r24
	EIMSK |= 1 << INT6; // 외부 인터럽트4번 (ECHO) 사용
     a96:	89 b7       	in	r24, 0x39	; 57
     a98:	80 64       	ori	r24, 0x40	; 64
     a9a:	89 bf       	out	0x39, r24	; 57
     a9c:	08 95       	ret

00000a9e <ultrasonic_trigger>:
}

void ultrasonic_trigger()
{
		////////// left //////////
		TRIG_PORT_LEFT &= ~(1 << TRIG_LEFT); // 해당되는 포트만 LOW로 만듦
     a9e:	8b b3       	in	r24, 0x1b	; 27
     aa0:	8e 7f       	andi	r24, 0xFE	; 254
     aa2:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aa4:	25 e0       	ldi	r18, 0x05	; 5
     aa6:	2a 95       	dec	r18
     aa8:	f1 f7       	brne	.-4      	; 0xaa6 <ultrasonic_trigger+0x8>
     aaa:	00 00       	nop
		_delay_us(1);
		TRIG_PORT_LEFT |= 1 << TRIG_LEFT; // HIGH
     aac:	8b b3       	in	r24, 0x1b	; 27
     aae:	81 60       	ori	r24, 0x01	; 1
     ab0:	8b bb       	out	0x1b, r24	; 27
     ab2:	80 e5       	ldi	r24, 0x50	; 80
     ab4:	8a 95       	dec	r24
     ab6:	f1 f7       	brne	.-4      	; 0xab4 <ultrasonic_trigger+0x16>
		_delay_us(15); // 규격에는 10us인데 reduance
		TRIG_PORT_LEFT &= ~(1 << TRIG_LEFT); // LOW
     ab8:	8b b3       	in	r24, 0x1b	; 27
     aba:	8e 7f       	andi	r24, 0xFE	; 254
     abc:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     abe:	9f ef       	ldi	r25, 0xFF	; 255
     ac0:	20 e7       	ldi	r18, 0x70	; 112
     ac2:	82 e0       	ldi	r24, 0x02	; 2
     ac4:	91 50       	subi	r25, 0x01	; 1
     ac6:	20 40       	sbci	r18, 0x00	; 0
     ac8:	80 40       	sbci	r24, 0x00	; 0
     aca:	e1 f7       	brne	.-8      	; 0xac4 <ultrasonic_trigger+0x26>
     acc:	00 c0       	rjmp	.+0      	; 0xace <ultrasonic_trigger+0x30>
     ace:	00 00       	nop
		_delay_ms(50); // delay 기다리는 시간을 timer0 변수로 체크할 수 있도록 개선
		// 초음파센서 echo 응답 대기시간이 최대 38ms
		
		////////// center //////////
		TRIG_PORT_CENTER &= ~(1 << TRIG_CENTER); // 해당되는 포트만 LOW로 만듦
     ad0:	8b b3       	in	r24, 0x1b	; 27
     ad2:	8d 7f       	andi	r24, 0xFD	; 253
     ad4:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ad6:	95 e0       	ldi	r25, 0x05	; 5
     ad8:	9a 95       	dec	r25
     ada:	f1 f7       	brne	.-4      	; 0xad8 <ultrasonic_trigger+0x3a>
     adc:	00 00       	nop
		_delay_us(1);
		TRIG_PORT_CENTER |= 1 << TRIG_CENTER; // HIGH
     ade:	8b b3       	in	r24, 0x1b	; 27
     ae0:	82 60       	ori	r24, 0x02	; 2
     ae2:	8b bb       	out	0x1b, r24	; 27
     ae4:	20 e5       	ldi	r18, 0x50	; 80
     ae6:	2a 95       	dec	r18
     ae8:	f1 f7       	brne	.-4      	; 0xae6 <ultrasonic_trigger+0x48>
		_delay_us(15); // 규격에는 10us인데 reduance
		TRIG_PORT_CENTER &= ~(1 << TRIG_CENTER); // LOW
     aea:	8b b3       	in	r24, 0x1b	; 27
     aec:	8d 7f       	andi	r24, 0xFD	; 253
     aee:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     af0:	8f ef       	ldi	r24, 0xFF	; 255
     af2:	90 e7       	ldi	r25, 0x70	; 112
     af4:	22 e0       	ldi	r18, 0x02	; 2
     af6:	81 50       	subi	r24, 0x01	; 1
     af8:	90 40       	sbci	r25, 0x00	; 0
     afa:	20 40       	sbci	r18, 0x00	; 0
     afc:	e1 f7       	brne	.-8      	; 0xaf6 <ultrasonic_trigger+0x58>
     afe:	00 c0       	rjmp	.+0      	; 0xb00 <ultrasonic_trigger+0x62>
     b00:	00 00       	nop
		_delay_ms(50); // delay 기다리는 시간을 timer0 변수로 체크할 수 있도록 개선
		
		////////// right //////////
		TRIG_PORT_RIGHT &= ~(1 << TRIG_RIGHT); // 해당되는 포트만 LOW로 만듦
     b02:	8b b3       	in	r24, 0x1b	; 27
     b04:	8b 7f       	andi	r24, 0xFB	; 251
     b06:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b08:	85 e0       	ldi	r24, 0x05	; 5
     b0a:	8a 95       	dec	r24
     b0c:	f1 f7       	brne	.-4      	; 0xb0a <ultrasonic_trigger+0x6c>
     b0e:	00 00       	nop
		_delay_us(1);
		TRIG_PORT_RIGHT |= 1 << TRIG_RIGHT; // HIGH
     b10:	8b b3       	in	r24, 0x1b	; 27
     b12:	84 60       	ori	r24, 0x04	; 4
     b14:	8b bb       	out	0x1b, r24	; 27
     b16:	90 e5       	ldi	r25, 0x50	; 80
     b18:	9a 95       	dec	r25
     b1a:	f1 f7       	brne	.-4      	; 0xb18 <ultrasonic_trigger+0x7a>
		_delay_us(15); // 규격에는 10us인데 reduance
		TRIG_PORT_RIGHT &= ~(1 << TRIG_RIGHT); // LOW
     b1c:	8b b3       	in	r24, 0x1b	; 27
     b1e:	8b 7f       	andi	r24, 0xFB	; 251
     b20:	8b bb       	out	0x1b, r24	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b22:	2f ef       	ldi	r18, 0xFF	; 255
     b24:	80 e7       	ldi	r24, 0x70	; 112
     b26:	92 e0       	ldi	r25, 0x02	; 2
     b28:	21 50       	subi	r18, 0x01	; 1
     b2a:	80 40       	sbci	r24, 0x00	; 0
     b2c:	90 40       	sbci	r25, 0x00	; 0
     b2e:	e1 f7       	brne	.-8      	; 0xb28 <ultrasonic_trigger+0x8a>
     b30:	00 c0       	rjmp	.+0      	; 0xb32 <ultrasonic_trigger+0x94>
     b32:	00 00       	nop
     b34:	08 95       	ret

00000b36 <distance_check>:
		_delay_ms(50); // delay 기다리는 시간을 timer0 변수로 체크할 수 있도록 개선
}

void distance_check(void)
{
		printf("left   :  %5d\n", ultrasonic_left_distance); // printf 찍으면 delay생김
     b36:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <ultrasonic_left_distance>
     b3a:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <ultrasonic_left_distance+0x1>
     b3e:	9f 93       	push	r25
     b40:	8f 93       	push	r24
     b42:	81 e2       	ldi	r24, 0x21	; 33
     b44:	91 e0       	ldi	r25, 0x01	; 1
     b46:	9f 93       	push	r25
     b48:	8f 93       	push	r24
     b4a:	02 d2       	rcall	.+1028   	; 0xf50 <printf>
		printf("center :  %5d\n", ultrasonic_center_distance);
     b4c:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <ultrasonic_center_distance>
     b50:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <ultrasonic_center_distance+0x1>
     b54:	9f 93       	push	r25
     b56:	8f 93       	push	r24
     b58:	80 e3       	ldi	r24, 0x30	; 48
     b5a:	91 e0       	ldi	r25, 0x01	; 1
     b5c:	9f 93       	push	r25
     b5e:	8f 93       	push	r24
     b60:	f7 d1       	rcall	.+1006   	; 0xf50 <printf>
		printf("right  :  %5d\n", ultrasonic_right_distance);
     b62:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <ultrasonic_right_distance>
     b66:	90 91 6d 01 	lds	r25, 0x016D	; 0x80016d <ultrasonic_right_distance+0x1>
     b6a:	9f 93       	push	r25
     b6c:	8f 93       	push	r24
     b6e:	8f e3       	ldi	r24, 0x3F	; 63
     b70:	91 e0       	ldi	r25, 0x01	; 1
     b72:	9f 93       	push	r25
     b74:	8f 93       	push	r24

	ultrasonic_trigger(); // 이것도 수정해야한다.
     b76:	ec d1       	rcall	.+984    	; 0xf50 <printf>
     b78:	92 df       	rcall	.-220    	; 0xa9e <ultrasonic_trigger>
	func_state = AUTO_MODE_CHECK;
     b7a:	82 e0       	ldi	r24, 0x02	; 2
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	90 93 5b 01 	sts	0x015B, r25	; 0x80015b <func_state+0x1>
     b82:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <func_state>
     b86:	8d b7       	in	r24, 0x3d	; 61
     b88:	9e b7       	in	r25, 0x3e	; 62
     b8a:	0c 96       	adiw	r24, 0x0c	; 12
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	f8 94       	cli
     b90:	9e bf       	out	0x3e, r25	; 62
     b92:	0f be       	out	0x3f, r0	; 63
     b94:	8d bf       	out	0x3d, r24	; 61
     b96:	08 95       	ret

00000b98 <__divsf3>:
     b98:	0c d0       	rcall	.+24     	; 0xbb2 <__divsf3x>
     b9a:	eb c0       	rjmp	.+470    	; 0xd72 <__fp_round>
     b9c:	e3 d0       	rcall	.+454    	; 0xd64 <__fp_pscB>
     b9e:	40 f0       	brcs	.+16     	; 0xbb0 <__divsf3+0x18>
     ba0:	da d0       	rcall	.+436    	; 0xd56 <__fp_pscA>
     ba2:	30 f0       	brcs	.+12     	; 0xbb0 <__divsf3+0x18>
     ba4:	21 f4       	brne	.+8      	; 0xbae <__divsf3+0x16>
     ba6:	5f 3f       	cpi	r21, 0xFF	; 255
     ba8:	19 f0       	breq	.+6      	; 0xbb0 <__divsf3+0x18>
     baa:	cc c0       	rjmp	.+408    	; 0xd44 <__fp_inf>
     bac:	51 11       	cpse	r21, r1
     bae:	15 c1       	rjmp	.+554    	; 0xdda <__fp_szero>
     bb0:	cf c0       	rjmp	.+414    	; 0xd50 <__fp_nan>

00000bb2 <__divsf3x>:
     bb2:	f0 d0       	rcall	.+480    	; 0xd94 <__fp_split3>
     bb4:	98 f3       	brcs	.-26     	; 0xb9c <__divsf3+0x4>

00000bb6 <__divsf3_pse>:
     bb6:	99 23       	and	r25, r25
     bb8:	c9 f3       	breq	.-14     	; 0xbac <__divsf3+0x14>
     bba:	55 23       	and	r21, r21
     bbc:	b1 f3       	breq	.-20     	; 0xbaa <__divsf3+0x12>
     bbe:	95 1b       	sub	r25, r21
     bc0:	55 0b       	sbc	r21, r21
     bc2:	bb 27       	eor	r27, r27
     bc4:	aa 27       	eor	r26, r26
     bc6:	62 17       	cp	r22, r18
     bc8:	73 07       	cpc	r23, r19
     bca:	84 07       	cpc	r24, r20
     bcc:	38 f0       	brcs	.+14     	; 0xbdc <__divsf3_pse+0x26>
     bce:	9f 5f       	subi	r25, 0xFF	; 255
     bd0:	5f 4f       	sbci	r21, 0xFF	; 255
     bd2:	22 0f       	add	r18, r18
     bd4:	33 1f       	adc	r19, r19
     bd6:	44 1f       	adc	r20, r20
     bd8:	aa 1f       	adc	r26, r26
     bda:	a9 f3       	breq	.-22     	; 0xbc6 <__divsf3_pse+0x10>
     bdc:	33 d0       	rcall	.+102    	; 0xc44 <__divsf3_pse+0x8e>
     bde:	0e 2e       	mov	r0, r30
     be0:	3a f0       	brmi	.+14     	; 0xbf0 <__divsf3_pse+0x3a>
     be2:	e0 e8       	ldi	r30, 0x80	; 128
     be4:	30 d0       	rcall	.+96     	; 0xc46 <__divsf3_pse+0x90>
     be6:	91 50       	subi	r25, 0x01	; 1
     be8:	50 40       	sbci	r21, 0x00	; 0
     bea:	e6 95       	lsr	r30
     bec:	00 1c       	adc	r0, r0
     bee:	ca f7       	brpl	.-14     	; 0xbe2 <__divsf3_pse+0x2c>
     bf0:	29 d0       	rcall	.+82     	; 0xc44 <__divsf3_pse+0x8e>
     bf2:	fe 2f       	mov	r31, r30
     bf4:	27 d0       	rcall	.+78     	; 0xc44 <__divsf3_pse+0x8e>
     bf6:	66 0f       	add	r22, r22
     bf8:	77 1f       	adc	r23, r23
     bfa:	88 1f       	adc	r24, r24
     bfc:	bb 1f       	adc	r27, r27
     bfe:	26 17       	cp	r18, r22
     c00:	37 07       	cpc	r19, r23
     c02:	48 07       	cpc	r20, r24
     c04:	ab 07       	cpc	r26, r27
     c06:	b0 e8       	ldi	r27, 0x80	; 128
     c08:	09 f0       	breq	.+2      	; 0xc0c <__divsf3_pse+0x56>
     c0a:	bb 0b       	sbc	r27, r27
     c0c:	80 2d       	mov	r24, r0
     c0e:	bf 01       	movw	r22, r30
     c10:	ff 27       	eor	r31, r31
     c12:	93 58       	subi	r25, 0x83	; 131
     c14:	5f 4f       	sbci	r21, 0xFF	; 255
     c16:	2a f0       	brmi	.+10     	; 0xc22 <__divsf3_pse+0x6c>
     c18:	9e 3f       	cpi	r25, 0xFE	; 254
     c1a:	51 05       	cpc	r21, r1
     c1c:	68 f0       	brcs	.+26     	; 0xc38 <__divsf3_pse+0x82>
     c1e:	92 c0       	rjmp	.+292    	; 0xd44 <__fp_inf>
     c20:	dc c0       	rjmp	.+440    	; 0xdda <__fp_szero>
     c22:	5f 3f       	cpi	r21, 0xFF	; 255
     c24:	ec f3       	brlt	.-6      	; 0xc20 <__divsf3_pse+0x6a>
     c26:	98 3e       	cpi	r25, 0xE8	; 232
     c28:	dc f3       	brlt	.-10     	; 0xc20 <__divsf3_pse+0x6a>
     c2a:	86 95       	lsr	r24
     c2c:	77 95       	ror	r23
     c2e:	67 95       	ror	r22
     c30:	b7 95       	ror	r27
     c32:	f7 95       	ror	r31
     c34:	9f 5f       	subi	r25, 0xFF	; 255
     c36:	c9 f7       	brne	.-14     	; 0xc2a <__divsf3_pse+0x74>
     c38:	88 0f       	add	r24, r24
     c3a:	91 1d       	adc	r25, r1
     c3c:	96 95       	lsr	r25
     c3e:	87 95       	ror	r24
     c40:	97 f9       	bld	r25, 7
     c42:	08 95       	ret
     c44:	e1 e0       	ldi	r30, 0x01	; 1
     c46:	66 0f       	add	r22, r22
     c48:	77 1f       	adc	r23, r23
     c4a:	88 1f       	adc	r24, r24
     c4c:	bb 1f       	adc	r27, r27
     c4e:	62 17       	cp	r22, r18
     c50:	73 07       	cpc	r23, r19
     c52:	84 07       	cpc	r24, r20
     c54:	ba 07       	cpc	r27, r26
     c56:	20 f0       	brcs	.+8      	; 0xc60 <__divsf3_pse+0xaa>
     c58:	62 1b       	sub	r22, r18
     c5a:	73 0b       	sbc	r23, r19
     c5c:	84 0b       	sbc	r24, r20
     c5e:	ba 0b       	sbc	r27, r26
     c60:	ee 1f       	adc	r30, r30
     c62:	88 f7       	brcc	.-30     	; 0xc46 <__divsf3_pse+0x90>
     c64:	e0 95       	com	r30
     c66:	08 95       	ret

00000c68 <__fixsfsi>:
     c68:	04 d0       	rcall	.+8      	; 0xc72 <__fixunssfsi>
     c6a:	68 94       	set
     c6c:	b1 11       	cpse	r27, r1
     c6e:	b5 c0       	rjmp	.+362    	; 0xdda <__fp_szero>
     c70:	08 95       	ret

00000c72 <__fixunssfsi>:
     c72:	98 d0       	rcall	.+304    	; 0xda4 <__fp_splitA>
     c74:	88 f0       	brcs	.+34     	; 0xc98 <__fixunssfsi+0x26>
     c76:	9f 57       	subi	r25, 0x7F	; 127
     c78:	90 f0       	brcs	.+36     	; 0xc9e <__fixunssfsi+0x2c>
     c7a:	b9 2f       	mov	r27, r25
     c7c:	99 27       	eor	r25, r25
     c7e:	b7 51       	subi	r27, 0x17	; 23
     c80:	a0 f0       	brcs	.+40     	; 0xcaa <__fixunssfsi+0x38>
     c82:	d1 f0       	breq	.+52     	; 0xcb8 <__fixunssfsi+0x46>
     c84:	66 0f       	add	r22, r22
     c86:	77 1f       	adc	r23, r23
     c88:	88 1f       	adc	r24, r24
     c8a:	99 1f       	adc	r25, r25
     c8c:	1a f0       	brmi	.+6      	; 0xc94 <__fixunssfsi+0x22>
     c8e:	ba 95       	dec	r27
     c90:	c9 f7       	brne	.-14     	; 0xc84 <__fixunssfsi+0x12>
     c92:	12 c0       	rjmp	.+36     	; 0xcb8 <__fixunssfsi+0x46>
     c94:	b1 30       	cpi	r27, 0x01	; 1
     c96:	81 f0       	breq	.+32     	; 0xcb8 <__fixunssfsi+0x46>
     c98:	9f d0       	rcall	.+318    	; 0xdd8 <__fp_zero>
     c9a:	b1 e0       	ldi	r27, 0x01	; 1
     c9c:	08 95       	ret
     c9e:	9c c0       	rjmp	.+312    	; 0xdd8 <__fp_zero>
     ca0:	67 2f       	mov	r22, r23
     ca2:	78 2f       	mov	r23, r24
     ca4:	88 27       	eor	r24, r24
     ca6:	b8 5f       	subi	r27, 0xF8	; 248
     ca8:	39 f0       	breq	.+14     	; 0xcb8 <__fixunssfsi+0x46>
     caa:	b9 3f       	cpi	r27, 0xF9	; 249
     cac:	cc f3       	brlt	.-14     	; 0xca0 <__fixunssfsi+0x2e>
     cae:	86 95       	lsr	r24
     cb0:	77 95       	ror	r23
     cb2:	67 95       	ror	r22
     cb4:	b3 95       	inc	r27
     cb6:	d9 f7       	brne	.-10     	; 0xcae <__fixunssfsi+0x3c>
     cb8:	3e f4       	brtc	.+14     	; 0xcc8 <__fixunssfsi+0x56>
     cba:	90 95       	com	r25
     cbc:	80 95       	com	r24
     cbe:	70 95       	com	r23
     cc0:	61 95       	neg	r22
     cc2:	7f 4f       	sbci	r23, 0xFF	; 255
     cc4:	8f 4f       	sbci	r24, 0xFF	; 255
     cc6:	9f 4f       	sbci	r25, 0xFF	; 255
     cc8:	08 95       	ret

00000cca <__floatunsisf>:
     cca:	e8 94       	clt
     ccc:	09 c0       	rjmp	.+18     	; 0xce0 <__floatsisf+0x12>

00000cce <__floatsisf>:
     cce:	97 fb       	bst	r25, 7
     cd0:	3e f4       	brtc	.+14     	; 0xce0 <__floatsisf+0x12>
     cd2:	90 95       	com	r25
     cd4:	80 95       	com	r24
     cd6:	70 95       	com	r23
     cd8:	61 95       	neg	r22
     cda:	7f 4f       	sbci	r23, 0xFF	; 255
     cdc:	8f 4f       	sbci	r24, 0xFF	; 255
     cde:	9f 4f       	sbci	r25, 0xFF	; 255
     ce0:	99 23       	and	r25, r25
     ce2:	a9 f0       	breq	.+42     	; 0xd0e <__floatsisf+0x40>
     ce4:	f9 2f       	mov	r31, r25
     ce6:	96 e9       	ldi	r25, 0x96	; 150
     ce8:	bb 27       	eor	r27, r27
     cea:	93 95       	inc	r25
     cec:	f6 95       	lsr	r31
     cee:	87 95       	ror	r24
     cf0:	77 95       	ror	r23
     cf2:	67 95       	ror	r22
     cf4:	b7 95       	ror	r27
     cf6:	f1 11       	cpse	r31, r1
     cf8:	f8 cf       	rjmp	.-16     	; 0xcea <__floatsisf+0x1c>
     cfa:	fa f4       	brpl	.+62     	; 0xd3a <__floatsisf+0x6c>
     cfc:	bb 0f       	add	r27, r27
     cfe:	11 f4       	brne	.+4      	; 0xd04 <__floatsisf+0x36>
     d00:	60 ff       	sbrs	r22, 0
     d02:	1b c0       	rjmp	.+54     	; 0xd3a <__floatsisf+0x6c>
     d04:	6f 5f       	subi	r22, 0xFF	; 255
     d06:	7f 4f       	sbci	r23, 0xFF	; 255
     d08:	8f 4f       	sbci	r24, 0xFF	; 255
     d0a:	9f 4f       	sbci	r25, 0xFF	; 255
     d0c:	16 c0       	rjmp	.+44     	; 0xd3a <__floatsisf+0x6c>
     d0e:	88 23       	and	r24, r24
     d10:	11 f0       	breq	.+4      	; 0xd16 <__floatsisf+0x48>
     d12:	96 e9       	ldi	r25, 0x96	; 150
     d14:	11 c0       	rjmp	.+34     	; 0xd38 <__floatsisf+0x6a>
     d16:	77 23       	and	r23, r23
     d18:	21 f0       	breq	.+8      	; 0xd22 <__floatsisf+0x54>
     d1a:	9e e8       	ldi	r25, 0x8E	; 142
     d1c:	87 2f       	mov	r24, r23
     d1e:	76 2f       	mov	r23, r22
     d20:	05 c0       	rjmp	.+10     	; 0xd2c <__floatsisf+0x5e>
     d22:	66 23       	and	r22, r22
     d24:	71 f0       	breq	.+28     	; 0xd42 <__floatsisf+0x74>
     d26:	96 e8       	ldi	r25, 0x86	; 134
     d28:	86 2f       	mov	r24, r22
     d2a:	70 e0       	ldi	r23, 0x00	; 0
     d2c:	60 e0       	ldi	r22, 0x00	; 0
     d2e:	2a f0       	brmi	.+10     	; 0xd3a <__floatsisf+0x6c>
     d30:	9a 95       	dec	r25
     d32:	66 0f       	add	r22, r22
     d34:	77 1f       	adc	r23, r23
     d36:	88 1f       	adc	r24, r24
     d38:	da f7       	brpl	.-10     	; 0xd30 <__floatsisf+0x62>
     d3a:	88 0f       	add	r24, r24
     d3c:	96 95       	lsr	r25
     d3e:	87 95       	ror	r24
     d40:	97 f9       	bld	r25, 7
     d42:	08 95       	ret

00000d44 <__fp_inf>:
     d44:	97 f9       	bld	r25, 7
     d46:	9f 67       	ori	r25, 0x7F	; 127
     d48:	80 e8       	ldi	r24, 0x80	; 128
     d4a:	70 e0       	ldi	r23, 0x00	; 0
     d4c:	60 e0       	ldi	r22, 0x00	; 0
     d4e:	08 95       	ret

00000d50 <__fp_nan>:
     d50:	9f ef       	ldi	r25, 0xFF	; 255
     d52:	80 ec       	ldi	r24, 0xC0	; 192
     d54:	08 95       	ret

00000d56 <__fp_pscA>:
     d56:	00 24       	eor	r0, r0
     d58:	0a 94       	dec	r0
     d5a:	16 16       	cp	r1, r22
     d5c:	17 06       	cpc	r1, r23
     d5e:	18 06       	cpc	r1, r24
     d60:	09 06       	cpc	r0, r25
     d62:	08 95       	ret

00000d64 <__fp_pscB>:
     d64:	00 24       	eor	r0, r0
     d66:	0a 94       	dec	r0
     d68:	12 16       	cp	r1, r18
     d6a:	13 06       	cpc	r1, r19
     d6c:	14 06       	cpc	r1, r20
     d6e:	05 06       	cpc	r0, r21
     d70:	08 95       	ret

00000d72 <__fp_round>:
     d72:	09 2e       	mov	r0, r25
     d74:	03 94       	inc	r0
     d76:	00 0c       	add	r0, r0
     d78:	11 f4       	brne	.+4      	; 0xd7e <__fp_round+0xc>
     d7a:	88 23       	and	r24, r24
     d7c:	52 f0       	brmi	.+20     	; 0xd92 <__fp_round+0x20>
     d7e:	bb 0f       	add	r27, r27
     d80:	40 f4       	brcc	.+16     	; 0xd92 <__fp_round+0x20>
     d82:	bf 2b       	or	r27, r31
     d84:	11 f4       	brne	.+4      	; 0xd8a <__fp_round+0x18>
     d86:	60 ff       	sbrs	r22, 0
     d88:	04 c0       	rjmp	.+8      	; 0xd92 <__fp_round+0x20>
     d8a:	6f 5f       	subi	r22, 0xFF	; 255
     d8c:	7f 4f       	sbci	r23, 0xFF	; 255
     d8e:	8f 4f       	sbci	r24, 0xFF	; 255
     d90:	9f 4f       	sbci	r25, 0xFF	; 255
     d92:	08 95       	ret

00000d94 <__fp_split3>:
     d94:	57 fd       	sbrc	r21, 7
     d96:	90 58       	subi	r25, 0x80	; 128
     d98:	44 0f       	add	r20, r20
     d9a:	55 1f       	adc	r21, r21
     d9c:	59 f0       	breq	.+22     	; 0xdb4 <__fp_splitA+0x10>
     d9e:	5f 3f       	cpi	r21, 0xFF	; 255
     da0:	71 f0       	breq	.+28     	; 0xdbe <__fp_splitA+0x1a>
     da2:	47 95       	ror	r20

00000da4 <__fp_splitA>:
     da4:	88 0f       	add	r24, r24
     da6:	97 fb       	bst	r25, 7
     da8:	99 1f       	adc	r25, r25
     daa:	61 f0       	breq	.+24     	; 0xdc4 <__fp_splitA+0x20>
     dac:	9f 3f       	cpi	r25, 0xFF	; 255
     dae:	79 f0       	breq	.+30     	; 0xdce <__fp_splitA+0x2a>
     db0:	87 95       	ror	r24
     db2:	08 95       	ret
     db4:	12 16       	cp	r1, r18
     db6:	13 06       	cpc	r1, r19
     db8:	14 06       	cpc	r1, r20
     dba:	55 1f       	adc	r21, r21
     dbc:	f2 cf       	rjmp	.-28     	; 0xda2 <__fp_split3+0xe>
     dbe:	46 95       	lsr	r20
     dc0:	f1 df       	rcall	.-30     	; 0xda4 <__fp_splitA>
     dc2:	08 c0       	rjmp	.+16     	; 0xdd4 <__fp_splitA+0x30>
     dc4:	16 16       	cp	r1, r22
     dc6:	17 06       	cpc	r1, r23
     dc8:	18 06       	cpc	r1, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	f1 cf       	rjmp	.-30     	; 0xdb0 <__fp_splitA+0xc>
     dce:	86 95       	lsr	r24
     dd0:	71 05       	cpc	r23, r1
     dd2:	61 05       	cpc	r22, r1
     dd4:	08 94       	sec
     dd6:	08 95       	ret

00000dd8 <__fp_zero>:
     dd8:	e8 94       	clt

00000dda <__fp_szero>:
     dda:	bb 27       	eor	r27, r27
     ddc:	66 27       	eor	r22, r22
     dde:	77 27       	eor	r23, r23
     de0:	cb 01       	movw	r24, r22
     de2:	97 f9       	bld	r25, 7
     de4:	08 95       	ret

00000de6 <__mulsf3>:
     de6:	0b d0       	rcall	.+22     	; 0xdfe <__mulsf3x>
     de8:	c4 cf       	rjmp	.-120    	; 0xd72 <__fp_round>
     dea:	b5 df       	rcall	.-150    	; 0xd56 <__fp_pscA>
     dec:	28 f0       	brcs	.+10     	; 0xdf8 <__mulsf3+0x12>
     dee:	ba df       	rcall	.-140    	; 0xd64 <__fp_pscB>
     df0:	18 f0       	brcs	.+6      	; 0xdf8 <__mulsf3+0x12>
     df2:	95 23       	and	r25, r21
     df4:	09 f0       	breq	.+2      	; 0xdf8 <__mulsf3+0x12>
     df6:	a6 cf       	rjmp	.-180    	; 0xd44 <__fp_inf>
     df8:	ab cf       	rjmp	.-170    	; 0xd50 <__fp_nan>
     dfa:	11 24       	eor	r1, r1
     dfc:	ee cf       	rjmp	.-36     	; 0xdda <__fp_szero>

00000dfe <__mulsf3x>:
     dfe:	ca df       	rcall	.-108    	; 0xd94 <__fp_split3>
     e00:	a0 f3       	brcs	.-24     	; 0xdea <__mulsf3+0x4>

00000e02 <__mulsf3_pse>:
     e02:	95 9f       	mul	r25, r21
     e04:	d1 f3       	breq	.-12     	; 0xdfa <__mulsf3+0x14>
     e06:	95 0f       	add	r25, r21
     e08:	50 e0       	ldi	r21, 0x00	; 0
     e0a:	55 1f       	adc	r21, r21
     e0c:	62 9f       	mul	r22, r18
     e0e:	f0 01       	movw	r30, r0
     e10:	72 9f       	mul	r23, r18
     e12:	bb 27       	eor	r27, r27
     e14:	f0 0d       	add	r31, r0
     e16:	b1 1d       	adc	r27, r1
     e18:	63 9f       	mul	r22, r19
     e1a:	aa 27       	eor	r26, r26
     e1c:	f0 0d       	add	r31, r0
     e1e:	b1 1d       	adc	r27, r1
     e20:	aa 1f       	adc	r26, r26
     e22:	64 9f       	mul	r22, r20
     e24:	66 27       	eor	r22, r22
     e26:	b0 0d       	add	r27, r0
     e28:	a1 1d       	adc	r26, r1
     e2a:	66 1f       	adc	r22, r22
     e2c:	82 9f       	mul	r24, r18
     e2e:	22 27       	eor	r18, r18
     e30:	b0 0d       	add	r27, r0
     e32:	a1 1d       	adc	r26, r1
     e34:	62 1f       	adc	r22, r18
     e36:	73 9f       	mul	r23, r19
     e38:	b0 0d       	add	r27, r0
     e3a:	a1 1d       	adc	r26, r1
     e3c:	62 1f       	adc	r22, r18
     e3e:	83 9f       	mul	r24, r19
     e40:	a0 0d       	add	r26, r0
     e42:	61 1d       	adc	r22, r1
     e44:	22 1f       	adc	r18, r18
     e46:	74 9f       	mul	r23, r20
     e48:	33 27       	eor	r19, r19
     e4a:	a0 0d       	add	r26, r0
     e4c:	61 1d       	adc	r22, r1
     e4e:	23 1f       	adc	r18, r19
     e50:	84 9f       	mul	r24, r20
     e52:	60 0d       	add	r22, r0
     e54:	21 1d       	adc	r18, r1
     e56:	82 2f       	mov	r24, r18
     e58:	76 2f       	mov	r23, r22
     e5a:	6a 2f       	mov	r22, r26
     e5c:	11 24       	eor	r1, r1
     e5e:	9f 57       	subi	r25, 0x7F	; 127
     e60:	50 40       	sbci	r21, 0x00	; 0
     e62:	8a f0       	brmi	.+34     	; 0xe86 <__mulsf3_pse+0x84>
     e64:	e1 f0       	breq	.+56     	; 0xe9e <__mulsf3_pse+0x9c>
     e66:	88 23       	and	r24, r24
     e68:	4a f0       	brmi	.+18     	; 0xe7c <__mulsf3_pse+0x7a>
     e6a:	ee 0f       	add	r30, r30
     e6c:	ff 1f       	adc	r31, r31
     e6e:	bb 1f       	adc	r27, r27
     e70:	66 1f       	adc	r22, r22
     e72:	77 1f       	adc	r23, r23
     e74:	88 1f       	adc	r24, r24
     e76:	91 50       	subi	r25, 0x01	; 1
     e78:	50 40       	sbci	r21, 0x00	; 0
     e7a:	a9 f7       	brne	.-22     	; 0xe66 <__mulsf3_pse+0x64>
     e7c:	9e 3f       	cpi	r25, 0xFE	; 254
     e7e:	51 05       	cpc	r21, r1
     e80:	70 f0       	brcs	.+28     	; 0xe9e <__mulsf3_pse+0x9c>
     e82:	60 cf       	rjmp	.-320    	; 0xd44 <__fp_inf>
     e84:	aa cf       	rjmp	.-172    	; 0xdda <__fp_szero>
     e86:	5f 3f       	cpi	r21, 0xFF	; 255
     e88:	ec f3       	brlt	.-6      	; 0xe84 <__mulsf3_pse+0x82>
     e8a:	98 3e       	cpi	r25, 0xE8	; 232
     e8c:	dc f3       	brlt	.-10     	; 0xe84 <__mulsf3_pse+0x82>
     e8e:	86 95       	lsr	r24
     e90:	77 95       	ror	r23
     e92:	67 95       	ror	r22
     e94:	b7 95       	ror	r27
     e96:	f7 95       	ror	r31
     e98:	e7 95       	ror	r30
     e9a:	9f 5f       	subi	r25, 0xFF	; 255
     e9c:	c1 f7       	brne	.-16     	; 0xe8e <__mulsf3_pse+0x8c>
     e9e:	fe 2b       	or	r31, r30
     ea0:	88 0f       	add	r24, r24
     ea2:	91 1d       	adc	r25, r1
     ea4:	96 95       	lsr	r25
     ea6:	87 95       	ror	r24
     ea8:	97 f9       	bld	r25, 7
     eaa:	08 95       	ret

00000eac <__divmodhi4>:
     eac:	97 fb       	bst	r25, 7
     eae:	07 2e       	mov	r0, r23
     eb0:	16 f4       	brtc	.+4      	; 0xeb6 <__divmodhi4+0xa>
     eb2:	00 94       	com	r0
     eb4:	06 d0       	rcall	.+12     	; 0xec2 <__divmodhi4_neg1>
     eb6:	77 fd       	sbrc	r23, 7
     eb8:	08 d0       	rcall	.+16     	; 0xeca <__divmodhi4_neg2>
     eba:	36 d0       	rcall	.+108    	; 0xf28 <__udivmodhi4>
     ebc:	07 fc       	sbrc	r0, 7
     ebe:	05 d0       	rcall	.+10     	; 0xeca <__divmodhi4_neg2>
     ec0:	3e f4       	brtc	.+14     	; 0xed0 <__divmodhi4_exit>

00000ec2 <__divmodhi4_neg1>:
     ec2:	90 95       	com	r25
     ec4:	81 95       	neg	r24
     ec6:	9f 4f       	sbci	r25, 0xFF	; 255
     ec8:	08 95       	ret

00000eca <__divmodhi4_neg2>:
     eca:	70 95       	com	r23
     ecc:	61 95       	neg	r22
     ece:	7f 4f       	sbci	r23, 0xFF	; 255

00000ed0 <__divmodhi4_exit>:
     ed0:	08 95       	ret

00000ed2 <__udivmodsi4>:
     ed2:	a1 e2       	ldi	r26, 0x21	; 33
     ed4:	1a 2e       	mov	r1, r26
     ed6:	aa 1b       	sub	r26, r26
     ed8:	bb 1b       	sub	r27, r27
     eda:	fd 01       	movw	r30, r26
     edc:	0d c0       	rjmp	.+26     	; 0xef8 <__udivmodsi4_ep>

00000ede <__udivmodsi4_loop>:
     ede:	aa 1f       	adc	r26, r26
     ee0:	bb 1f       	adc	r27, r27
     ee2:	ee 1f       	adc	r30, r30
     ee4:	ff 1f       	adc	r31, r31
     ee6:	a2 17       	cp	r26, r18
     ee8:	b3 07       	cpc	r27, r19
     eea:	e4 07       	cpc	r30, r20
     eec:	f5 07       	cpc	r31, r21
     eee:	20 f0       	brcs	.+8      	; 0xef8 <__udivmodsi4_ep>
     ef0:	a2 1b       	sub	r26, r18
     ef2:	b3 0b       	sbc	r27, r19
     ef4:	e4 0b       	sbc	r30, r20
     ef6:	f5 0b       	sbc	r31, r21

00000ef8 <__udivmodsi4_ep>:
     ef8:	66 1f       	adc	r22, r22
     efa:	77 1f       	adc	r23, r23
     efc:	88 1f       	adc	r24, r24
     efe:	99 1f       	adc	r25, r25
     f00:	1a 94       	dec	r1
     f02:	69 f7       	brne	.-38     	; 0xede <__udivmodsi4_loop>
     f04:	60 95       	com	r22
     f06:	70 95       	com	r23
     f08:	80 95       	com	r24
     f0a:	90 95       	com	r25
     f0c:	9b 01       	movw	r18, r22
     f0e:	ac 01       	movw	r20, r24
     f10:	bd 01       	movw	r22, r26
     f12:	cf 01       	movw	r24, r30
     f14:	08 95       	ret

00000f16 <__tablejump2__>:
     f16:	ee 0f       	add	r30, r30
     f18:	ff 1f       	adc	r31, r31
     f1a:	00 24       	eor	r0, r0
     f1c:	00 1c       	adc	r0, r0
     f1e:	0b be       	out	0x3b, r0	; 59
     f20:	07 90       	elpm	r0, Z+
     f22:	f6 91       	elpm	r31, Z
     f24:	e0 2d       	mov	r30, r0
     f26:	09 94       	ijmp

00000f28 <__udivmodhi4>:
     f28:	aa 1b       	sub	r26, r26
     f2a:	bb 1b       	sub	r27, r27
     f2c:	51 e1       	ldi	r21, 0x11	; 17
     f2e:	07 c0       	rjmp	.+14     	; 0xf3e <__udivmodhi4_ep>

00000f30 <__udivmodhi4_loop>:
     f30:	aa 1f       	adc	r26, r26
     f32:	bb 1f       	adc	r27, r27
     f34:	a6 17       	cp	r26, r22
     f36:	b7 07       	cpc	r27, r23
     f38:	10 f0       	brcs	.+4      	; 0xf3e <__udivmodhi4_ep>
     f3a:	a6 1b       	sub	r26, r22
     f3c:	b7 0b       	sbc	r27, r23

00000f3e <__udivmodhi4_ep>:
     f3e:	88 1f       	adc	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	5a 95       	dec	r21
     f44:	a9 f7       	brne	.-22     	; 0xf30 <__udivmodhi4_loop>
     f46:	80 95       	com	r24
     f48:	90 95       	com	r25
     f4a:	bc 01       	movw	r22, r24
     f4c:	cd 01       	movw	r24, r26
     f4e:	08 95       	ret

00000f50 <printf>:
     f50:	cf 93       	push	r28
     f52:	df 93       	push	r29
     f54:	cd b7       	in	r28, 0x3d	; 61
     f56:	de b7       	in	r29, 0x3e	; 62
     f58:	ae 01       	movw	r20, r28
     f5a:	4b 5f       	subi	r20, 0xFB	; 251
     f5c:	5f 4f       	sbci	r21, 0xFF	; 255
     f5e:	fa 01       	movw	r30, r20
     f60:	61 91       	ld	r22, Z+
     f62:	71 91       	ld	r23, Z+
     f64:	af 01       	movw	r20, r30
     f66:	80 91 b5 07 	lds	r24, 0x07B5	; 0x8007b5 <__iob+0x2>
     f6a:	90 91 b6 07 	lds	r25, 0x07B6	; 0x8007b6 <__iob+0x3>
     f6e:	03 d0       	rcall	.+6      	; 0xf76 <vfprintf>
     f70:	df 91       	pop	r29
     f72:	cf 91       	pop	r28
     f74:	08 95       	ret

00000f76 <vfprintf>:
     f76:	2f 92       	push	r2
     f78:	3f 92       	push	r3
     f7a:	4f 92       	push	r4
     f7c:	5f 92       	push	r5
     f7e:	6f 92       	push	r6
     f80:	7f 92       	push	r7
     f82:	8f 92       	push	r8
     f84:	9f 92       	push	r9
     f86:	af 92       	push	r10
     f88:	bf 92       	push	r11
     f8a:	cf 92       	push	r12
     f8c:	df 92       	push	r13
     f8e:	ef 92       	push	r14
     f90:	ff 92       	push	r15
     f92:	0f 93       	push	r16
     f94:	1f 93       	push	r17
     f96:	cf 93       	push	r28
     f98:	df 93       	push	r29
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	2b 97       	sbiw	r28, 0x0b	; 11
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	f8 94       	cli
     fa4:	de bf       	out	0x3e, r29	; 62
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	cd bf       	out	0x3d, r28	; 61
     faa:	6c 01       	movw	r12, r24
     fac:	7b 01       	movw	r14, r22
     fae:	8a 01       	movw	r16, r20
     fb0:	fc 01       	movw	r30, r24
     fb2:	17 82       	std	Z+7, r1	; 0x07
     fb4:	16 82       	std	Z+6, r1	; 0x06
     fb6:	83 81       	ldd	r24, Z+3	; 0x03
     fb8:	81 ff       	sbrs	r24, 1
     fba:	bf c1       	rjmp	.+894    	; 0x133a <__stack+0x23b>
     fbc:	ce 01       	movw	r24, r28
     fbe:	01 96       	adiw	r24, 0x01	; 1
     fc0:	3c 01       	movw	r6, r24
     fc2:	f6 01       	movw	r30, r12
     fc4:	93 81       	ldd	r25, Z+3	; 0x03
     fc6:	f7 01       	movw	r30, r14
     fc8:	93 fd       	sbrc	r25, 3
     fca:	85 91       	lpm	r24, Z+
     fcc:	93 ff       	sbrs	r25, 3
     fce:	81 91       	ld	r24, Z+
     fd0:	7f 01       	movw	r14, r30
     fd2:	88 23       	and	r24, r24
     fd4:	09 f4       	brne	.+2      	; 0xfd8 <vfprintf+0x62>
     fd6:	ad c1       	rjmp	.+858    	; 0x1332 <__stack+0x233>
     fd8:	85 32       	cpi	r24, 0x25	; 37
     fda:	39 f4       	brne	.+14     	; 0xfea <vfprintf+0x74>
     fdc:	93 fd       	sbrc	r25, 3
     fde:	85 91       	lpm	r24, Z+
     fe0:	93 ff       	sbrs	r25, 3
     fe2:	81 91       	ld	r24, Z+
     fe4:	7f 01       	movw	r14, r30
     fe6:	85 32       	cpi	r24, 0x25	; 37
     fe8:	21 f4       	brne	.+8      	; 0xff2 <vfprintf+0x7c>
     fea:	b6 01       	movw	r22, r12
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	d6 d1       	rcall	.+940    	; 0x139c <fputc>
     ff0:	e8 cf       	rjmp	.-48     	; 0xfc2 <vfprintf+0x4c>
     ff2:	91 2c       	mov	r9, r1
     ff4:	21 2c       	mov	r2, r1
     ff6:	31 2c       	mov	r3, r1
     ff8:	ff e1       	ldi	r31, 0x1F	; 31
     ffa:	f3 15       	cp	r31, r3
     ffc:	d8 f0       	brcs	.+54     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
     ffe:	8b 32       	cpi	r24, 0x2B	; 43
    1000:	79 f0       	breq	.+30     	; 0x1020 <__DATA_REGION_LENGTH__+0x20>
    1002:	38 f4       	brcc	.+14     	; 0x1012 <__DATA_REGION_LENGTH__+0x12>
    1004:	80 32       	cpi	r24, 0x20	; 32
    1006:	79 f0       	breq	.+30     	; 0x1026 <__DATA_REGION_LENGTH__+0x26>
    1008:	83 32       	cpi	r24, 0x23	; 35
    100a:	a1 f4       	brne	.+40     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    100c:	23 2d       	mov	r18, r3
    100e:	20 61       	ori	r18, 0x10	; 16
    1010:	1d c0       	rjmp	.+58     	; 0x104c <__DATA_REGION_LENGTH__+0x4c>
    1012:	8d 32       	cpi	r24, 0x2D	; 45
    1014:	61 f0       	breq	.+24     	; 0x102e <__DATA_REGION_LENGTH__+0x2e>
    1016:	80 33       	cpi	r24, 0x30	; 48
    1018:	69 f4       	brne	.+26     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    101a:	23 2d       	mov	r18, r3
    101c:	21 60       	ori	r18, 0x01	; 1
    101e:	16 c0       	rjmp	.+44     	; 0x104c <__DATA_REGION_LENGTH__+0x4c>
    1020:	83 2d       	mov	r24, r3
    1022:	82 60       	ori	r24, 0x02	; 2
    1024:	38 2e       	mov	r3, r24
    1026:	e3 2d       	mov	r30, r3
    1028:	e4 60       	ori	r30, 0x04	; 4
    102a:	3e 2e       	mov	r3, r30
    102c:	2a c0       	rjmp	.+84     	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    102e:	f3 2d       	mov	r31, r3
    1030:	f8 60       	ori	r31, 0x08	; 8
    1032:	1d c0       	rjmp	.+58     	; 0x106e <__DATA_REGION_LENGTH__+0x6e>
    1034:	37 fc       	sbrc	r3, 7
    1036:	2d c0       	rjmp	.+90     	; 0x1092 <__DATA_REGION_LENGTH__+0x92>
    1038:	20 ed       	ldi	r18, 0xD0	; 208
    103a:	28 0f       	add	r18, r24
    103c:	2a 30       	cpi	r18, 0x0A	; 10
    103e:	40 f0       	brcs	.+16     	; 0x1050 <__DATA_REGION_LENGTH__+0x50>
    1040:	8e 32       	cpi	r24, 0x2E	; 46
    1042:	b9 f4       	brne	.+46     	; 0x1072 <__DATA_REGION_LENGTH__+0x72>
    1044:	36 fc       	sbrc	r3, 6
    1046:	75 c1       	rjmp	.+746    	; 0x1332 <__stack+0x233>
    1048:	23 2d       	mov	r18, r3
    104a:	20 64       	ori	r18, 0x40	; 64
    104c:	32 2e       	mov	r3, r18
    104e:	19 c0       	rjmp	.+50     	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    1050:	36 fe       	sbrs	r3, 6
    1052:	06 c0       	rjmp	.+12     	; 0x1060 <__DATA_REGION_LENGTH__+0x60>
    1054:	8a e0       	ldi	r24, 0x0A	; 10
    1056:	98 9e       	mul	r9, r24
    1058:	20 0d       	add	r18, r0
    105a:	11 24       	eor	r1, r1
    105c:	92 2e       	mov	r9, r18
    105e:	11 c0       	rjmp	.+34     	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    1060:	ea e0       	ldi	r30, 0x0A	; 10
    1062:	2e 9e       	mul	r2, r30
    1064:	20 0d       	add	r18, r0
    1066:	11 24       	eor	r1, r1
    1068:	22 2e       	mov	r2, r18
    106a:	f3 2d       	mov	r31, r3
    106c:	f0 62       	ori	r31, 0x20	; 32
    106e:	3f 2e       	mov	r3, r31
    1070:	08 c0       	rjmp	.+16     	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    1072:	8c 36       	cpi	r24, 0x6C	; 108
    1074:	21 f4       	brne	.+8      	; 0x107e <__DATA_REGION_LENGTH__+0x7e>
    1076:	83 2d       	mov	r24, r3
    1078:	80 68       	ori	r24, 0x80	; 128
    107a:	38 2e       	mov	r3, r24
    107c:	02 c0       	rjmp	.+4      	; 0x1082 <__DATA_REGION_LENGTH__+0x82>
    107e:	88 36       	cpi	r24, 0x68	; 104
    1080:	41 f4       	brne	.+16     	; 0x1092 <__DATA_REGION_LENGTH__+0x92>
    1082:	f7 01       	movw	r30, r14
    1084:	93 fd       	sbrc	r25, 3
    1086:	85 91       	lpm	r24, Z+
    1088:	93 ff       	sbrs	r25, 3
    108a:	81 91       	ld	r24, Z+
    108c:	7f 01       	movw	r14, r30
    108e:	81 11       	cpse	r24, r1
    1090:	b3 cf       	rjmp	.-154    	; 0xff8 <vfprintf+0x82>
    1092:	98 2f       	mov	r25, r24
    1094:	9f 7d       	andi	r25, 0xDF	; 223
    1096:	95 54       	subi	r25, 0x45	; 69
    1098:	93 30       	cpi	r25, 0x03	; 3
    109a:	28 f4       	brcc	.+10     	; 0x10a6 <__DATA_REGION_LENGTH__+0xa6>
    109c:	0c 5f       	subi	r16, 0xFC	; 252
    109e:	1f 4f       	sbci	r17, 0xFF	; 255
    10a0:	9f e3       	ldi	r25, 0x3F	; 63
    10a2:	99 83       	std	Y+1, r25	; 0x01
    10a4:	0d c0       	rjmp	.+26     	; 0x10c0 <__DATA_REGION_LENGTH__+0xc0>
    10a6:	83 36       	cpi	r24, 0x63	; 99
    10a8:	31 f0       	breq	.+12     	; 0x10b6 <__DATA_REGION_LENGTH__+0xb6>
    10aa:	83 37       	cpi	r24, 0x73	; 115
    10ac:	71 f0       	breq	.+28     	; 0x10ca <__DATA_REGION_LENGTH__+0xca>
    10ae:	83 35       	cpi	r24, 0x53	; 83
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <__DATA_REGION_LENGTH__+0xb4>
    10b2:	55 c0       	rjmp	.+170    	; 0x115e <__stack+0x5f>
    10b4:	20 c0       	rjmp	.+64     	; 0x10f6 <__DATA_REGION_LENGTH__+0xf6>
    10b6:	f8 01       	movw	r30, r16
    10b8:	80 81       	ld	r24, Z
    10ba:	89 83       	std	Y+1, r24	; 0x01
    10bc:	0e 5f       	subi	r16, 0xFE	; 254
    10be:	1f 4f       	sbci	r17, 0xFF	; 255
    10c0:	88 24       	eor	r8, r8
    10c2:	83 94       	inc	r8
    10c4:	91 2c       	mov	r9, r1
    10c6:	53 01       	movw	r10, r6
    10c8:	12 c0       	rjmp	.+36     	; 0x10ee <__DATA_REGION_LENGTH__+0xee>
    10ca:	28 01       	movw	r4, r16
    10cc:	f2 e0       	ldi	r31, 0x02	; 2
    10ce:	4f 0e       	add	r4, r31
    10d0:	51 1c       	adc	r5, r1
    10d2:	f8 01       	movw	r30, r16
    10d4:	a0 80       	ld	r10, Z
    10d6:	b1 80       	ldd	r11, Z+1	; 0x01
    10d8:	36 fe       	sbrs	r3, 6
    10da:	03 c0       	rjmp	.+6      	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    10dc:	69 2d       	mov	r22, r9
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	02 c0       	rjmp	.+4      	; 0x10e6 <__DATA_REGION_LENGTH__+0xe6>
    10e2:	6f ef       	ldi	r22, 0xFF	; 255
    10e4:	7f ef       	ldi	r23, 0xFF	; 255
    10e6:	c5 01       	movw	r24, r10
    10e8:	4e d1       	rcall	.+668    	; 0x1386 <strnlen>
    10ea:	4c 01       	movw	r8, r24
    10ec:	82 01       	movw	r16, r4
    10ee:	f3 2d       	mov	r31, r3
    10f0:	ff 77       	andi	r31, 0x7F	; 127
    10f2:	3f 2e       	mov	r3, r31
    10f4:	15 c0       	rjmp	.+42     	; 0x1120 <__stack+0x21>
    10f6:	28 01       	movw	r4, r16
    10f8:	22 e0       	ldi	r18, 0x02	; 2
    10fa:	42 0e       	add	r4, r18
    10fc:	51 1c       	adc	r5, r1
    10fe:	f8 01       	movw	r30, r16
    1100:	a0 80       	ld	r10, Z
    1102:	b1 80       	ldd	r11, Z+1	; 0x01
    1104:	36 fe       	sbrs	r3, 6
    1106:	03 c0       	rjmp	.+6      	; 0x110e <__stack+0xf>
    1108:	69 2d       	mov	r22, r9
    110a:	70 e0       	ldi	r23, 0x00	; 0
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <__stack+0x13>
    110e:	6f ef       	ldi	r22, 0xFF	; 255
    1110:	7f ef       	ldi	r23, 0xFF	; 255
    1112:	c5 01       	movw	r24, r10
    1114:	2d d1       	rcall	.+602    	; 0x1370 <strnlen_P>
    1116:	4c 01       	movw	r8, r24
    1118:	f3 2d       	mov	r31, r3
    111a:	f0 68       	ori	r31, 0x80	; 128
    111c:	3f 2e       	mov	r3, r31
    111e:	82 01       	movw	r16, r4
    1120:	33 fc       	sbrc	r3, 3
    1122:	19 c0       	rjmp	.+50     	; 0x1156 <__stack+0x57>
    1124:	82 2d       	mov	r24, r2
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	88 16       	cp	r8, r24
    112a:	99 06       	cpc	r9, r25
    112c:	a0 f4       	brcc	.+40     	; 0x1156 <__stack+0x57>
    112e:	b6 01       	movw	r22, r12
    1130:	80 e2       	ldi	r24, 0x20	; 32
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	33 d1       	rcall	.+614    	; 0x139c <fputc>
    1136:	2a 94       	dec	r2
    1138:	f5 cf       	rjmp	.-22     	; 0x1124 <__stack+0x25>
    113a:	f5 01       	movw	r30, r10
    113c:	37 fc       	sbrc	r3, 7
    113e:	85 91       	lpm	r24, Z+
    1140:	37 fe       	sbrs	r3, 7
    1142:	81 91       	ld	r24, Z+
    1144:	5f 01       	movw	r10, r30
    1146:	b6 01       	movw	r22, r12
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	28 d1       	rcall	.+592    	; 0x139c <fputc>
    114c:	21 10       	cpse	r2, r1
    114e:	2a 94       	dec	r2
    1150:	21 e0       	ldi	r18, 0x01	; 1
    1152:	82 1a       	sub	r8, r18
    1154:	91 08       	sbc	r9, r1
    1156:	81 14       	cp	r8, r1
    1158:	91 04       	cpc	r9, r1
    115a:	79 f7       	brne	.-34     	; 0x113a <__stack+0x3b>
    115c:	e1 c0       	rjmp	.+450    	; 0x1320 <__stack+0x221>
    115e:	84 36       	cpi	r24, 0x64	; 100
    1160:	11 f0       	breq	.+4      	; 0x1166 <__stack+0x67>
    1162:	89 36       	cpi	r24, 0x69	; 105
    1164:	39 f5       	brne	.+78     	; 0x11b4 <__stack+0xb5>
    1166:	f8 01       	movw	r30, r16
    1168:	37 fe       	sbrs	r3, 7
    116a:	07 c0       	rjmp	.+14     	; 0x117a <__stack+0x7b>
    116c:	60 81       	ld	r22, Z
    116e:	71 81       	ldd	r23, Z+1	; 0x01
    1170:	82 81       	ldd	r24, Z+2	; 0x02
    1172:	93 81       	ldd	r25, Z+3	; 0x03
    1174:	0c 5f       	subi	r16, 0xFC	; 252
    1176:	1f 4f       	sbci	r17, 0xFF	; 255
    1178:	08 c0       	rjmp	.+16     	; 0x118a <__stack+0x8b>
    117a:	60 81       	ld	r22, Z
    117c:	71 81       	ldd	r23, Z+1	; 0x01
    117e:	07 2e       	mov	r0, r23
    1180:	00 0c       	add	r0, r0
    1182:	88 0b       	sbc	r24, r24
    1184:	99 0b       	sbc	r25, r25
    1186:	0e 5f       	subi	r16, 0xFE	; 254
    1188:	1f 4f       	sbci	r17, 0xFF	; 255
    118a:	f3 2d       	mov	r31, r3
    118c:	ff 76       	andi	r31, 0x6F	; 111
    118e:	3f 2e       	mov	r3, r31
    1190:	97 ff       	sbrs	r25, 7
    1192:	09 c0       	rjmp	.+18     	; 0x11a6 <__stack+0xa7>
    1194:	90 95       	com	r25
    1196:	80 95       	com	r24
    1198:	70 95       	com	r23
    119a:	61 95       	neg	r22
    119c:	7f 4f       	sbci	r23, 0xFF	; 255
    119e:	8f 4f       	sbci	r24, 0xFF	; 255
    11a0:	9f 4f       	sbci	r25, 0xFF	; 255
    11a2:	f0 68       	ori	r31, 0x80	; 128
    11a4:	3f 2e       	mov	r3, r31
    11a6:	2a e0       	ldi	r18, 0x0A	; 10
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	a3 01       	movw	r20, r6
    11ac:	33 d1       	rcall	.+614    	; 0x1414 <__ultoa_invert>
    11ae:	88 2e       	mov	r8, r24
    11b0:	86 18       	sub	r8, r6
    11b2:	44 c0       	rjmp	.+136    	; 0x123c <__stack+0x13d>
    11b4:	85 37       	cpi	r24, 0x75	; 117
    11b6:	31 f4       	brne	.+12     	; 0x11c4 <__stack+0xc5>
    11b8:	23 2d       	mov	r18, r3
    11ba:	2f 7e       	andi	r18, 0xEF	; 239
    11bc:	b2 2e       	mov	r11, r18
    11be:	2a e0       	ldi	r18, 0x0A	; 10
    11c0:	30 e0       	ldi	r19, 0x00	; 0
    11c2:	25 c0       	rjmp	.+74     	; 0x120e <__stack+0x10f>
    11c4:	93 2d       	mov	r25, r3
    11c6:	99 7f       	andi	r25, 0xF9	; 249
    11c8:	b9 2e       	mov	r11, r25
    11ca:	8f 36       	cpi	r24, 0x6F	; 111
    11cc:	c1 f0       	breq	.+48     	; 0x11fe <__stack+0xff>
    11ce:	18 f4       	brcc	.+6      	; 0x11d6 <__stack+0xd7>
    11d0:	88 35       	cpi	r24, 0x58	; 88
    11d2:	79 f0       	breq	.+30     	; 0x11f2 <__stack+0xf3>
    11d4:	ae c0       	rjmp	.+348    	; 0x1332 <__stack+0x233>
    11d6:	80 37       	cpi	r24, 0x70	; 112
    11d8:	19 f0       	breq	.+6      	; 0x11e0 <__stack+0xe1>
    11da:	88 37       	cpi	r24, 0x78	; 120
    11dc:	21 f0       	breq	.+8      	; 0x11e6 <__stack+0xe7>
    11de:	a9 c0       	rjmp	.+338    	; 0x1332 <__stack+0x233>
    11e0:	e9 2f       	mov	r30, r25
    11e2:	e0 61       	ori	r30, 0x10	; 16
    11e4:	be 2e       	mov	r11, r30
    11e6:	b4 fe       	sbrs	r11, 4
    11e8:	0d c0       	rjmp	.+26     	; 0x1204 <__stack+0x105>
    11ea:	fb 2d       	mov	r31, r11
    11ec:	f4 60       	ori	r31, 0x04	; 4
    11ee:	bf 2e       	mov	r11, r31
    11f0:	09 c0       	rjmp	.+18     	; 0x1204 <__stack+0x105>
    11f2:	34 fe       	sbrs	r3, 4
    11f4:	0a c0       	rjmp	.+20     	; 0x120a <__stack+0x10b>
    11f6:	29 2f       	mov	r18, r25
    11f8:	26 60       	ori	r18, 0x06	; 6
    11fa:	b2 2e       	mov	r11, r18
    11fc:	06 c0       	rjmp	.+12     	; 0x120a <__stack+0x10b>
    11fe:	28 e0       	ldi	r18, 0x08	; 8
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	05 c0       	rjmp	.+10     	; 0x120e <__stack+0x10f>
    1204:	20 e1       	ldi	r18, 0x10	; 16
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	02 c0       	rjmp	.+4      	; 0x120e <__stack+0x10f>
    120a:	20 e1       	ldi	r18, 0x10	; 16
    120c:	32 e0       	ldi	r19, 0x02	; 2
    120e:	f8 01       	movw	r30, r16
    1210:	b7 fe       	sbrs	r11, 7
    1212:	07 c0       	rjmp	.+14     	; 0x1222 <__stack+0x123>
    1214:	60 81       	ld	r22, Z
    1216:	71 81       	ldd	r23, Z+1	; 0x01
    1218:	82 81       	ldd	r24, Z+2	; 0x02
    121a:	93 81       	ldd	r25, Z+3	; 0x03
    121c:	0c 5f       	subi	r16, 0xFC	; 252
    121e:	1f 4f       	sbci	r17, 0xFF	; 255
    1220:	06 c0       	rjmp	.+12     	; 0x122e <__stack+0x12f>
    1222:	60 81       	ld	r22, Z
    1224:	71 81       	ldd	r23, Z+1	; 0x01
    1226:	80 e0       	ldi	r24, 0x00	; 0
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	0e 5f       	subi	r16, 0xFE	; 254
    122c:	1f 4f       	sbci	r17, 0xFF	; 255
    122e:	a3 01       	movw	r20, r6
    1230:	f1 d0       	rcall	.+482    	; 0x1414 <__ultoa_invert>
    1232:	88 2e       	mov	r8, r24
    1234:	86 18       	sub	r8, r6
    1236:	fb 2d       	mov	r31, r11
    1238:	ff 77       	andi	r31, 0x7F	; 127
    123a:	3f 2e       	mov	r3, r31
    123c:	36 fe       	sbrs	r3, 6
    123e:	0d c0       	rjmp	.+26     	; 0x125a <__stack+0x15b>
    1240:	23 2d       	mov	r18, r3
    1242:	2e 7f       	andi	r18, 0xFE	; 254
    1244:	a2 2e       	mov	r10, r18
    1246:	89 14       	cp	r8, r9
    1248:	58 f4       	brcc	.+22     	; 0x1260 <__stack+0x161>
    124a:	34 fe       	sbrs	r3, 4
    124c:	0b c0       	rjmp	.+22     	; 0x1264 <__stack+0x165>
    124e:	32 fc       	sbrc	r3, 2
    1250:	09 c0       	rjmp	.+18     	; 0x1264 <__stack+0x165>
    1252:	83 2d       	mov	r24, r3
    1254:	8e 7e       	andi	r24, 0xEE	; 238
    1256:	a8 2e       	mov	r10, r24
    1258:	05 c0       	rjmp	.+10     	; 0x1264 <__stack+0x165>
    125a:	b8 2c       	mov	r11, r8
    125c:	a3 2c       	mov	r10, r3
    125e:	03 c0       	rjmp	.+6      	; 0x1266 <__stack+0x167>
    1260:	b8 2c       	mov	r11, r8
    1262:	01 c0       	rjmp	.+2      	; 0x1266 <__stack+0x167>
    1264:	b9 2c       	mov	r11, r9
    1266:	a4 fe       	sbrs	r10, 4
    1268:	0f c0       	rjmp	.+30     	; 0x1288 <__stack+0x189>
    126a:	fe 01       	movw	r30, r28
    126c:	e8 0d       	add	r30, r8
    126e:	f1 1d       	adc	r31, r1
    1270:	80 81       	ld	r24, Z
    1272:	80 33       	cpi	r24, 0x30	; 48
    1274:	21 f4       	brne	.+8      	; 0x127e <__stack+0x17f>
    1276:	9a 2d       	mov	r25, r10
    1278:	99 7e       	andi	r25, 0xE9	; 233
    127a:	a9 2e       	mov	r10, r25
    127c:	09 c0       	rjmp	.+18     	; 0x1290 <__stack+0x191>
    127e:	a2 fe       	sbrs	r10, 2
    1280:	06 c0       	rjmp	.+12     	; 0x128e <__stack+0x18f>
    1282:	b3 94       	inc	r11
    1284:	b3 94       	inc	r11
    1286:	04 c0       	rjmp	.+8      	; 0x1290 <__stack+0x191>
    1288:	8a 2d       	mov	r24, r10
    128a:	86 78       	andi	r24, 0x86	; 134
    128c:	09 f0       	breq	.+2      	; 0x1290 <__stack+0x191>
    128e:	b3 94       	inc	r11
    1290:	a3 fc       	sbrc	r10, 3
    1292:	10 c0       	rjmp	.+32     	; 0x12b4 <__stack+0x1b5>
    1294:	a0 fe       	sbrs	r10, 0
    1296:	06 c0       	rjmp	.+12     	; 0x12a4 <__stack+0x1a5>
    1298:	b2 14       	cp	r11, r2
    129a:	80 f4       	brcc	.+32     	; 0x12bc <__stack+0x1bd>
    129c:	28 0c       	add	r2, r8
    129e:	92 2c       	mov	r9, r2
    12a0:	9b 18       	sub	r9, r11
    12a2:	0d c0       	rjmp	.+26     	; 0x12be <__stack+0x1bf>
    12a4:	b2 14       	cp	r11, r2
    12a6:	58 f4       	brcc	.+22     	; 0x12be <__stack+0x1bf>
    12a8:	b6 01       	movw	r22, r12
    12aa:	80 e2       	ldi	r24, 0x20	; 32
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	76 d0       	rcall	.+236    	; 0x139c <fputc>
    12b0:	b3 94       	inc	r11
    12b2:	f8 cf       	rjmp	.-16     	; 0x12a4 <__stack+0x1a5>
    12b4:	b2 14       	cp	r11, r2
    12b6:	18 f4       	brcc	.+6      	; 0x12be <__stack+0x1bf>
    12b8:	2b 18       	sub	r2, r11
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <__stack+0x1c1>
    12bc:	98 2c       	mov	r9, r8
    12be:	21 2c       	mov	r2, r1
    12c0:	a4 fe       	sbrs	r10, 4
    12c2:	0f c0       	rjmp	.+30     	; 0x12e2 <__stack+0x1e3>
    12c4:	b6 01       	movw	r22, r12
    12c6:	80 e3       	ldi	r24, 0x30	; 48
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	68 d0       	rcall	.+208    	; 0x139c <fputc>
    12cc:	a2 fe       	sbrs	r10, 2
    12ce:	16 c0       	rjmp	.+44     	; 0x12fc <__stack+0x1fd>
    12d0:	a1 fc       	sbrc	r10, 1
    12d2:	03 c0       	rjmp	.+6      	; 0x12da <__stack+0x1db>
    12d4:	88 e7       	ldi	r24, 0x78	; 120
    12d6:	90 e0       	ldi	r25, 0x00	; 0
    12d8:	02 c0       	rjmp	.+4      	; 0x12de <__stack+0x1df>
    12da:	88 e5       	ldi	r24, 0x58	; 88
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	b6 01       	movw	r22, r12
    12e0:	0c c0       	rjmp	.+24     	; 0x12fa <__stack+0x1fb>
    12e2:	8a 2d       	mov	r24, r10
    12e4:	86 78       	andi	r24, 0x86	; 134
    12e6:	51 f0       	breq	.+20     	; 0x12fc <__stack+0x1fd>
    12e8:	a1 fe       	sbrs	r10, 1
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <__stack+0x1f1>
    12ec:	8b e2       	ldi	r24, 0x2B	; 43
    12ee:	01 c0       	rjmp	.+2      	; 0x12f2 <__stack+0x1f3>
    12f0:	80 e2       	ldi	r24, 0x20	; 32
    12f2:	a7 fc       	sbrc	r10, 7
    12f4:	8d e2       	ldi	r24, 0x2D	; 45
    12f6:	b6 01       	movw	r22, r12
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	50 d0       	rcall	.+160    	; 0x139c <fputc>
    12fc:	89 14       	cp	r8, r9
    12fe:	30 f4       	brcc	.+12     	; 0x130c <__stack+0x20d>
    1300:	b6 01       	movw	r22, r12
    1302:	80 e3       	ldi	r24, 0x30	; 48
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	4a d0       	rcall	.+148    	; 0x139c <fputc>
    1308:	9a 94       	dec	r9
    130a:	f8 cf       	rjmp	.-16     	; 0x12fc <__stack+0x1fd>
    130c:	8a 94       	dec	r8
    130e:	f3 01       	movw	r30, r6
    1310:	e8 0d       	add	r30, r8
    1312:	f1 1d       	adc	r31, r1
    1314:	80 81       	ld	r24, Z
    1316:	b6 01       	movw	r22, r12
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	40 d0       	rcall	.+128    	; 0x139c <fputc>
    131c:	81 10       	cpse	r8, r1
    131e:	f6 cf       	rjmp	.-20     	; 0x130c <__stack+0x20d>
    1320:	22 20       	and	r2, r2
    1322:	09 f4       	brne	.+2      	; 0x1326 <__stack+0x227>
    1324:	4e ce       	rjmp	.-868    	; 0xfc2 <vfprintf+0x4c>
    1326:	b6 01       	movw	r22, r12
    1328:	80 e2       	ldi	r24, 0x20	; 32
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	37 d0       	rcall	.+110    	; 0x139c <fputc>
    132e:	2a 94       	dec	r2
    1330:	f7 cf       	rjmp	.-18     	; 0x1320 <__stack+0x221>
    1332:	f6 01       	movw	r30, r12
    1334:	86 81       	ldd	r24, Z+6	; 0x06
    1336:	97 81       	ldd	r25, Z+7	; 0x07
    1338:	02 c0       	rjmp	.+4      	; 0x133e <__stack+0x23f>
    133a:	8f ef       	ldi	r24, 0xFF	; 255
    133c:	9f ef       	ldi	r25, 0xFF	; 255
    133e:	2b 96       	adiw	r28, 0x0b	; 11
    1340:	0f b6       	in	r0, 0x3f	; 63
    1342:	f8 94       	cli
    1344:	de bf       	out	0x3e, r29	; 62
    1346:	0f be       	out	0x3f, r0	; 63
    1348:	cd bf       	out	0x3d, r28	; 61
    134a:	df 91       	pop	r29
    134c:	cf 91       	pop	r28
    134e:	1f 91       	pop	r17
    1350:	0f 91       	pop	r16
    1352:	ff 90       	pop	r15
    1354:	ef 90       	pop	r14
    1356:	df 90       	pop	r13
    1358:	cf 90       	pop	r12
    135a:	bf 90       	pop	r11
    135c:	af 90       	pop	r10
    135e:	9f 90       	pop	r9
    1360:	8f 90       	pop	r8
    1362:	7f 90       	pop	r7
    1364:	6f 90       	pop	r6
    1366:	5f 90       	pop	r5
    1368:	4f 90       	pop	r4
    136a:	3f 90       	pop	r3
    136c:	2f 90       	pop	r2
    136e:	08 95       	ret

00001370 <strnlen_P>:
    1370:	fc 01       	movw	r30, r24
    1372:	05 90       	lpm	r0, Z+
    1374:	61 50       	subi	r22, 0x01	; 1
    1376:	70 40       	sbci	r23, 0x00	; 0
    1378:	01 10       	cpse	r0, r1
    137a:	d8 f7       	brcc	.-10     	; 0x1372 <strnlen_P+0x2>
    137c:	80 95       	com	r24
    137e:	90 95       	com	r25
    1380:	8e 0f       	add	r24, r30
    1382:	9f 1f       	adc	r25, r31
    1384:	08 95       	ret

00001386 <strnlen>:
    1386:	fc 01       	movw	r30, r24
    1388:	61 50       	subi	r22, 0x01	; 1
    138a:	70 40       	sbci	r23, 0x00	; 0
    138c:	01 90       	ld	r0, Z+
    138e:	01 10       	cpse	r0, r1
    1390:	d8 f7       	brcc	.-10     	; 0x1388 <strnlen+0x2>
    1392:	80 95       	com	r24
    1394:	90 95       	com	r25
    1396:	8e 0f       	add	r24, r30
    1398:	9f 1f       	adc	r25, r31
    139a:	08 95       	ret

0000139c <fputc>:
    139c:	0f 93       	push	r16
    139e:	1f 93       	push	r17
    13a0:	cf 93       	push	r28
    13a2:	df 93       	push	r29
    13a4:	fb 01       	movw	r30, r22
    13a6:	23 81       	ldd	r18, Z+3	; 0x03
    13a8:	21 fd       	sbrc	r18, 1
    13aa:	03 c0       	rjmp	.+6      	; 0x13b2 <fputc+0x16>
    13ac:	8f ef       	ldi	r24, 0xFF	; 255
    13ae:	9f ef       	ldi	r25, 0xFF	; 255
    13b0:	2c c0       	rjmp	.+88     	; 0x140a <fputc+0x6e>
    13b2:	22 ff       	sbrs	r18, 2
    13b4:	16 c0       	rjmp	.+44     	; 0x13e2 <fputc+0x46>
    13b6:	46 81       	ldd	r20, Z+6	; 0x06
    13b8:	57 81       	ldd	r21, Z+7	; 0x07
    13ba:	24 81       	ldd	r18, Z+4	; 0x04
    13bc:	35 81       	ldd	r19, Z+5	; 0x05
    13be:	42 17       	cp	r20, r18
    13c0:	53 07       	cpc	r21, r19
    13c2:	44 f4       	brge	.+16     	; 0x13d4 <fputc+0x38>
    13c4:	a0 81       	ld	r26, Z
    13c6:	b1 81       	ldd	r27, Z+1	; 0x01
    13c8:	9d 01       	movw	r18, r26
    13ca:	2f 5f       	subi	r18, 0xFF	; 255
    13cc:	3f 4f       	sbci	r19, 0xFF	; 255
    13ce:	31 83       	std	Z+1, r19	; 0x01
    13d0:	20 83       	st	Z, r18
    13d2:	8c 93       	st	X, r24
    13d4:	26 81       	ldd	r18, Z+6	; 0x06
    13d6:	37 81       	ldd	r19, Z+7	; 0x07
    13d8:	2f 5f       	subi	r18, 0xFF	; 255
    13da:	3f 4f       	sbci	r19, 0xFF	; 255
    13dc:	37 83       	std	Z+7, r19	; 0x07
    13de:	26 83       	std	Z+6, r18	; 0x06
    13e0:	14 c0       	rjmp	.+40     	; 0x140a <fputc+0x6e>
    13e2:	8b 01       	movw	r16, r22
    13e4:	ec 01       	movw	r28, r24
    13e6:	fb 01       	movw	r30, r22
    13e8:	00 84       	ldd	r0, Z+8	; 0x08
    13ea:	f1 85       	ldd	r31, Z+9	; 0x09
    13ec:	e0 2d       	mov	r30, r0
    13ee:	09 95       	icall
    13f0:	89 2b       	or	r24, r25
    13f2:	e1 f6       	brne	.-72     	; 0x13ac <fputc+0x10>
    13f4:	d8 01       	movw	r26, r16
    13f6:	16 96       	adiw	r26, 0x06	; 6
    13f8:	8d 91       	ld	r24, X+
    13fa:	9c 91       	ld	r25, X
    13fc:	17 97       	sbiw	r26, 0x07	; 7
    13fe:	01 96       	adiw	r24, 0x01	; 1
    1400:	17 96       	adiw	r26, 0x07	; 7
    1402:	9c 93       	st	X, r25
    1404:	8e 93       	st	-X, r24
    1406:	16 97       	sbiw	r26, 0x06	; 6
    1408:	ce 01       	movw	r24, r28
    140a:	df 91       	pop	r29
    140c:	cf 91       	pop	r28
    140e:	1f 91       	pop	r17
    1410:	0f 91       	pop	r16
    1412:	08 95       	ret

00001414 <__ultoa_invert>:
    1414:	fa 01       	movw	r30, r20
    1416:	aa 27       	eor	r26, r26
    1418:	28 30       	cpi	r18, 0x08	; 8
    141a:	51 f1       	breq	.+84     	; 0x1470 <__ultoa_invert+0x5c>
    141c:	20 31       	cpi	r18, 0x10	; 16
    141e:	81 f1       	breq	.+96     	; 0x1480 <__ultoa_invert+0x6c>
    1420:	e8 94       	clt
    1422:	6f 93       	push	r22
    1424:	6e 7f       	andi	r22, 0xFE	; 254
    1426:	6e 5f       	subi	r22, 0xFE	; 254
    1428:	7f 4f       	sbci	r23, 0xFF	; 255
    142a:	8f 4f       	sbci	r24, 0xFF	; 255
    142c:	9f 4f       	sbci	r25, 0xFF	; 255
    142e:	af 4f       	sbci	r26, 0xFF	; 255
    1430:	b1 e0       	ldi	r27, 0x01	; 1
    1432:	3e d0       	rcall	.+124    	; 0x14b0 <__ultoa_invert+0x9c>
    1434:	b4 e0       	ldi	r27, 0x04	; 4
    1436:	3c d0       	rcall	.+120    	; 0x14b0 <__ultoa_invert+0x9c>
    1438:	67 0f       	add	r22, r23
    143a:	78 1f       	adc	r23, r24
    143c:	89 1f       	adc	r24, r25
    143e:	9a 1f       	adc	r25, r26
    1440:	a1 1d       	adc	r26, r1
    1442:	68 0f       	add	r22, r24
    1444:	79 1f       	adc	r23, r25
    1446:	8a 1f       	adc	r24, r26
    1448:	91 1d       	adc	r25, r1
    144a:	a1 1d       	adc	r26, r1
    144c:	6a 0f       	add	r22, r26
    144e:	71 1d       	adc	r23, r1
    1450:	81 1d       	adc	r24, r1
    1452:	91 1d       	adc	r25, r1
    1454:	a1 1d       	adc	r26, r1
    1456:	20 d0       	rcall	.+64     	; 0x1498 <__ultoa_invert+0x84>
    1458:	09 f4       	brne	.+2      	; 0x145c <__ultoa_invert+0x48>
    145a:	68 94       	set
    145c:	3f 91       	pop	r19
    145e:	2a e0       	ldi	r18, 0x0A	; 10
    1460:	26 9f       	mul	r18, r22
    1462:	11 24       	eor	r1, r1
    1464:	30 19       	sub	r19, r0
    1466:	30 5d       	subi	r19, 0xD0	; 208
    1468:	31 93       	st	Z+, r19
    146a:	de f6       	brtc	.-74     	; 0x1422 <__ultoa_invert+0xe>
    146c:	cf 01       	movw	r24, r30
    146e:	08 95       	ret
    1470:	46 2f       	mov	r20, r22
    1472:	47 70       	andi	r20, 0x07	; 7
    1474:	40 5d       	subi	r20, 0xD0	; 208
    1476:	41 93       	st	Z+, r20
    1478:	b3 e0       	ldi	r27, 0x03	; 3
    147a:	0f d0       	rcall	.+30     	; 0x149a <__ultoa_invert+0x86>
    147c:	c9 f7       	brne	.-14     	; 0x1470 <__ultoa_invert+0x5c>
    147e:	f6 cf       	rjmp	.-20     	; 0x146c <__ultoa_invert+0x58>
    1480:	46 2f       	mov	r20, r22
    1482:	4f 70       	andi	r20, 0x0F	; 15
    1484:	40 5d       	subi	r20, 0xD0	; 208
    1486:	4a 33       	cpi	r20, 0x3A	; 58
    1488:	18 f0       	brcs	.+6      	; 0x1490 <__ultoa_invert+0x7c>
    148a:	49 5d       	subi	r20, 0xD9	; 217
    148c:	31 fd       	sbrc	r19, 1
    148e:	40 52       	subi	r20, 0x20	; 32
    1490:	41 93       	st	Z+, r20
    1492:	02 d0       	rcall	.+4      	; 0x1498 <__ultoa_invert+0x84>
    1494:	a9 f7       	brne	.-22     	; 0x1480 <__ultoa_invert+0x6c>
    1496:	ea cf       	rjmp	.-44     	; 0x146c <__ultoa_invert+0x58>
    1498:	b4 e0       	ldi	r27, 0x04	; 4
    149a:	a6 95       	lsr	r26
    149c:	97 95       	ror	r25
    149e:	87 95       	ror	r24
    14a0:	77 95       	ror	r23
    14a2:	67 95       	ror	r22
    14a4:	ba 95       	dec	r27
    14a6:	c9 f7       	brne	.-14     	; 0x149a <__ultoa_invert+0x86>
    14a8:	00 97       	sbiw	r24, 0x00	; 0
    14aa:	61 05       	cpc	r22, r1
    14ac:	71 05       	cpc	r23, r1
    14ae:	08 95       	ret
    14b0:	9b 01       	movw	r18, r22
    14b2:	ac 01       	movw	r20, r24
    14b4:	0a 2e       	mov	r0, r26
    14b6:	06 94       	lsr	r0
    14b8:	57 95       	ror	r21
    14ba:	47 95       	ror	r20
    14bc:	37 95       	ror	r19
    14be:	27 95       	ror	r18
    14c0:	ba 95       	dec	r27
    14c2:	c9 f7       	brne	.-14     	; 0x14b6 <__ultoa_invert+0xa2>
    14c4:	62 0f       	add	r22, r18
    14c6:	73 1f       	adc	r23, r19
    14c8:	84 1f       	adc	r24, r20
    14ca:	95 1f       	adc	r25, r21
    14cc:	a0 1d       	adc	r26, r0
    14ce:	08 95       	ret

000014d0 <_exit>:
    14d0:	f8 94       	cli

000014d2 <__stop_program>:
    14d2:	ff cf       	rjmp	.-2      	; 0x14d2 <__stop_program>
