{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1545463277930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545463278043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545463278209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545463278209 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545463278639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545463279330 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545463279330 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545463279330 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545463279330 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545463279341 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545463279341 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545463279341 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1545463279341 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545463279344 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 18 " "No exact pin location assignment(s) for 1 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_led " "Pin test_led not assigned to an exact location on the device" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { test_led } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 6 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1545463280627 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1545463280627 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1545463281637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545463281641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545463281643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545463281675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545463281679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545463281682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u_key\|D_ff_3\[2\] " "Destination node key:u_key\|D_ff_3\[2\]" {  } { { "key.v" "" { Text "F:/czcjj/key.v" 29 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key:u_key|D_ff_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u_key\|D_ff_2\[2\] " "Destination node key:u_key\|D_ff_2\[2\]" {  } { { "key.v" "" { Text "F:/czcjj/key.v" 23 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key:u_key|D_ff_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u_key\|D_ff_3\[1\] " "Destination node key:u_key\|D_ff_3\[1\]" {  } { { "key.v" "" { Text "F:/czcjj/key.v" 29 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key:u_key|D_ff_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281827 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:u_key\|D_ff_2\[1\] " "Destination node key:u_key\|D_ff_2\[1\]" {  } { { "key.v" "" { Text "F:/czcjj/key.v" 23 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key:u_key|D_ff_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281827 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1545463281827 ""}  } { { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 2 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 2739 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281827 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg:u_seg\|dri_clk  " "Automatically promoted node seg:u_seg\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281829 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg:u_seg\|dri_clk~0 " "Destination node seg:u_seg\|dri_clk~0" {  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 17 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg:u_seg|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 1071 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281829 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1545463281829 ""}  } { { "seg.v" "" { Text "F:/czcjj/seg.v" 17 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg:u_seg|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:u_mux\|Mux20~0  " "Automatically promoted node mux:u_mux\|Mux20~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281830 ""}  } { { "mux.v" "" { Text "F:/czcjj/mux.v" 36 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:u_mux|Mux20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 2297 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:u_key\|control\[1\]  " "Automatically promoted node key:u_key\|control\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281831 ""}  } { { "key.v" "" { Text "F:/czcjj/key.v" 6 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key:u_key|control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_1s:u_count_1\|clk_1s  " "Automatically promoted node count_1s:u_count_1\|clk_1s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_1s:u_count_1\|clk_1s~0 " "Destination node count_1s:u_count_1\|clk_1s~0" {  } { { "count_1s.v" "" { Text "F:/czcjj/count_1s.v" 17 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_1s:u_count_1|clk_1s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 2482 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545463281831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1545463281831 ""}  } { { "count_1s.v" "" { Text "F:/czcjj/count_1s.v" 17 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_1s:u_count_1|clk_1s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_1s:u_count_1\|flag_1m  " "Automatically promoted node count_1s:u_count_1\|flag_1m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545463281832 ""}  } { { "count_1s.v" "" { Text "F:/czcjj/count_1s.v" 18 -1 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count_1s:u_count_1|flag_1m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545463281832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545463283176 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545463283179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545463283180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545463283185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545463283189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545463283192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545463283192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545463283195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545463284500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1545463284504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545463284504 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1545463284513 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1545463284513 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1545463284513 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 20 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1545463284516 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1545463284516 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1545463284516 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545463284768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545463287097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545463288537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545463288573 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545463293423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545463293423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545463294565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/czcjj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1545463297755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545463297755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545463302261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1545463302263 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545463302263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.91 " "Total time spent on timing analysis during the Fitter is 3.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1545463302336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545463302543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545463303348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545463303544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545463304500 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545463305989 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVTTL E1 " "Pin sys_clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 2 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1545463307442 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL E16 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { key[0] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 4 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1545463307442 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL N13 " "Pin reset_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { reset_n } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 3 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1545463307442 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL M15 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { key[2] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 4 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1545463307442 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL M16 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin64/pin_planner.ppl" { key[1] } } } { "f:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "top_czcjj.v" "" { Text "F:/czcjj/top_czcjj.v" 4 0 0 } } { "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/czcjj/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1545463307442 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1545463307442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/czcjj/output_files/top.fit.smsg " "Generated suppressed messages file F:/czcjj/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545463307828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5435 " "Peak virtual memory: 5435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545463309542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 15:21:49 2018 " "Processing ended: Sat Dec 22 15:21:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545463309542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545463309542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545463309542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545463309542 ""}
