===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.4084 seconds

  ----Wall Time----  ----Name----
    3.6734 ( 11.7%)  FIR Parser
   14.6637 ( 46.7%)  'firrtl.circuit' Pipeline
    1.2441 (  4.0%)    'firrtl.module' Pipeline
    1.1309 (  3.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1132 (  0.4%)      LowerCHIRRTLPass
    0.1146 (  0.4%)    InferWidths
    0.6698 (  2.1%)    InferResets
    0.0258 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0249 (  0.1%)    PrefixModules
    0.6360 (  2.0%)    LowerFIRRTLTypes
    6.0174 ( 19.2%)    'firrtl.module' Pipeline
    0.7390 (  2.4%)      ExpandWhens
    0.0272 (  0.1%)      RemoveResets
    5.2512 ( 16.7%)      Canonicalizer
    0.3871 (  1.2%)    Inliner
    1.1791 (  3.8%)    IMConstProp
    0.0386 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.9377 ( 12.5%)    'firrtl.module' Pipeline
    3.9377 ( 12.5%)      Canonicalizer
    0.3319 (  1.1%)    CreateSiFiveMetadata
    0.1208 (  0.4%)    EmitOMIR
    0.0369 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4626 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.7623 ( 24.7%)  'hw.module' Pipeline
    0.6666 (  2.1%)    HWCleanup
    1.0969 (  3.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.1748 ( 16.5%)    Canonicalizer
    0.0836 (  0.3%)    HWLegalizeModules
    0.7403 (  2.4%)    PrettifyVerilog
    2.8439 (  9.1%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   31.4084 (100.0%)  Total

{
  totalTime: 31.433,
  maxMemory: 594993152
}
