// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#include "splitter_Loop_1_proc.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic splitter_Loop_1_proc::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic splitter_Loop_1_proc::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> splitter_Loop_1_proc::ap_ST_st1_fsm_0 = "1";
const sc_lv<3> splitter_Loop_1_proc::ap_ST_pp0_stg0_fsm_1 = "10";
const sc_lv<3> splitter_Loop_1_proc::ap_ST_st4_fsm_2 = "100";
const sc_lv<32> splitter_Loop_1_proc::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> splitter_Loop_1_proc::ap_const_lv1_1 = "1";
const sc_lv<32> splitter_Loop_1_proc::ap_const_lv32_1 = "1";
const sc_lv<1> splitter_Loop_1_proc::ap_const_lv1_0 = "0";
const sc_lv<10> splitter_Loop_1_proc::ap_const_lv10_0 = "0000000000";
const sc_lv<10> splitter_Loop_1_proc::ap_const_lv10_310 = "1100010000";
const sc_lv<10> splitter_Loop_1_proc::ap_const_lv10_1 = "1";
const sc_lv<32> splitter_Loop_1_proc::ap_const_lv32_2 = "10";

splitter_Loop_1_proc::splitter_Loop_1_proc(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_st1_fsm_0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sig_cseq_ST_st4_fsm_2 );

    SC_METHOD(thread_ap_sig_bdd_105);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_sig_bdd_140);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_66);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_92);
    sensitive << ( input_V_empty_n );
    sensitive << ( output_0_V_full_n );
    sensitive << ( output_1_V_full_n );
    sensitive << ( output_2_V_full_n );
    sensitive << ( output_3_V_full_n );
    sensitive << ( output_4_V_full_n );
    sensitive << ( output_5_V_full_n );
    sensitive << ( exitcond4_i_i_reg_123 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg0_fsm_1);
    sensitive << ( ap_sig_bdd_66 );

    SC_METHOD(thread_ap_sig_cseq_ST_st1_fsm_0);
    sensitive << ( ap_sig_bdd_22 );

    SC_METHOD(thread_ap_sig_cseq_ST_st4_fsm_2);
    sensitive << ( ap_sig_bdd_140 );

    SC_METHOD(thread_exitcond4_i_i_fu_111_p2);
    sensitive << ( pixels_read_0_i_i_reg_100 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_input_V_read);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_0_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_0_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_1_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_1_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_2_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_2_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_3_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_3_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_4_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_4_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_5_V_din);
    sensitive << ( input_V_dout );
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_output_5_V_write);
    sensitive << ( exitcond4_i_i_reg_123 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_1 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_pixels_read_fu_117_p2);
    sensitive << ( pixels_read_0_i_i_reg_100 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_CS_fsm );
    sensitive << ( exitcond4_i_i_fu_111_p2 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_92 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_bdd_105 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_reg_ppiten_pp0_it0 = SC_LOGIC_0;
    ap_reg_ppiten_pp0_it1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "splitter_Loop_1_proc_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_V_dout, "(port)input_V_dout");
    sc_trace(mVcdFile, input_V_empty_n, "(port)input_V_empty_n");
    sc_trace(mVcdFile, input_V_read, "(port)input_V_read");
    sc_trace(mVcdFile, output_0_V_din, "(port)output_0_V_din");
    sc_trace(mVcdFile, output_0_V_full_n, "(port)output_0_V_full_n");
    sc_trace(mVcdFile, output_0_V_write, "(port)output_0_V_write");
    sc_trace(mVcdFile, output_1_V_din, "(port)output_1_V_din");
    sc_trace(mVcdFile, output_1_V_full_n, "(port)output_1_V_full_n");
    sc_trace(mVcdFile, output_1_V_write, "(port)output_1_V_write");
    sc_trace(mVcdFile, output_2_V_din, "(port)output_2_V_din");
    sc_trace(mVcdFile, output_2_V_full_n, "(port)output_2_V_full_n");
    sc_trace(mVcdFile, output_2_V_write, "(port)output_2_V_write");
    sc_trace(mVcdFile, output_3_V_din, "(port)output_3_V_din");
    sc_trace(mVcdFile, output_3_V_full_n, "(port)output_3_V_full_n");
    sc_trace(mVcdFile, output_3_V_write, "(port)output_3_V_write");
    sc_trace(mVcdFile, output_4_V_din, "(port)output_4_V_din");
    sc_trace(mVcdFile, output_4_V_full_n, "(port)output_4_V_full_n");
    sc_trace(mVcdFile, output_4_V_write, "(port)output_4_V_write");
    sc_trace(mVcdFile, output_5_V_din, "(port)output_5_V_din");
    sc_trace(mVcdFile, output_5_V_full_n, "(port)output_5_V_full_n");
    sc_trace(mVcdFile, output_5_V_write, "(port)output_5_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st1_fsm_0, "ap_sig_cseq_ST_st1_fsm_0");
    sc_trace(mVcdFile, ap_sig_bdd_22, "ap_sig_bdd_22");
    sc_trace(mVcdFile, pixels_read_0_i_i_reg_100, "pixels_read_0_i_i_reg_100");
    sc_trace(mVcdFile, exitcond4_i_i_fu_111_p2, "exitcond4_i_i_fu_111_p2");
    sc_trace(mVcdFile, exitcond4_i_i_reg_123, "exitcond4_i_i_reg_123");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg0_fsm_1, "ap_sig_cseq_ST_pp0_stg0_fsm_1");
    sc_trace(mVcdFile, ap_sig_bdd_66, "ap_sig_bdd_66");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it0, "ap_reg_ppiten_pp0_it0");
    sc_trace(mVcdFile, ap_sig_bdd_92, "ap_sig_bdd_92");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it1, "ap_reg_ppiten_pp0_it1");
    sc_trace(mVcdFile, pixels_read_fu_117_p2, "pixels_read_fu_117_p2");
    sc_trace(mVcdFile, ap_sig_bdd_105, "ap_sig_bdd_105");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st4_fsm_2, "ap_sig_cseq_ST_st4_fsm_2");
    sc_trace(mVcdFile, ap_sig_bdd_140, "ap_sig_bdd_140");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

splitter_Loop_1_proc::~splitter_Loop_1_proc() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void splitter_Loop_1_proc::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_st1_fsm_0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_2.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
             !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && 
             !esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0))) {
            ap_reg_ppiten_pp0_it0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                    !ap_sig_bdd_105.read())) {
            ap_reg_ppiten_pp0_it0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
             !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && 
             esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0))) {
            ap_reg_ppiten_pp0_it1 = ap_const_logic_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                     !ap_sig_bdd_105.read()) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
                     !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && 
                     !esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0)))) {
            ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && 
         esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0))) {
        pixels_read_0_i_i_reg_100 = pixels_read_fu_117_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !ap_sig_bdd_105.read())) {
        pixels_read_0_i_i_reg_100 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        exitcond4_i_i_reg_123 = exitcond4_i_i_fu_111_p2.read();
    }
}

void splitter_Loop_1_proc::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_done_reg.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_ap_idle() {
    if ((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_2.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_ap_sig_bdd_105() {
    ap_sig_bdd_105 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void splitter_Loop_1_proc::thread_ap_sig_bdd_140() {
    ap_sig_bdd_140 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(2, 2));
}

void splitter_Loop_1_proc::thread_ap_sig_bdd_22() {
    ap_sig_bdd_22 = esl_seteq<1,1,1>(ap_CS_fsm.read().range(0, 0), ap_const_lv1_1);
}

void splitter_Loop_1_proc::thread_ap_sig_bdd_66() {
    ap_sig_bdd_66 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(1, 1));
}

void splitter_Loop_1_proc::thread_ap_sig_bdd_92() {
    ap_sig_bdd_92 = ((esl_seteq<1,1,1>(input_V_empty_n.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_0_V_full_n.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_1_V_full_n.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_2_V_full_n.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_3_V_full_n.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_4_V_full_n.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(output_5_V_full_n.read(), ap_const_logic_0)));
}

void splitter_Loop_1_proc::thread_ap_sig_cseq_ST_pp0_stg0_fsm_1() {
    if (ap_sig_bdd_66.read()) {
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_ap_sig_cseq_ST_st1_fsm_0() {
    if (ap_sig_bdd_22.read()) {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_ap_sig_cseq_ST_st4_fsm_2() {
    if (ap_sig_bdd_140.read()) {
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st4_fsm_2 = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_exitcond4_i_i_fu_111_p2() {
    exitcond4_i_i_fu_111_p2 = (!pixels_read_0_i_i_reg_100.read().is_01() || !ap_const_lv10_310.is_01())? sc_lv<1>(): sc_lv<1>(pixels_read_0_i_i_reg_100.read() == ap_const_lv10_310);
}

void splitter_Loop_1_proc::thread_input_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        input_V_read = ap_const_logic_1;
    } else {
        input_V_read = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_0_V_din() {
    output_0_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_0_V_write = ap_const_logic_1;
    } else {
        output_0_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_1_V_din() {
    output_1_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_1_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_1_V_write = ap_const_logic_1;
    } else {
        output_1_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_2_V_din() {
    output_2_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_2_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_2_V_write = ap_const_logic_1;
    } else {
        output_2_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_3_V_din() {
    output_3_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_3_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_3_V_write = ap_const_logic_1;
    } else {
        output_3_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_4_V_din() {
    output_4_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_4_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_4_V_write = ap_const_logic_1;
    } else {
        output_4_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_output_5_V_din() {
    output_5_V_din = input_V_dout.read();
}

void splitter_Loop_1_proc::thread_output_5_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_1.read()) && 
         esl_seteq<1,1,1>(exitcond4_i_i_reg_123.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())))) {
        output_5_V_write = ap_const_logic_1;
    } else {
        output_5_V_write = ap_const_logic_0;
    }
}

void splitter_Loop_1_proc::thread_pixels_read_fu_117_p2() {
    pixels_read_fu_117_p2 = (!pixels_read_0_i_i_reg_100.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(pixels_read_0_i_i_reg_100.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void splitter_Loop_1_proc::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!ap_sig_bdd_105.read()) {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && !esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && !(ap_sig_bdd_92.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read())) && !esl_seteq<1,1,1>(exitcond4_i_i_fu_111_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_st4_fsm_2;
            } else {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

