Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 16 00:16:22 2017
| Host         : DESKTOP-41VVHGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file divder_top_level_timing_summary_routed.rpt -rpx divder_top_level_timing_summary_routed.rpx
| Design       : divder_top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.076        0.000                      0                   33        0.265        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.076        0.000                      0                   33        0.265        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.291ns (46.045%)  route 2.685ns (53.956%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk0/count10_carry__5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.298 r  clk0/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.298    clk0/count10_carry__6_n_6
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    clk0/CLK
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    clk0/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 2.207ns (45.118%)  route 2.685ns (54.882%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk0/count10_carry__5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.214 r  clk0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.214    clk0/count10_carry__6_n_5
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    clk0/CLK
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    clk0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 2.187ns (44.893%)  route 2.685ns (55.107%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  clk0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.975    clk0/count10_carry__5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.194 r  clk0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.194    clk0/count10_carry__6_n_7
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.603    15.026    clk0/CLK
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109    15.374    clk0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.174ns (44.745%)  route 2.685ns (55.255%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.181 r  clk0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.181    clk0/count10_carry__5_n_6
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    clk0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 2.166ns (44.654%)  route 2.685ns (55.346%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.173 r  clk0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.173    clk0/count10_carry__5_n_4
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[28]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    clk0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 2.090ns (43.773%)  route 2.685ns (56.227%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.097 r  clk0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.097    clk0/count10_carry__5_n_5
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[27]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    clk0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 2.070ns (43.537%)  route 2.685ns (56.463%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  clk0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.858    clk0/count10_carry__4_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.077 r  clk0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.077    clk0/count10_carry__5_n_7
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.602    15.025    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.109    15.373    clk0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.057ns (43.382%)  route 2.685ns (56.618%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.064 r  clk0/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.064    clk0/count10_carry__4_n_6
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk0/CLK
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[22]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.372    clk0/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 2.049ns (43.286%)  route 2.685ns (56.714%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.056 r  clk0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.056    clk0/count10_carry__4_n_4
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk0/CLK
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.372    clk0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 clk0/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.973ns (42.361%)  route 2.685ns (57.639%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.720     5.323    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  clk0/count1_reg[16]/Q
                         net (fo=2, routed)           0.809     6.650    clk0/count1[16]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.774 r  clk0/count10_carry_i_9/O
                         net (fo=1, routed)           0.402     7.176    clk0/count10_carry_i_9_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  clk0/count10_carry_i_5/O
                         net (fo=6, routed)           1.473     8.773    clk0/count10_carry_i_5_n_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.897 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     8.897    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.273 r  clk0/count10_carry/CO[3]
                         net (fo=1, routed)           0.000     9.273    clk0/count10_carry_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  clk0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.390    clk0/count10_carry__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  clk0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.507    clk0/count10_carry__1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  clk0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.624    clk0/count10_carry__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  clk0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.741    clk0/count10_carry__3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.980 r  clk0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.980    clk0/count10_carry__4_n_5
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.601    15.024    clk0/CLK
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[23]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.109    15.372    clk0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk0/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  clk0/count1_reg[15]/Q
                         net (fo=2, routed)           0.125     1.809    clk0/count1[15]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  clk0/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.919    clk0/count10_carry__2_n_5
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk0/CLK
    SLICE_X2Y85          FDRE                                         r  clk0/count1_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    clk0/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk0/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.519    clk0/CLK
    SLICE_X2Y86          FDRE                                         r  clk0/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  clk0/count1_reg[19]/Q
                         net (fo=2, routed)           0.125     1.809    clk0/count1[19]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  clk0/count10_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.919    clk0/count10_carry__3_n_5
    SLICE_X2Y86          FDRE                                         r  clk0/count1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk0/CLK
    SLICE_X2Y86          FDRE                                         r  clk0/count1_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    clk0/count1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk0/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk0/CLK
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clk0/count1_reg[7]/Q
                         net (fo=2, routed)           0.126     1.808    clk0/count1[7]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  clk0/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.918    clk0/count10_carry__0_n_5
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk0/CLK
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    clk0/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk0/count1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.520    clk0/CLK
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  clk0/count1_reg[23]/Q
                         net (fo=2, routed)           0.126     1.810    clk0/count1[23]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  clk0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.920    clk0/count10_carry__4_n_5
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.038    clk0/CLK
    SLICE_X2Y87          FDRE                                         r  clk0/count1_reg[23]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    clk0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  clk0/count1_reg[27]/Q
                         net (fo=2, routed)           0.127     1.812    clk0/count1[27]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  clk0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.922    clk0/count10_carry__5_n_5
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    clk0/CLK
    SLICE_X2Y88          FDRE                                         r  clk0/count1_reg[27]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    clk0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    clk0/CLK
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  clk0/count1_reg[31]/Q
                         net (fo=2, routed)           0.127     1.812    clk0/count1[31]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  clk0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.922    clk0/count10_carry__6_n_5
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    clk0/CLK
    SLICE_X2Y89          FDRE                                         r  clk0/count1_reg[31]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    clk0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk0/CLK
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clk0/count1_reg[3]/Q
                         net (fo=2, routed)           0.127     1.808    clk0/count1[3]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  clk0/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.918    clk0/count10_carry_n_5
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk0/CLK
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    clk0/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk0/CLK
    SLICE_X3Y83          FDRE                                         r  clk0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk0/clk_5KHz_reg/Q
                         net (fo=21, routed)          0.180     1.840    clk0/clk
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.885 r  clk0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.885    clk0/clk_5KHz_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  clk0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk0/CLK
    SLICE_X3Y83          FDRE                                         r  clk0/clk_5KHz_reg/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    clk0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk0/count1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk0/CLK
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clk0/count1_reg[8]/Q
                         net (fo=2, routed)           0.148     1.831    clk0/count1[8]
    SLICE_X2Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  clk0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.876    clk0/count1_0[8]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  clk0/count10_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.940    clk0/count10_carry__0_n_4
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    clk0/CLK
    SLICE_X2Y83          FDRE                                         r  clk0/count1_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    clk0/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk0/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clk0/CLK
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clk0/count1_reg[4]/Q
                         net (fo=2, routed)           0.149     1.831    clk0/count1[4]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.045     1.876 r  clk0/count10_carry_i_1/O
                         net (fo=1, routed)           0.000     1.876    clk0/count1_0[4]
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  clk0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.940    clk0/count10_carry_n_4
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    clk0/CLK
    SLICE_X2Y82          FDRE                                         r  clk0/count1_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.134     1.651    clk0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y83     clk0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     clk0/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     clk0/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     clk0/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     clk0/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clk0/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clk0/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clk0/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     clk0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk0/count1_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk0/count1_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     clk0/count1_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk0/count1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk0/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     clk0/count1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     clk0/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     clk0/count1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     clk0/count1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     clk0/count1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     clk0/count1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clk0/count1_reg[9]/C



