<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K_pro\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K_pro\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>C:\Git\TangPrimer20K_LUT-Network\mega138K_pro\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 28 19:51:27 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>551.597</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>96.483</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>455.114</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>32.171</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>13.000</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>77.829</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>0.900</td>
<td>374.065</td>
<td>79.953</td>
<td>408.616</td>
</tr>
<tr>
<td>VCCX</td>
<td>1.800</td>
<td>7.131</td>
<td>7.200</td>
<td>25.796</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>6.571</td>
<td>2.049</td>
<td>12.930</td>
</tr>
<tr>
<td>VCCIO25</td>
<td>2.500</td>
<td>2.718</td>
<td>0.122</td>
<td>7.100</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>0.232</td>
<td>0.735</td>
<td>3.193</td>
</tr>
<tr>
<td>VCC_LDO</td>
<td>1.200</td>
<td>73.501</td>
<td>4.800</td>
<td>93.961</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>3.802</td>
<td>NA</td>
<td>8.498</td>
</tr>
<tr>
<td>IO</td>
<td>52.482
<td>14.895
<td>51.545
</tr>
<tr>
<td>BSRAM</td>
<td>292.321
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>88.201
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DDRDLL</td>
<td>33.178
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>166.536
<td>NA</td>
<td>NA</td>
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>584.038</td>
<td>584.038(583.660)</td>
<tr>
<td>top/DDR3MI_inst/</td>
<td>375.843</td>
<td>375.843(375.843)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/</td>
<td>375.843</td>
<td>375.843(375.843)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/</td>
<td>287.552</td>
<td>287.552(254.183)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_init/</td>
<td>0.451</td>
<td>0.451(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/</td>
<td>253.144</td>
<td>253.144(253.135)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/</td>
<td>63.257</td>
<td>63.257(63.177)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.663</td>
<td>41.663(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/</td>
<td>63.254</td>
<td>63.254(63.174)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.660</td>
<td>41.660(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/</td>
<td>63.254</td>
<td>63.254(63.174)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.660</td>
<td>41.660(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/</td>
<td>63.254</td>
<td>63.254(63.174)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>41.660</td>
<td>41.660(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>21.514</td>
<td>21.514(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/</td>
<td>0.014</td>
<td>0.014(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/</td>
<td>0.059</td>
<td>0.059(0.036)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/</td>
<td>0.036</td>
<td>0.036(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib/</td>
<td>0.184</td>
<td>0.184(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/</td>
<td>0.086</td>
<td>0.086(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_ddr_phy_top/u_init_rmove_mod/</td>
<td>0.303</td>
<td>0.303(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/</td>
<td>88.291</td>
<td>88.291(88.154)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.190</td>
<td>0.190(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>87.799</td>
<td>87.799(87.639)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>87.639</td>
<td>87.639(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.128</td>
<td>0.128(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.025</td>
<td>0.025(0.000)</td>
<tr>
<td>top/DDR3MI_inst/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.012</td>
<td>0.012(0.000)</td>
<tr>
<td>top/DVI_TX_Top_inst/</td>
<td>0.174</td>
<td>0.174(0.174)</td>
<tr>
<td>top/DVI_TX_Top_inst/rgb2dvi_inst/</td>
<td>0.174</td>
<td>0.174(0.174)</td>
<tr>
<td>top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/</td>
<td>0.059</td>
<td>0.059(0.000)</td>
<tr>
<td>top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/</td>
<td>0.057</td>
<td>0.057(0.000)</td>
<tr>
<td>top/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/Gowin_PLL_dvi_inst/</td>
<td>44.938</td>
<td>44.938(0.000)</td>
<tr>
<td>top/Gowin_PLL_inst/</td>
<td>43.263</td>
<td>43.263(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/</td>
<td>119.094</td>
<td>119.094(119.094)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/</td>
<td>119.094</td>
<td>119.094(119.094)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/</td>
<td>118.899</td>
<td>118.899(118.899)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/</td>
<td>0.007</td>
<td>0.007(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/</td>
<td>71.145</td>
<td>71.145(71.095)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/</td>
<td>71.095</td>
<td>71.095(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/</td>
<td>47.748</td>
<td>47.748(47.717)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/</td>
<td>47.717</td>
<td>47.717(0.000)</td>
<tr>
<td>top/Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/</td>
<td>0.195</td>
<td>0.195(0.000)</td>
<tr>
<td>top/cmos_8_16bit_m0/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/i2c_config_m0/</td>
<td>0.198</td>
<td>0.198(0.192)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/</td>
<td>0.192</td>
<td>0.192(0.057)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/byte_controller/</td>
<td>0.057</td>
<td>0.057(0.046)</td>
<tr>
<td>top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/</td>
<td>0.046</td>
<td>0.046(0.000)</td>
<tr>
<td>top/u_MnistLutSimple/</td>
<td>0.128</td>
<td>0.128(0.128)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub0/i_MnistLutSimple_sub0_base/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub4/</td>
<td>0.128</td>
<td>0.128(0.128)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub4/i_MnistLutSimple_sub4_base/</td>
<td>0.128</td>
<td>0.128(0.000)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub5/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/vga_timing_m0/</td>
<td>0.019</td>
<td>0.019(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>clk</td>
<td>50.000</td>
<td>88.418</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>24.000</td>
<td>0.417</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000</td>
<td>262.545</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>12.000</td>
<td>4.659</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>65.000</td>
<td>28.292</td>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>24.000</td>
<td>0.011</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>1.000</td>
<td>0.000</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>325.000</td>
<td>0.008</td>
</tr>
<tr>
<td>mem_clk</td>
<td>400.000</td>
<td>199.714</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
