{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676968212911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676968212911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 09:30:12 2023 " "Processing started: Tue Feb 21 09:30:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676968212911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676968212911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ovelse_3 -c Ovelse_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ovelse_3 -c Ovelse_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676968212911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676968213363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/or_2_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/or_2_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2_input-dataflow " "Found design unit 1: or_2_input-dataflow" {  } { { "../Lektion2/or_2_input.vhd" "" { Text "C:/dsd/Lektion2/or_2_input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213920 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2_input " "Found entity 1: or_2_input" {  } { { "../Lektion2/or_2_input.vhd" "" { Text "C:/dsd/Lektion2/or_2_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/oevelse2_fulladder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dsd/lektion2/oevelse2_fulladder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/half_adder_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_2-dataflow " "Found design unit 1: xor_2-dataflow" {  } { { "../Lektion2/half_adder_xor.vhd" "" { Text "C:/dsd/Lektion2/half_adder_xor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213933 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "../Lektion2/half_adder_xor.vhd" "" { Text "C:/dsd/Lektion2/half_adder_xor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_struct.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dsd/lektion2/half_adder_struct.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_beh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/half_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_beh-behavior " "Found design unit 1: half_adder_beh-behavior" {  } { { "../Lektion2/half_adder_beh.vhd" "" { Text "C:/dsd/Lektion2/half_adder_beh.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213945 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_beh " "Found entity 1: half_adder_beh" {  } { { "../Lektion2/half_adder_beh.vhd" "" { Text "C:/dsd/Lektion2/half_adder_beh.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/half_adder_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-dataflow " "Found design unit 1: and_2-dataflow" {  } { { "../Lektion2/half_adder_and.vhd" "" { Text "C:/dsd/Lektion2/half_adder_and.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213955 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "../Lektion2/half_adder_and.vhd" "" { Text "C:/dsd/Lektion2/half_adder_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/half_adder_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_dataflow-half_adder_dataflow_implementation " "Found design unit 1: half_adder_dataflow-half_adder_dataflow_implementation" {  } { { "../Lektion2/half_adder_dataflow.vhd" "" { Text "C:/dsd/Lektion2/half_adder_dataflow.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213958 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_dataflow " "Found entity 1: half_adder_dataflow" {  } { { "../Lektion2/half_adder_dataflow.vhd" "" { Text "C:/dsd/Lektion2/half_adder_dataflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213958 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "xor_2 work xor_2.vhd(3) " "VHDL Primary Unit Declaration error at xor_2.vhd(3): primary unit \"xor_2\" already exists in library \"work\"" {  } { { "../Lektion2/xor_2.vhd" "" { Text "C:/dsd/Lektion2/xor_2.vhd" 3 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676968213967 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "xor_2 half_adder_xor.vhd(3) " "HDL error at half_adder_xor.vhd(3): see declaration for object \"xor_2\"" {  } { { "../Lektion2/half_adder_xor.vhd" "" { Text "C:/dsd/Lektion2/half_adder_xor.vhd" 3 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676968213967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/xor_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dsd/lektion2/xor_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213967 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "and_2 work and_2.vhd(4) " "VHDL Primary Unit Declaration error at and_2.vhd(4): primary unit \"and_2\" already exists in library \"work\"" {  } { { "../Lektion2/and_2.vhd" "" { Text "C:/dsd/Lektion2/and_2.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676968213970 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "and_2 half_adder_and.vhd(4) " "HDL error at half_adder_and.vhd(4): see declaration for object \"and_2\"" {  } { { "../Lektion2/half_adder_and.vhd" "" { Text "C:/dsd/Lektion2/half_adder_and.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676968213970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/and_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dsd/lektion2/and_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/half_adder_struct2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/half_adder_struct2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_struct2-structure " "Found design unit 1: half_adder_struct2-structure" {  } { { "../Lektion2/half_adder_struct2.vhd" "" { Text "C:/dsd/Lektion2/half_adder_struct2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213973 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_struct2 " "Found entity 1: half_adder_struct2" {  } { { "../Lektion2/half_adder_struct2.vhd" "" { Text "C:/dsd/Lektion2/half_adder_struct2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../Lektion2/full_adder.vhd" "" { Text "C:/dsd/Lektion2/full_adder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213976 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../Lektion2/full_adder.vhd" "" { Text "C:/dsd/Lektion2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dsd/lektion2/four_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dsd/lektion2/four_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder-structure " "Found design unit 1: four_bit_adder-structure" {  } { { "../Lektion2/four_bit_adder.vhd" "" { Text "C:/dsd/Lektion2/four_bit_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213978 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "../Lektion2/four_bit_adder.vhd" "" { Text "C:/dsd/Lektion2/four_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676968213978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676968213978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676968214134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 21 09:30:14 2023 " "Processing ended: Tue Feb 21 09:30:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676968214134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676968214134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676968214134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676968214134 ""}
