!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ABS_X	tb/dromajo/src/virtio.cpp	1394;"	d	file:
ABS_Y	tb/dromajo/src/virtio.cpp	1395;"	d	file:
ABS_Z	tb/dromajo/src/virtio.cpp	1396;"	d	file:
ACCESS_CODE	tb/dromajo/src/riscv_cpu.h	/^    ACCESS_CODE,$/;"	e	enum:__anon57
ACCESS_READ	tb/dromajo/src/riscv_cpu.h	/^    ACCESS_READ,$/;"	e	enum:__anon57
ACCESS_WRITE	tb/dromajo/src/riscv_cpu.h	/^    ACCESS_WRITE,$/;"	e	enum:__anon57
ACTION_DEBUG_EXCEPTION	tb/riscv-isa-sim/riscv/processor.h	/^  ACTION_DEBUG_EXCEPTION = MCONTROL_ACTION_DEBUG_EXCEPTION,$/;"	e	enum:__anon124
ACTION_DEBUG_MODE	tb/riscv-isa-sim/riscv/processor.h	/^  ACTION_DEBUG_MODE = MCONTROL_ACTION_DEBUG_MODE,$/;"	e	enum:__anon124
ACTION_TRACE_EMIT	tb/riscv-isa-sim/riscv/processor.h	/^  ACTION_TRACE_EMIT = MCONTROL_ACTION_TRACE_EMIT$/;"	e	enum:__anon124
ACTION_TRACE_START	tb/riscv-isa-sim/riscv/processor.h	/^  ACTION_TRACE_START = MCONTROL_ACTION_TRACE_START,$/;"	e	enum:__anon124
ACTION_TRACE_STOP	tb/riscv-isa-sim/riscv/processor.h	/^  ACTION_TRACE_STOP = MCONTROL_ACTION_TRACE_STOP,$/;"	e	enum:__anon124
AC_ACCESS_REGISTER	tb/riscv-isa-sim/riscv/debug_defines.h	1335;"	d
AC_ACCESS_REGISTER_CMDTYPE	tb/riscv-isa-sim/riscv/debug_defines.h	1341;"	d
AC_ACCESS_REGISTER_CMDTYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1340;"	d
AC_ACCESS_REGISTER_CMDTYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1339;"	d
AC_ACCESS_REGISTER_POSTEXEC	tb/riscv-isa-sim/riscv/debug_defines.h	1365;"	d
AC_ACCESS_REGISTER_POSTEXEC_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1364;"	d
AC_ACCESS_REGISTER_POSTEXEC_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1363;"	d
AC_ACCESS_REGISTER_REGNO	tb/riscv-isa-sim/riscv/debug_defines.h	1396;"	d
AC_ACCESS_REGISTER_REGNO_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1395;"	d
AC_ACCESS_REGISTER_REGNO_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1394;"	d
AC_ACCESS_REGISTER_SIZE	tb/riscv-isa-sim/riscv/debug_defines.h	1358;"	d
AC_ACCESS_REGISTER_SIZE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1357;"	d
AC_ACCESS_REGISTER_SIZE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1356;"	d
AC_ACCESS_REGISTER_TRANSFER	tb/riscv-isa-sim/riscv/debug_defines.h	1376;"	d
AC_ACCESS_REGISTER_TRANSFER_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1375;"	d
AC_ACCESS_REGISTER_TRANSFER_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1374;"	d
AC_ACCESS_REGISTER_WRITE	tb/riscv-isa-sim/riscv/debug_defines.h	1387;"	d
AC_ACCESS_REGISTER_WRITE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1386;"	d
AC_ACCESS_REGISTER_WRITE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1385;"	d
AC_QUICK_ACCESS	tb/riscv-isa-sim/riscv/debug_defines.h	1397;"	d
AC_QUICK_ACCESS_CMDTYPE	tb/riscv-isa-sim/riscv/debug_defines.h	1403;"	d
AC_QUICK_ACCESS_CMDTYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1402;"	d
AC_QUICK_ACCESS_CMDTYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1401;"	d
ADV_ADDR	src/PAPER_hw/sw/common/adv_defines.h	7;"	d
ADV_AR_169	src/PAPER_hw/sw/common/adv_defines.h	54;"	d
ADV_AR_SYNCPOL_ADDR	src/PAPER_hw/sw/common/adv_defines.h	14;"	d
ADV_BIT_TRIM_ADDR	src/PAPER_hw/sw/common/adv_defines.h	31;"	d
ADV_CLK_DEL_ADDR	src/PAPER_hw/sw/common/adv_defines.h	40;"	d
ADV_CSC_ADDR	src/PAPER_hw/sw/common/adv_defines.h	17;"	d
ADV_CSC_OFF	src/PAPER_hw/sw/common/adv_defines.h	76;"	d
ADV_DDR_EDGE_DEL_ADDR	src/PAPER_hw/sw/common/adv_defines.h	42;"	d
ADV_GC_8BIT	src/PAPER_hw/sw/common/adv_defines.h	74;"	d
ADV_GC_CONFIG_ADDR	src/PAPER_hw/sw/common/adv_defines.h	33;"	d
ADV_HDCP_ADDR	src/PAPER_hw/sw/common/adv_defines.h	38;"	d
ADV_HDCP_OFF_DVI	src/PAPER_hw/sw/common/adv_defines.h	79;"	d
ADV_HDCP_OFF_HDMI	src/PAPER_hw/sw/common/adv_defines.h	78;"	d
ADV_HPD_ADDR	src/PAPER_hw/sw/common/adv_defines.h	25;"	d
ADV_HPD_MASK_DEF	src/PAPER_hw/sw/common/adv_defines.h	65;"	d
ADV_HPD_MASK_ON	src/PAPER_hw/sw/common/adv_defines.h	64;"	d
ADV_IN_MODE_422_2XCLK_SEPSYNC	src/PAPER_hw/sw/common/adv_defines.h	51;"	d
ADV_IN_MODE_422_DDR	src/PAPER_hw/sw/common/adv_defines.h	50;"	d
ADV_IN_MODE_422_SEPSYNC	src/PAPER_hw/sw/common/adv_defines.h	49;"	d
ADV_JUST_ADDR	src/PAPER_hw/sw/common/adv_defines.h	29;"	d
ADV_JUST_CENT	src/PAPER_hw/sw/common/adv_defines.h	70;"	d
ADV_JUST_LEFT	src/PAPER_hw/sw/common/adv_defines.h	69;"	d
ADV_JUST_RIGHT	src/PAPER_hw/sw/common/adv_defines.h	67;"	d
ADV_OUTFORMAT_422	src/PAPER_hw/sw/common/adv_defines.h	58;"	d
ADV_OUTFORMAT_444	src/PAPER_hw/sw/common/adv_defines.h	57;"	d
ADV_OUTFORMAT_ADDR	src/PAPER_hw/sw/common/adv_defines.h	36;"	d
ADV_OUTFORMAT_RGB	src/PAPER_hw/sw/common/adv_defines.h	56;"	d
ADV_PACKET_EN2_ADDR	src/PAPER_hw/sw/common/adv_defines.h	27;"	d
ADV_PACKET_EN_ADDR	src/PAPER_hw/sw/common/adv_defines.h	19;"	d
ADV_PACKET_EN_GC	src/PAPER_hw/sw/common/adv_defines.h	72;"	d
ADV_PWR2_ADDR	src/PAPER_hw/sw/common/adv_defines.h	44;"	d
ADV_PWR_ADDR	src/PAPER_hw/sw/common/adv_defines.h	23;"	d
ADV_PWR_OFF	src/PAPER_hw/sw/common/adv_defines.h	62;"	d
ADV_PWR_ON	src/PAPER_hw/sw/common/adv_defines.h	61;"	d
ADV_VIDIN_I2S_MODE_ADDR	src/PAPER_hw/sw/common/adv_defines.h	9;"	d
ADV_VIDOUT_MODE_ADDR	src/PAPER_hw/sw/common/adv_defines.h	12;"	d
APU_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	93;"	d
APU_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	93;"	d
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	416;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	419;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	422;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	425;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	429;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	431;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	433;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	437;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	440;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	443;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	448;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	451;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	454;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	459;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	462;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	465;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	468;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	401;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	404;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	407;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	410;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	414;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	416;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	418;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	422;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	425;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	428;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	433;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	436;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	439;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	444;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	447;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	450;"	d	file:
ARCHITECTURE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	453;"	d	file:
ASID_BITS	tb/dromajo/src/riscv_cpu.h	123;"	d
ASSERT_LOG	src/fpga-support/behav/BramDwc/Makefile	/^ASSERT_LOG      = assert.log$/;"	m
ASSERT_LOG	src/fpga-support/behav/common/Makefile	/^ASSERT_LOG      = assert.log$/;"	m
AXI_HDMI_BG_COLOR_START_ADDR	src/PAPER_hw/sw/common/AH_generic.h	19;"	d
AXI_HDMI_CMDIF_BASEADDR	src/PAPER_hw/sw/kerbin/AH_kerbin.h	4;"	d
AXI_HDMI_CMDIF_BASEADDR	src/PAPER_hw/sw/zynq/AH_zynq.h	4;"	d
AXI_HDMI_CURR_PNTR_ADDR	src/PAPER_hw/sw/common/AH_generic.h	15;"	d
AXI_HDMI_CURSOR_PARAM_ADDR	src/PAPER_hw/sw/common/AH_generic.h	17;"	d
AXI_HDMI_FG_COLOR_START_ADDR	src/PAPER_hw/sw/common/AH_generic.h	18;"	d
AXI_HDMI_HVACT_REG_ADDR	src/PAPER_hw/sw/common/AH_generic.h	11;"	d
AXI_HDMI_HVFRONT_REG_ADDR	src/PAPER_hw/sw/common/AH_generic.h	12;"	d
AXI_HDMI_HVSYNC_REG_ADDR	src/PAPER_hw/sw/common/AH_generic.h	13;"	d
AXI_HDMI_HVTOT_REG_ADDR	src/PAPER_hw/sw/common/AH_generic.h	10;"	d
AXI_HDMI_PNTRQ_ADDR	src/PAPER_hw/sw/common/AH_generic.h	9;"	d
AXI_HDMI_PWR_REG_ADDR	src/PAPER_hw/sw/common/AH_generic.h	14;"	d
AXI_HDMI_TEXT_PARAM_ADDR	src/PAPER_hw/sw/common/AH_generic.h	16;"	d
AddressSet	tb/dromajo/src/machine.h	/^typedef struct AddressSet{$/;"	s
AddressSet	tb/dromajo/src/machine.h	/^} AddressSet;$/;"	t	typeref:struct:AddressSet
BBLUE	src/PAPER_hw/sw/common/ah_video.h	/^  BBLUE = 9,$/;"	e	enum:__anon22
BCYAN	src/PAPER_hw/sw/common/ah_video.h	/^  BCYAN = 11,$/;"	e	enum:__anon22
BF_MODE_RO	tb/dromajo/src/dromajo_main.cpp	/^    BF_MODE_RO,$/;"	e	enum:__anon52	file:
BF_MODE_RW	tb/dromajo/src/dromajo_main.cpp	/^    BF_MODE_RW,$/;"	e	enum:__anon52	file:
BF_MODE_SNAPSHOT	tb/dromajo/src/dromajo_main.cpp	/^    BF_MODE_SNAPSHOT,$/;"	e	enum:__anon52	file:
BGREEN	src/PAPER_hw/sw/common/ah_video.h	/^  BGREEN = 10,$/;"	e	enum:__anon22
BIAS	src/fpu/tb/flexfloat/include/flexfloat.h	50;"	d
BIAS	src/fpu/tb/flexfloat/include/flexfloat.h	68;"	d
BIAS	src/fpu/tb/flexfloat/include/flexfloat.h	94;"	d
BLACK	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	14;"	d	file:
BLACK	src/PAPER_hw/sw/common/ah_video.h	/^  BLACK = 0,$/;"	e	enum:__anon22
BLUE	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	15;"	d	file:
BLUE	src/PAPER_hw/sw/common/ah_video.h	/^  BLUE = 1,$/;"	e	enum:__anon22
BMAGENTA	src/PAPER_hw/sw/common/ah_video.h	/^  BMAGENTA = 13,$/;"	e	enum:__anon22
BMP	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^typedef struct _BMP BMP;$/;"	t	typeref:struct:_BMP
BMP_CHECK_ERROR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	129;"	d
BMP_Create	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^BMP* BMP_Create( UINT width, UINT height, USHORT depth )$/;"	f
BMP_ERROR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_ERROR,				\/* General error *\/$/;"	e	enum:__anon27
BMP_ERROR_NUM	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_ERROR_NUM$/;"	e	enum:__anon27
BMP_ERROR_STRING	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^static const char* BMP_ERROR_STRING[] =$/;"	v	file:
BMP_FILE_INVALID	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_FILE_INVALID,		\/* File is not a BMP image or is an invalid BMP *\/$/;"	e	enum:__anon27
BMP_FILE_NOT_FOUND	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_FILE_NOT_FOUND,		\/* File not found *\/$/;"	e	enum:__anon27
BMP_FILE_NOT_SUPPORTED	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_FILE_NOT_SUPPORTED,	\/* File is not a supported BMP variant *\/$/;"	e	enum:__anon27
BMP_Free	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_Free( BMP* bmp )$/;"	f
BMP_GetDepth	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^USHORT BMP_GetDepth( BMP* bmp )$/;"	f
BMP_GetError	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^BMP_STATUS BMP_GetError()$/;"	f
BMP_GetErrorDescription	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^const char* BMP_GetErrorDescription()$/;"	f
BMP_GetHeight	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^UINT BMP_GetHeight( BMP* bmp )$/;"	f
BMP_GetPaletteColor	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_GetPaletteColor( BMP* bmp, UCHAR index, UCHAR* r, UCHAR* g, UCHAR* b )$/;"	f
BMP_GetPixelIndex	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_GetPixelIndex( BMP* bmp, UINT x, UINT y, UCHAR* val )$/;"	f
BMP_GetPixelRGB	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_GetPixelRGB( BMP* bmp, UINT x, UINT y, UCHAR* r, UCHAR* g, UCHAR* b )$/;"	f
BMP_GetWidth	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^UINT BMP_GetWidth( BMP* bmp )$/;"	f
BMP_Header	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^} BMP_Header;$/;"	t	typeref:struct:_BMP_Header	file:
BMP_INVALID_ARGUMENT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_INVALID_ARGUMENT,	\/* An argument is invalid or out of range *\/$/;"	e	enum:__anon27
BMP_IO_ERROR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_IO_ERROR,			\/* General input\/output error *\/$/;"	e	enum:__anon27
BMP_LAST_ERROR_CODE	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^static BMP_STATUS BMP_LAST_ERROR_CODE = 0;$/;"	v	file:
BMP_OK	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_OK = 0,				\/* No error *\/$/;"	e	enum:__anon27
BMP_OUT_OF_MEMORY	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_OUT_OF_MEMORY,		\/* Could not allocate enough memory to complete the operation *\/$/;"	e	enum:__anon27
BMP_PALETTE_SIZE	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	57;"	d	file:
BMP_ReadFile	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^BMP* BMP_ReadFile( const char* filename )$/;"	f
BMP_STATUS	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^} BMP_STATUS;$/;"	t	typeref:enum:__anon27
BMP_SetImageDataRGB	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_SetImageDataRGB(BMP* bmp, UCHAR* src)$/;"	f
BMP_SetPaletteColor	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_SetPaletteColor( BMP* bmp, UCHAR index, UCHAR r, UCHAR g, UCHAR b )$/;"	f
BMP_SetPixelIndex	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_SetPixelIndex( BMP* bmp, UINT x, UINT y, UCHAR val )$/;"	f
BMP_SetPixelRGB	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_SetPixelRGB( BMP* bmp, UINT x, UINT y, UCHAR r, UCHAR g, UCHAR b )$/;"	f
BMP_TYPE_MISMATCH	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	/^	BMP_TYPE_MISMATCH,		\/* The requested action is not compatible with the BMP's type *\/$/;"	e	enum:__anon27
BMP_WriteFile	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^void BMP_WriteFile( BMP* bmp, const char* filename )$/;"	f
BOARD	Makefile	/^BOARD          ?= genesys2$/;"	m
BOOL	tb/dromajo/src/cutils.h	/^typedef int BOOL;$/;"	t
BOOT_BASE_ADDR	tb/dromajo/src/riscv_cpu.h	48;"	d
BRANCH_TARGET	tb/riscv-isa-sim/riscv/decode.h	176;"	d
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/beq.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/bge.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/bgeu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/blt.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/bltu.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRANCH_TARGET	tb/riscv-isa-sim/riscv/insns/bne.h	/^  set_pc(BRANCH_TARGET);$/;"	v
BRED	src/PAPER_hw/sw/common/ah_video.h	/^  BRED = 12,$/;"	e	enum:__anon22
BROWN	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	20;"	d	file:
BROWN	src/PAPER_hw/sw/common/ah_video.h	/^  BROWN = 6,$/;"	e	enum:__anon22
BTN_GEAR_DOWN	tb/dromajo/src/virtio.cpp	1386;"	d	file:
BTN_GEAR_UP	tb/dromajo/src/virtio.cpp	1387;"	d	file:
BTN_LEFT	tb/dromajo/src/virtio.cpp	1383;"	d	file:
BTN_MIDDLE	tb/dromajo/src/virtio.cpp	1385;"	d	file:
BTN_RIGHT	tb/dromajo/src/virtio.cpp	1384;"	d	file:
BUILDDIR	docs/Makefile	/^BUILDDIR      = _build$/;"	m
B_BLUE	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	24;"	d	file:
B_CYAN	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	26;"	d	file:
B_GREEN	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	25;"	d	file:
B_MAGENTA	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	28;"	d	file:
B_RED	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	27;"	d	file:
B_WHITE	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	30;"	d	file:
BitsPerPixel	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	USHORT		BitsPerPixel;		\/* Number of bits per pixel *\/$/;"	m	struct:_BMP_Header	file:
BlockDevice	tb/dromajo/src/virtio.h	/^struct BlockDevice {$/;"	s
BlockDevice	tb/dromajo/src/virtio.h	/^typedef struct BlockDevice BlockDevice;$/;"	t	typeref:struct:BlockDevice
BlockDeviceCompletionFunc	tb/dromajo/src/virtio.h	/^typedef void BlockDeviceCompletionFunc(void *opaque, int ret);$/;"	t
BlockDeviceFile	tb/dromajo/src/dromajo_main.cpp	/^typedef struct BlockDeviceFile {$/;"	s	file:
BlockDeviceFile	tb/dromajo/src/dromajo_main.cpp	/^} BlockDeviceFile;$/;"	t	typeref:struct:BlockDeviceFile	file:
BlockDeviceModeEnum	tb/dromajo/src/dromajo_main.cpp	/^} BlockDeviceModeEnum;$/;"	t	typeref:enum:__anon52	file:
BlockRequest	tb/dromajo/src/virtio.cpp	/^} BlockRequest;$/;"	t	typeref:struct:__anon35	file:
BlockRequestHeader	tb/dromajo/src/virtio.cpp	/^} BlockRequestHeader;$/;"	t	typeref:struct:__anon36	file:
CANONICAL_S49	tb/dromajo/src/riscv_cpu.cpp	76;"	d	file:
CAN_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	108;"	d
CAN_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	108;"	d
CAPTURE_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  CAPTURE_DR,$/;"	e	enum:__anon129
CAPTURE_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  CAPTURE_IR,$/;"	e	enum:__anon129
CAST_DOUBLE_TO_UINT64	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	77;"	d	file:
CAST_TO_FP	src/fpu/tb/flexfloat/include/flexfloat.h	113;"	d
CAST_TO_INT	src/fpu/tb/flexfloat/include/flexfloat.h	111;"	d
CAST_TO_UINT	src/fpu/tb/flexfloat/include/flexfloat.h	112;"	d
CAST_UINT64_TO_DOUBLE	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	78;"	d	file:
CAUSE_BREAKPOINT	bootrom/encoding.h	967;"	d
CAUSE_BREAKPOINT	src/riscv-dbg/debug_rom/encoding.h	967;"	d
CAUSE_BREAKPOINT	tb/dromajo/src/riscv.h	60;"	d
CAUSE_BREAKPOINT	tb/riscv-isa-sim/riscv/encoding.h	969;"	d
CAUSE_FAULT_FETCH	tb/dromajo/src/riscv.h	58;"	d
CAUSE_FAULT_LOAD	tb/dromajo/src/riscv.h	62;"	d
CAUSE_FAULT_STORE	tb/dromajo/src/riscv.h	64;"	d
CAUSE_FETCH_ACCESS	bootrom/encoding.h	965;"	d
CAUSE_FETCH_ACCESS	src/riscv-dbg/debug_rom/encoding.h	965;"	d
CAUSE_FETCH_ACCESS	tb/riscv-isa-sim/riscv/encoding.h	967;"	d
CAUSE_FETCH_PAGE_FAULT	bootrom/encoding.h	976;"	d
CAUSE_FETCH_PAGE_FAULT	src/riscv-dbg/debug_rom/encoding.h	976;"	d
CAUSE_FETCH_PAGE_FAULT	tb/dromajo/src/riscv.h	69;"	d
CAUSE_FETCH_PAGE_FAULT	tb/riscv-isa-sim/riscv/encoding.h	978;"	d
CAUSE_HYPERVISOR_ECALL	bootrom/encoding.h	974;"	d
CAUSE_HYPERVISOR_ECALL	src/riscv-dbg/debug_rom/encoding.h	974;"	d
CAUSE_HYPERVISOR_ECALL	tb/dromajo/src/riscv.h	67;"	d
CAUSE_HYPERVISOR_ECALL	tb/riscv-isa-sim/riscv/encoding.h	976;"	d
CAUSE_ILLEGAL_INSTRUCTION	bootrom/encoding.h	966;"	d
CAUSE_ILLEGAL_INSTRUCTION	src/riscv-dbg/debug_rom/encoding.h	966;"	d
CAUSE_ILLEGAL_INSTRUCTION	tb/dromajo/src/riscv.h	59;"	d
CAUSE_ILLEGAL_INSTRUCTION	tb/riscv-isa-sim/riscv/encoding.h	968;"	d
CAUSE_INTERRUPT	tb/dromajo/src/riscv.h	75;"	d
CAUSE_LOAD_ACCESS	bootrom/encoding.h	969;"	d
CAUSE_LOAD_ACCESS	src/riscv-dbg/debug_rom/encoding.h	969;"	d
CAUSE_LOAD_ACCESS	tb/riscv-isa-sim/riscv/encoding.h	971;"	d
CAUSE_LOAD_PAGE_FAULT	bootrom/encoding.h	977;"	d
CAUSE_LOAD_PAGE_FAULT	src/riscv-dbg/debug_rom/encoding.h	977;"	d
CAUSE_LOAD_PAGE_FAULT	tb/dromajo/src/riscv.h	70;"	d
CAUSE_LOAD_PAGE_FAULT	tb/riscv-isa-sim/riscv/encoding.h	979;"	d
CAUSE_MACHINE_ECALL	bootrom/encoding.h	975;"	d
CAUSE_MACHINE_ECALL	src/riscv-dbg/debug_rom/encoding.h	975;"	d
CAUSE_MACHINE_ECALL	tb/dromajo/src/riscv.h	68;"	d
CAUSE_MACHINE_ECALL	tb/riscv-isa-sim/riscv/encoding.h	977;"	d
CAUSE_MISALIGNED_FETCH	bootrom/encoding.h	964;"	d
CAUSE_MISALIGNED_FETCH	src/riscv-dbg/debug_rom/encoding.h	964;"	d
CAUSE_MISALIGNED_FETCH	tb/dromajo/src/riscv.h	57;"	d
CAUSE_MISALIGNED_FETCH	tb/riscv-isa-sim/riscv/encoding.h	966;"	d
CAUSE_MISALIGNED_LOAD	bootrom/encoding.h	968;"	d
CAUSE_MISALIGNED_LOAD	src/riscv-dbg/debug_rom/encoding.h	968;"	d
CAUSE_MISALIGNED_LOAD	tb/dromajo/src/riscv.h	61;"	d
CAUSE_MISALIGNED_LOAD	tb/riscv-isa-sim/riscv/encoding.h	970;"	d
CAUSE_MISALIGNED_STORE	bootrom/encoding.h	970;"	d
CAUSE_MISALIGNED_STORE	src/riscv-dbg/debug_rom/encoding.h	970;"	d
CAUSE_MISALIGNED_STORE	tb/dromajo/src/riscv.h	63;"	d
CAUSE_MISALIGNED_STORE	tb/riscv-isa-sim/riscv/encoding.h	972;"	d
CAUSE_STORE_ACCESS	bootrom/encoding.h	971;"	d
CAUSE_STORE_ACCESS	src/riscv-dbg/debug_rom/encoding.h	971;"	d
CAUSE_STORE_ACCESS	tb/riscv-isa-sim/riscv/encoding.h	973;"	d
CAUSE_STORE_PAGE_FAULT	bootrom/encoding.h	978;"	d
CAUSE_STORE_PAGE_FAULT	src/riscv-dbg/debug_rom/encoding.h	978;"	d
CAUSE_STORE_PAGE_FAULT	tb/dromajo/src/riscv.h	71;"	d
CAUSE_STORE_PAGE_FAULT	tb/riscv-isa-sim/riscv/encoding.h	980;"	d
CAUSE_SUPERVISOR_ECALL	bootrom/encoding.h	973;"	d
CAUSE_SUPERVISOR_ECALL	src/riscv-dbg/debug_rom/encoding.h	973;"	d
CAUSE_SUPERVISOR_ECALL	tb/dromajo/src/riscv.h	66;"	d
CAUSE_SUPERVISOR_ECALL	tb/riscv-isa-sim/riscv/encoding.h	975;"	d
CAUSE_USER_ECALL	bootrom/encoding.h	972;"	d
CAUSE_USER_ECALL	src/riscv-dbg/debug_rom/encoding.h	972;"	d
CAUSE_USER_ECALL	tb/dromajo/src/riscv.h	65;"	d
CAUSE_USER_ECALL	tb/riscv-isa-sim/riscv/encoding.h	974;"	d
CC	fpga/src/bootrom/Makefile	/^CC = ${CROSSCOMPILE}gcc$/;"	m
CC	fpga/src/paper_test/Makefile	/^CC = ${CROSSCOMPILE}gcc$/;"	m
CC	openpiton/bootrom/linux/Makefile	/^CC = ${CROSSCOMPILE}gcc$/;"	m
CC	tb/riscv-isa-sim/debug_rom/Makefile	/^CC = $(RISCV)\/bin\/riscv64-unknown-elf-gcc$/;"	m
CCASFLAGS	fpga/src/bootrom/Makefile	/^CCASFLAGS = -mcmodel=medany -mexplicit-relocs$/;"	m
CCASFLAGS	fpga/src/paper_test/Makefile	/^CCASFLAGS = -mcmodel=medany -mexplicit-relocs$/;"	m
CCASFLAGS	openpiton/bootrom/linux/Makefile	/^CCASFLAGS = -mcmodel=medany -mexplicit-relocs$/;"	m
CFLAGS	Makefile	/^CFLAGS := -I$(QUESTASIM_HOME)\/include         \\$/;"	m
CFLAGS	fpga/src/bootrom/Makefile	/^CFLAGS = -Os -ggdb -march=rv64imac -mabi=lp64 -Wall -mcmodel=medany -mexplicit-relocs$/;"	m
CFLAGS	fpga/src/paper_test/Makefile	/^CFLAGS = -Os -ggdb -march=rv64imac -mabi=lp64 -Wall -mcmodel=medany -mexplicit-relocs$/;"	m
CFLAGS	openpiton/bootrom/linux/Makefile	/^CFLAGS = -DMAX_HARTS=$(MAX_HARTS) -DUART_FREQ=$(UART_FREQ) -Os -ggdb -march=rv64imac -mabi=lp64 -Wall -mcmodel=medany -mexplicit-relocs$/;"	m
CFLAGS_OPT	tb/dromajo/src/Makefile	/^CFLAGS_OPT=-Ofast$/;"	m
CF_MATH_PKG_PATH	src/fpga-support/behav/BramDwc/Makefile	/^CF_MATH_PKG_PATH ?= ..\/..\/..\/..\/..\/fe\/ips\/pkg\/cfmath$/;"	m
CF_MATH_PKG_PATH	src/fpga-support/behav/common/Makefile	/^CF_MATH_PKG_PATH ?= ..\/..\/..\/..\/..\/fe\/ips\/pkg\/cfmath$/;"	m
CF_MATH_PKG_PATH	src/fpga-support/synth/BramDwc/Makefile	/^CF_MATH_PKG_PATH	= ..\/..\/..\/..\/ips\/pkg\/cfmath$/;"	m
CF_MATH_PKG_PATH	src/fpga-support/synth/common/Makefile	/^CF_MATH_PKG_PATH	= ..\/..\/..\/..\/ips\/pkg\/cfmath$/;"	m
CLINT_BASE	bootrom/encoding.h	154;"	d
CLINT_BASE	src/riscv-dbg/debug_rom/encoding.h	154;"	d
CLINT_BASE	tb/riscv-isa-sim/riscv/encoding.h	154;"	d
CLINT_BASE_ADDR	tb/dromajo/src/riscv_machine.h	118;"	d
CLINT_CTRL_ADDR	fpga/src/bootrom/src/smp.h	9;"	d
CLINT_CTRL_ADDR	fpga/src/paper_test/src/smp.h	9;"	d
CLINT_END_HART_IPI	fpga/src/bootrom/src/smp.h	13;"	d
CLINT_END_HART_IPI	fpga/src/paper_test/src/smp.h	13;"	d
CLINT_SIZE	bootrom/encoding.h	155;"	d
CLINT_SIZE	src/riscv-dbg/debug_rom/encoding.h	155;"	d
CLINT_SIZE	tb/dromajo/src/riscv_machine.h	119;"	d
CLINT_SIZE	tb/riscv-isa-sim/riscv/encoding.h	155;"	d
CLK_PERIOD_NS	Makefile	/^	CLK_PERIOD_NS            := 20$/;"	m
CLOSE	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	25;"	d	file:
CLOSE	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	42;"	d	file:
CLOSE	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	49;"	d	file:
CLR	src/PAPER_hw/sw/text_disp/text_disp.h	14;"	d
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_BINARY_DIR	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^CMAKE_BINARY_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc\/build$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_COMMAND	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^CMAKE_COMMAND = \/usr\/bin\/cmake$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMAKE_SOURCE_DIR	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^CMAKE_SOURCE_DIR = \/home\/bsc21f22\/projects\/cva6\/src\/PAPER_hw\/sim\/csrc$/;"	m
CMDERR_BUSY	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_BUSY = 1,$/;"	e	enum:cmderr
CMDERR_EXCEPTION	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_EXCEPTION = 3,$/;"	e	enum:cmderr
CMDERR_HALTRESUME	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_HALTRESUME = 4,$/;"	e	enum:cmderr
CMDERR_NONE	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_NONE = 0,$/;"	e	enum:cmderr
CMDERR_NOTSUP	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_NOTSUP = 2,$/;"	e	enum:cmderr
CMDERR_OTHER	tb/riscv-isa-sim/riscv/debug_module.h	/^    CMDERR_OTHER = 7  $/;"	e	enum:cmderr
CMD_IF_OFFSET	fpga/src/paper_test/src/main.c	17;"	d	file:
COMPILE	tb/riscv-isa-sim/debug_rom/Makefile	/^COMPILE = $(CC) -nostdlib -nostartfiles -I.. -Tlink.ld$/;"	m
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	101;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	108;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	115;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	122;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	129;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	137;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	142;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	149;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	152;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	155;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	158;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	161;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	176;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	190;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	19;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	200;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	218;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	227;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	236;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	251;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	264;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	282;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	285;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	288;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	42;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	50;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	56;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	62;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	71;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	80;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	94;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	101;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	108;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	115;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	122;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	129;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	137;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	13;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	142;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	149;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	152;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	155;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	170;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	184;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	198;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	19;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	216;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	225;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	234;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	249;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	267;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	270;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	273;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	42;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	50;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	56;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	62;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	71;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	80;"	d	file:
COMPILER_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	94;"	d	file:
COMPILER_VERSION_INTERNAL	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	232;"	d	file:
COMPILER_VERSION_INTERNAL	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	230;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	103;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	110;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	117;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	124;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	130;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	138;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	144;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	165;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	180;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	191;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	202;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	221;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	229;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	239;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	244;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	24;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	253;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	258;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	267;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	272;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	43;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	51;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	58;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	64;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	73;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	83;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	88;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	96;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	103;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	110;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	117;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	124;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	130;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	138;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	144;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	159;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	15;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	174;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	186;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	188;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	200;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	219;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	227;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	237;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	242;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	24;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	252;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	257;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	43;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	51;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	58;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	64;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	73;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	83;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	88;"	d	file:
COMPILER_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	96;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	104;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	111;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	118;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	125;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	131;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	139;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	145;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	166;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	181;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	193;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	203;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	222;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	230;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	240;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	245;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	254;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	259;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	25;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	268;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	273;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	44;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	52;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	59;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	65;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	74;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	84;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	89;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	97;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	104;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	111;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	118;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	125;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	131;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	139;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	145;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	160;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	16;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	175;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	191;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	201;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	220;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	228;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	238;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	243;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	253;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	258;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	25;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	44;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	52;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	59;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	65;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	74;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	84;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	89;"	d	file:
COMPILER_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	97;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	105;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	112;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	119;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	126;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	133;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	146;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	167;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	182;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	196;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	207;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	210;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	223;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	231;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	241;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	246;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	255;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	260;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	269;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	274;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	27;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	29;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	46;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	53;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	67;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	76;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	85;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	90;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	98;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	105;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	112;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	119;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	126;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	133;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	146;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	161;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	176;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	194;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	205;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	208;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	221;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	229;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	239;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	244;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	254;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	259;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	27;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	29;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	46;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	53;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	67;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	76;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	85;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	90;"	d	file:
COMPILER_VERSION_PATCH	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	98;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	173;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	214;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	33;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	167;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	212;"	d	file:
COMPILER_VERSION_TWEAK	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	33;"	d	file:
COMPILE_LOG	src/fpga-support/behav/BramDwc/Makefile	/^COMPILE_LOG     = compile.log$/;"	m
COMPILE_LOG	src/fpga-support/behav/common/Makefile	/^COMPILE_LOG     = compile.log$/;"	m
CONFIG_1080p60_SDR_SEPSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1080p60_SDR_SEPSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_1280x800RB_DDR_SEPSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1280x800RB_DDR_SEPSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_1280x800RB_DDR_SEPSYNC_444OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1280x800RB_DDR_SEPSYNC_444OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_1280x800RB_DDR_SEPSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1280x800RB_DDR_SEPSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CONFIG_1280x800RB_SDR_SEPSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1280x800RB_SDR_SEPSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_1280x800_SDR_SEPSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_1280x800_SDR_SEPSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_720p60_DDR_EMBDSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_720p60_DDR_EMBDSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_720p60_DDR_SEPSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_720p60_DDR_SEPSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_720p60_SDR_EMBDSYNC_422OUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_720p60_SDR_EMBDSYNC_422OUT = {$/;"	v	typeref:struct:adv_config
CONFIG_720p60_SDR_EMBDSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_720p60_SDR_EMBDSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CONFIG_720p60_SDR_SEPSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_720p60_SDR_SEPSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CONFIG_ALLOW_MISALIGNED_ACCESS	tb/dromajo/src/riscv_cpu.h	68;"	d
CONFIG_LOGFILE	tb/dromajo/src/riscv_cpu.h	66;"	d
CONFIG_SVGA60_DDR_SEPSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_SVGA60_DDR_SEPSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CONFIG_SVGA60_SDR_SEPSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_SVGA60_SDR_SEPSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CONFIG_SW_MANAGED_A_AND_D	tb/dromajo/src/riscv_cpu.h	67;"	d
CONFIG_WUXGA60_SDR_SEPSYNC_RGBOUT	src/PAPER_hw/sw/common/adv_defines.h	/^static const struct adv_config CONFIG_WUXGA60_SDR_SEPSYNC_RGBOUT = {$/;"	v	typeref:struct:adv_config
CPU_HZ	tb/dpi/sim_spike.h	/^  static const size_t CPU_HZ = 1000000000; \/\/ 1GHz CPU$/;"	m	class:sim_spike_t
CPU_HZ	tb/riscv-isa-sim/riscv/sim.h	/^  static const size_t CPU_HZ = 1000000000; \/\/ 1GHz CPU$/;"	m	class:sim_t
CROSSCOMPILE	fpga/src/bootrom/Makefile	/^CROSSCOMPILE ?= riscv64-unknown-elf-$/;"	m
CROSSCOMPILE	fpga/src/paper_test/Makefile	/^CROSSCOMPILE ?= riscv64-unknown-elf-$/;"	m
CROSSCOMPILE	openpiton/bootrom/linux/Makefile	/^CROSSCOMPILE ?= riscv64-unknown-elf-$/;"	m
CSC_CONSTS	src/PAPER_hw/sw/common/adv_defines.h	/^static const uint8_t CSC_CONSTS[2][24] = {{0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D, 0x2E, 0x2f},$/;"	v
CSC_CONSTS_AD	src/PAPER_hw/sw/common/adv_defines.h	/^static const uint8_t CSC_CONSTS_AD[2][24] = {{0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D, 0x2E, 0x2f},$/;"	v
CSR_CYCLE	bootrom/encoding.h	754;"	d
CSR_CYCLE	src/riscv-dbg/debug_rom/encoding.h	754;"	d
CSR_CYCLE	tb/riscv-isa-sim/riscv/encoding.h	758;"	d
CSR_CYCLEH	bootrom/encoding.h	901;"	d
CSR_CYCLEH	src/riscv-dbg/debug_rom/encoding.h	901;"	d
CSR_CYCLEH	tb/riscv-isa-sim/riscv/encoding.h	903;"	d
CSR_DCSR	bootrom/encoding.h	832;"	d
CSR_DCSR	src/riscv-dbg/debug_rom/encoding.h	832;"	d
CSR_DCSR	tb/riscv-isa-sim/riscv/debug_defines.h	157;"	d
CSR_DCSR	tb/riscv-isa-sim/riscv/encoding.h	836;"	d
CSR_DCSR_CAUSE	tb/riscv-isa-sim/riscv/debug_defines.h	247;"	d
CSR_DCSR_CAUSE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	246;"	d
CSR_DCSR_CAUSE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	245;"	d
CSR_DCSR_EBREAKM	tb/riscv-isa-sim/riscv/debug_defines.h	174;"	d
CSR_DCSR_EBREAKM_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	173;"	d
CSR_DCSR_EBREAKM_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	172;"	d
CSR_DCSR_EBREAKS	tb/riscv-isa-sim/riscv/debug_defines.h	180;"	d
CSR_DCSR_EBREAKS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	179;"	d
CSR_DCSR_EBREAKS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	178;"	d
CSR_DCSR_EBREAKU	tb/riscv-isa-sim/riscv/debug_defines.h	187;"	d
CSR_DCSR_EBREAKU_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	186;"	d
CSR_DCSR_EBREAKU_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	185;"	d
CSR_DCSR_MPRVEN	tb/riscv-isa-sim/riscv/debug_defines.h	256;"	d
CSR_DCSR_MPRVEN_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	255;"	d
CSR_DCSR_MPRVEN_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	254;"	d
CSR_DCSR_NMIP	tb/riscv-isa-sim/riscv/debug_defines.h	266;"	d
CSR_DCSR_NMIP_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	265;"	d
CSR_DCSR_NMIP_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	264;"	d
CSR_DCSR_PRV	tb/riscv-isa-sim/riscv/debug_defines.h	289;"	d
CSR_DCSR_PRV_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	288;"	d
CSR_DCSR_PRV_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	287;"	d
CSR_DCSR_STEP	tb/riscv-isa-sim/riscv/debug_defines.h	276;"	d
CSR_DCSR_STEPIE	tb/riscv-isa-sim/riscv/debug_defines.h	200;"	d
CSR_DCSR_STEPIE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	199;"	d
CSR_DCSR_STEPIE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	198;"	d
CSR_DCSR_STEP_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	275;"	d
CSR_DCSR_STEP_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	274;"	d
CSR_DCSR_STOPCOUNT	tb/riscv-isa-sim/riscv/debug_defines.h	215;"	d
CSR_DCSR_STOPCOUNT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	214;"	d
CSR_DCSR_STOPCOUNT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	213;"	d
CSR_DCSR_STOPTIME	tb/riscv-isa-sim/riscv/debug_defines.h	227;"	d
CSR_DCSR_STOPTIME_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	226;"	d
CSR_DCSR_STOPTIME_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	225;"	d
CSR_DCSR_XDEBUGVER	tb/riscv-isa-sim/riscv/debug_defines.h	168;"	d
CSR_DCSR_XDEBUGVER_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	167;"	d
CSR_DCSR_XDEBUGVER_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	166;"	d
CSR_DPC	bootrom/encoding.h	833;"	d
CSR_DPC	src/riscv-dbg/debug_rom/encoding.h	833;"	d
CSR_DPC	tb/riscv-isa-sim/riscv/debug_defines.h	290;"	d
CSR_DPC	tb/riscv-isa-sim/riscv/encoding.h	837;"	d
CSR_DPC_DPC	tb/riscv-isa-sim/riscv/debug_defines.h	293;"	d
CSR_DPC_DPC_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	292;"	d
CSR_DPC_DPC_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	291;"	d
CSR_DSCRATCH	bootrom/encoding.h	834;"	d
CSR_DSCRATCH	src/riscv-dbg/debug_rom/encoding.h	834;"	d
CSR_DSCRATCH	tb/riscv-isa-sim/riscv/encoding.h	838;"	d
CSR_DSCRATCH0	bootrom/encoding.h	835;"	d
CSR_DSCRATCH0	src/riscv-dbg/debug_rom/encoding.h	835;"	d
CSR_DSCRATCH0	tb/riscv-isa-sim/riscv/debug_defines.h	294;"	d
CSR_DSCRATCH1	bootrom/encoding.h	836;"	d
CSR_DSCRATCH1	src/riscv-dbg/debug_rom/encoding.h	836;"	d
CSR_DSCRATCH1	tb/riscv-isa-sim/riscv/debug_defines.h	295;"	d
CSR_ETRIGGER	tb/riscv-isa-sim/riscv/debug_defines.h	629;"	d
CSR_ETRIGGER_ACTION	tb/riscv-isa-sim/riscv/debug_defines.h	673;"	d
CSR_ETRIGGER_ACTION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	672;"	d
CSR_ETRIGGER_ACTION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	671;"	d
CSR_ETRIGGER_DMODE	tb/riscv-isa-sim/riscv/debug_defines.h	635;"	d
CSR_ETRIGGER_DMODE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	634;"	d
CSR_ETRIGGER_DMODE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	633;"	d
CSR_ETRIGGER_HIT	tb/riscv-isa-sim/riscv/debug_defines.h	645;"	d
CSR_ETRIGGER_HIT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	644;"	d
CSR_ETRIGGER_HIT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	643;"	d
CSR_ETRIGGER_M	tb/riscv-isa-sim/riscv/debug_defines.h	652;"	d
CSR_ETRIGGER_M_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	651;"	d
CSR_ETRIGGER_M_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	650;"	d
CSR_ETRIGGER_S	tb/riscv-isa-sim/riscv/debug_defines.h	659;"	d
CSR_ETRIGGER_S_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	658;"	d
CSR_ETRIGGER_S_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	657;"	d
CSR_ETRIGGER_TYPE	tb/riscv-isa-sim/riscv/debug_defines.h	632;"	d
CSR_ETRIGGER_TYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	631;"	d
CSR_ETRIGGER_TYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	630;"	d
CSR_ETRIGGER_U	tb/riscv-isa-sim/riscv/debug_defines.h	666;"	d
CSR_ETRIGGER_U_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	665;"	d
CSR_ETRIGGER_U_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	664;"	d
CSR_FCSR	bootrom/encoding.h	753;"	d
CSR_FCSR	src/riscv-dbg/debug_rom/encoding.h	753;"	d
CSR_FCSR	tb/riscv-isa-sim/riscv/encoding.h	757;"	d
CSR_FFLAGS	bootrom/encoding.h	751;"	d
CSR_FFLAGS	src/riscv-dbg/debug_rom/encoding.h	751;"	d
CSR_FFLAGS	tb/riscv-isa-sim/riscv/encoding.h	755;"	d
CSR_FRM	bootrom/encoding.h	752;"	d
CSR_FRM	src/riscv-dbg/debug_rom/encoding.h	752;"	d
CSR_FRM	tb/riscv-isa-sim/riscv/encoding.h	756;"	d
CSR_HPMCOUNTER10	bootrom/encoding.h	764;"	d
CSR_HPMCOUNTER10	src/riscv-dbg/debug_rom/encoding.h	764;"	d
CSR_HPMCOUNTER10	tb/riscv-isa-sim/riscv/encoding.h	768;"	d
CSR_HPMCOUNTER10H	bootrom/encoding.h	911;"	d
CSR_HPMCOUNTER10H	src/riscv-dbg/debug_rom/encoding.h	911;"	d
CSR_HPMCOUNTER10H	tb/riscv-isa-sim/riscv/encoding.h	913;"	d
CSR_HPMCOUNTER11	bootrom/encoding.h	765;"	d
CSR_HPMCOUNTER11	src/riscv-dbg/debug_rom/encoding.h	765;"	d
CSR_HPMCOUNTER11	tb/riscv-isa-sim/riscv/encoding.h	769;"	d
CSR_HPMCOUNTER11H	bootrom/encoding.h	912;"	d
CSR_HPMCOUNTER11H	src/riscv-dbg/debug_rom/encoding.h	912;"	d
CSR_HPMCOUNTER11H	tb/riscv-isa-sim/riscv/encoding.h	914;"	d
CSR_HPMCOUNTER12	bootrom/encoding.h	766;"	d
CSR_HPMCOUNTER12	src/riscv-dbg/debug_rom/encoding.h	766;"	d
CSR_HPMCOUNTER12	tb/riscv-isa-sim/riscv/encoding.h	770;"	d
CSR_HPMCOUNTER12H	bootrom/encoding.h	913;"	d
CSR_HPMCOUNTER12H	src/riscv-dbg/debug_rom/encoding.h	913;"	d
CSR_HPMCOUNTER12H	tb/riscv-isa-sim/riscv/encoding.h	915;"	d
CSR_HPMCOUNTER13	bootrom/encoding.h	767;"	d
CSR_HPMCOUNTER13	src/riscv-dbg/debug_rom/encoding.h	767;"	d
CSR_HPMCOUNTER13	tb/riscv-isa-sim/riscv/encoding.h	771;"	d
CSR_HPMCOUNTER13H	bootrom/encoding.h	914;"	d
CSR_HPMCOUNTER13H	src/riscv-dbg/debug_rom/encoding.h	914;"	d
CSR_HPMCOUNTER13H	tb/riscv-isa-sim/riscv/encoding.h	916;"	d
CSR_HPMCOUNTER14	bootrom/encoding.h	768;"	d
CSR_HPMCOUNTER14	src/riscv-dbg/debug_rom/encoding.h	768;"	d
CSR_HPMCOUNTER14	tb/riscv-isa-sim/riscv/encoding.h	772;"	d
CSR_HPMCOUNTER14H	bootrom/encoding.h	915;"	d
CSR_HPMCOUNTER14H	src/riscv-dbg/debug_rom/encoding.h	915;"	d
CSR_HPMCOUNTER14H	tb/riscv-isa-sim/riscv/encoding.h	917;"	d
CSR_HPMCOUNTER15	bootrom/encoding.h	769;"	d
CSR_HPMCOUNTER15	src/riscv-dbg/debug_rom/encoding.h	769;"	d
CSR_HPMCOUNTER15	tb/riscv-isa-sim/riscv/encoding.h	773;"	d
CSR_HPMCOUNTER15H	bootrom/encoding.h	916;"	d
CSR_HPMCOUNTER15H	src/riscv-dbg/debug_rom/encoding.h	916;"	d
CSR_HPMCOUNTER15H	tb/riscv-isa-sim/riscv/encoding.h	918;"	d
CSR_HPMCOUNTER16	bootrom/encoding.h	770;"	d
CSR_HPMCOUNTER16	src/riscv-dbg/debug_rom/encoding.h	770;"	d
CSR_HPMCOUNTER16	tb/riscv-isa-sim/riscv/encoding.h	774;"	d
CSR_HPMCOUNTER16H	bootrom/encoding.h	917;"	d
CSR_HPMCOUNTER16H	src/riscv-dbg/debug_rom/encoding.h	917;"	d
CSR_HPMCOUNTER16H	tb/riscv-isa-sim/riscv/encoding.h	919;"	d
CSR_HPMCOUNTER17	bootrom/encoding.h	771;"	d
CSR_HPMCOUNTER17	src/riscv-dbg/debug_rom/encoding.h	771;"	d
CSR_HPMCOUNTER17	tb/riscv-isa-sim/riscv/encoding.h	775;"	d
CSR_HPMCOUNTER17H	bootrom/encoding.h	918;"	d
CSR_HPMCOUNTER17H	src/riscv-dbg/debug_rom/encoding.h	918;"	d
CSR_HPMCOUNTER17H	tb/riscv-isa-sim/riscv/encoding.h	920;"	d
CSR_HPMCOUNTER18	bootrom/encoding.h	772;"	d
CSR_HPMCOUNTER18	src/riscv-dbg/debug_rom/encoding.h	772;"	d
CSR_HPMCOUNTER18	tb/riscv-isa-sim/riscv/encoding.h	776;"	d
CSR_HPMCOUNTER18H	bootrom/encoding.h	919;"	d
CSR_HPMCOUNTER18H	src/riscv-dbg/debug_rom/encoding.h	919;"	d
CSR_HPMCOUNTER18H	tb/riscv-isa-sim/riscv/encoding.h	921;"	d
CSR_HPMCOUNTER19	bootrom/encoding.h	773;"	d
CSR_HPMCOUNTER19	src/riscv-dbg/debug_rom/encoding.h	773;"	d
CSR_HPMCOUNTER19	tb/riscv-isa-sim/riscv/encoding.h	777;"	d
CSR_HPMCOUNTER19H	bootrom/encoding.h	920;"	d
CSR_HPMCOUNTER19H	src/riscv-dbg/debug_rom/encoding.h	920;"	d
CSR_HPMCOUNTER19H	tb/riscv-isa-sim/riscv/encoding.h	922;"	d
CSR_HPMCOUNTER20	bootrom/encoding.h	774;"	d
CSR_HPMCOUNTER20	src/riscv-dbg/debug_rom/encoding.h	774;"	d
CSR_HPMCOUNTER20	tb/riscv-isa-sim/riscv/encoding.h	778;"	d
CSR_HPMCOUNTER20H	bootrom/encoding.h	921;"	d
CSR_HPMCOUNTER20H	src/riscv-dbg/debug_rom/encoding.h	921;"	d
CSR_HPMCOUNTER20H	tb/riscv-isa-sim/riscv/encoding.h	923;"	d
CSR_HPMCOUNTER21	bootrom/encoding.h	775;"	d
CSR_HPMCOUNTER21	src/riscv-dbg/debug_rom/encoding.h	775;"	d
CSR_HPMCOUNTER21	tb/riscv-isa-sim/riscv/encoding.h	779;"	d
CSR_HPMCOUNTER21H	bootrom/encoding.h	922;"	d
CSR_HPMCOUNTER21H	src/riscv-dbg/debug_rom/encoding.h	922;"	d
CSR_HPMCOUNTER21H	tb/riscv-isa-sim/riscv/encoding.h	924;"	d
CSR_HPMCOUNTER22	bootrom/encoding.h	776;"	d
CSR_HPMCOUNTER22	src/riscv-dbg/debug_rom/encoding.h	776;"	d
CSR_HPMCOUNTER22	tb/riscv-isa-sim/riscv/encoding.h	780;"	d
CSR_HPMCOUNTER22H	bootrom/encoding.h	923;"	d
CSR_HPMCOUNTER22H	src/riscv-dbg/debug_rom/encoding.h	923;"	d
CSR_HPMCOUNTER22H	tb/riscv-isa-sim/riscv/encoding.h	925;"	d
CSR_HPMCOUNTER23	bootrom/encoding.h	777;"	d
CSR_HPMCOUNTER23	src/riscv-dbg/debug_rom/encoding.h	777;"	d
CSR_HPMCOUNTER23	tb/riscv-isa-sim/riscv/encoding.h	781;"	d
CSR_HPMCOUNTER23H	bootrom/encoding.h	924;"	d
CSR_HPMCOUNTER23H	src/riscv-dbg/debug_rom/encoding.h	924;"	d
CSR_HPMCOUNTER23H	tb/riscv-isa-sim/riscv/encoding.h	926;"	d
CSR_HPMCOUNTER24	bootrom/encoding.h	778;"	d
CSR_HPMCOUNTER24	src/riscv-dbg/debug_rom/encoding.h	778;"	d
CSR_HPMCOUNTER24	tb/riscv-isa-sim/riscv/encoding.h	782;"	d
CSR_HPMCOUNTER24H	bootrom/encoding.h	925;"	d
CSR_HPMCOUNTER24H	src/riscv-dbg/debug_rom/encoding.h	925;"	d
CSR_HPMCOUNTER24H	tb/riscv-isa-sim/riscv/encoding.h	927;"	d
CSR_HPMCOUNTER25	bootrom/encoding.h	779;"	d
CSR_HPMCOUNTER25	src/riscv-dbg/debug_rom/encoding.h	779;"	d
CSR_HPMCOUNTER25	tb/riscv-isa-sim/riscv/encoding.h	783;"	d
CSR_HPMCOUNTER25H	bootrom/encoding.h	926;"	d
CSR_HPMCOUNTER25H	src/riscv-dbg/debug_rom/encoding.h	926;"	d
CSR_HPMCOUNTER25H	tb/riscv-isa-sim/riscv/encoding.h	928;"	d
CSR_HPMCOUNTER26	bootrom/encoding.h	780;"	d
CSR_HPMCOUNTER26	src/riscv-dbg/debug_rom/encoding.h	780;"	d
CSR_HPMCOUNTER26	tb/riscv-isa-sim/riscv/encoding.h	784;"	d
CSR_HPMCOUNTER26H	bootrom/encoding.h	927;"	d
CSR_HPMCOUNTER26H	src/riscv-dbg/debug_rom/encoding.h	927;"	d
CSR_HPMCOUNTER26H	tb/riscv-isa-sim/riscv/encoding.h	929;"	d
CSR_HPMCOUNTER27	bootrom/encoding.h	781;"	d
CSR_HPMCOUNTER27	src/riscv-dbg/debug_rom/encoding.h	781;"	d
CSR_HPMCOUNTER27	tb/riscv-isa-sim/riscv/encoding.h	785;"	d
CSR_HPMCOUNTER27H	bootrom/encoding.h	928;"	d
CSR_HPMCOUNTER27H	src/riscv-dbg/debug_rom/encoding.h	928;"	d
CSR_HPMCOUNTER27H	tb/riscv-isa-sim/riscv/encoding.h	930;"	d
CSR_HPMCOUNTER28	bootrom/encoding.h	782;"	d
CSR_HPMCOUNTER28	src/riscv-dbg/debug_rom/encoding.h	782;"	d
CSR_HPMCOUNTER28	tb/riscv-isa-sim/riscv/encoding.h	786;"	d
CSR_HPMCOUNTER28H	bootrom/encoding.h	929;"	d
CSR_HPMCOUNTER28H	src/riscv-dbg/debug_rom/encoding.h	929;"	d
CSR_HPMCOUNTER28H	tb/riscv-isa-sim/riscv/encoding.h	931;"	d
CSR_HPMCOUNTER29	bootrom/encoding.h	783;"	d
CSR_HPMCOUNTER29	src/riscv-dbg/debug_rom/encoding.h	783;"	d
CSR_HPMCOUNTER29	tb/riscv-isa-sim/riscv/encoding.h	787;"	d
CSR_HPMCOUNTER29H	bootrom/encoding.h	930;"	d
CSR_HPMCOUNTER29H	src/riscv-dbg/debug_rom/encoding.h	930;"	d
CSR_HPMCOUNTER29H	tb/riscv-isa-sim/riscv/encoding.h	932;"	d
CSR_HPMCOUNTER3	bootrom/encoding.h	757;"	d
CSR_HPMCOUNTER3	src/riscv-dbg/debug_rom/encoding.h	757;"	d
CSR_HPMCOUNTER3	tb/riscv-isa-sim/riscv/encoding.h	761;"	d
CSR_HPMCOUNTER30	bootrom/encoding.h	784;"	d
CSR_HPMCOUNTER30	src/riscv-dbg/debug_rom/encoding.h	784;"	d
CSR_HPMCOUNTER30	tb/riscv-isa-sim/riscv/encoding.h	788;"	d
CSR_HPMCOUNTER30H	bootrom/encoding.h	931;"	d
CSR_HPMCOUNTER30H	src/riscv-dbg/debug_rom/encoding.h	931;"	d
CSR_HPMCOUNTER30H	tb/riscv-isa-sim/riscv/encoding.h	933;"	d
CSR_HPMCOUNTER31	bootrom/encoding.h	785;"	d
CSR_HPMCOUNTER31	src/riscv-dbg/debug_rom/encoding.h	785;"	d
CSR_HPMCOUNTER31	tb/riscv-isa-sim/riscv/encoding.h	789;"	d
CSR_HPMCOUNTER31H	bootrom/encoding.h	932;"	d
CSR_HPMCOUNTER31H	src/riscv-dbg/debug_rom/encoding.h	932;"	d
CSR_HPMCOUNTER31H	tb/riscv-isa-sim/riscv/encoding.h	934;"	d
CSR_HPMCOUNTER3H	bootrom/encoding.h	904;"	d
CSR_HPMCOUNTER3H	src/riscv-dbg/debug_rom/encoding.h	904;"	d
CSR_HPMCOUNTER3H	tb/riscv-isa-sim/riscv/encoding.h	906;"	d
CSR_HPMCOUNTER4	bootrom/encoding.h	758;"	d
CSR_HPMCOUNTER4	src/riscv-dbg/debug_rom/encoding.h	758;"	d
CSR_HPMCOUNTER4	tb/riscv-isa-sim/riscv/encoding.h	762;"	d
CSR_HPMCOUNTER4H	bootrom/encoding.h	905;"	d
CSR_HPMCOUNTER4H	src/riscv-dbg/debug_rom/encoding.h	905;"	d
CSR_HPMCOUNTER4H	tb/riscv-isa-sim/riscv/encoding.h	907;"	d
CSR_HPMCOUNTER5	bootrom/encoding.h	759;"	d
CSR_HPMCOUNTER5	src/riscv-dbg/debug_rom/encoding.h	759;"	d
CSR_HPMCOUNTER5	tb/riscv-isa-sim/riscv/encoding.h	763;"	d
CSR_HPMCOUNTER5H	bootrom/encoding.h	906;"	d
CSR_HPMCOUNTER5H	src/riscv-dbg/debug_rom/encoding.h	906;"	d
CSR_HPMCOUNTER5H	tb/riscv-isa-sim/riscv/encoding.h	908;"	d
CSR_HPMCOUNTER6	bootrom/encoding.h	760;"	d
CSR_HPMCOUNTER6	src/riscv-dbg/debug_rom/encoding.h	760;"	d
CSR_HPMCOUNTER6	tb/riscv-isa-sim/riscv/encoding.h	764;"	d
CSR_HPMCOUNTER6H	bootrom/encoding.h	907;"	d
CSR_HPMCOUNTER6H	src/riscv-dbg/debug_rom/encoding.h	907;"	d
CSR_HPMCOUNTER6H	tb/riscv-isa-sim/riscv/encoding.h	909;"	d
CSR_HPMCOUNTER7	bootrom/encoding.h	761;"	d
CSR_HPMCOUNTER7	src/riscv-dbg/debug_rom/encoding.h	761;"	d
CSR_HPMCOUNTER7	tb/riscv-isa-sim/riscv/encoding.h	765;"	d
CSR_HPMCOUNTER7H	bootrom/encoding.h	908;"	d
CSR_HPMCOUNTER7H	src/riscv-dbg/debug_rom/encoding.h	908;"	d
CSR_HPMCOUNTER7H	tb/riscv-isa-sim/riscv/encoding.h	910;"	d
CSR_HPMCOUNTER8	bootrom/encoding.h	762;"	d
CSR_HPMCOUNTER8	src/riscv-dbg/debug_rom/encoding.h	762;"	d
CSR_HPMCOUNTER8	tb/riscv-isa-sim/riscv/encoding.h	766;"	d
CSR_HPMCOUNTER8H	bootrom/encoding.h	909;"	d
CSR_HPMCOUNTER8H	src/riscv-dbg/debug_rom/encoding.h	909;"	d
CSR_HPMCOUNTER8H	tb/riscv-isa-sim/riscv/encoding.h	911;"	d
CSR_HPMCOUNTER9	bootrom/encoding.h	763;"	d
CSR_HPMCOUNTER9	src/riscv-dbg/debug_rom/encoding.h	763;"	d
CSR_HPMCOUNTER9	tb/riscv-isa-sim/riscv/encoding.h	767;"	d
CSR_HPMCOUNTER9H	bootrom/encoding.h	910;"	d
CSR_HPMCOUNTER9H	src/riscv-dbg/debug_rom/encoding.h	910;"	d
CSR_HPMCOUNTER9H	tb/riscv-isa-sim/riscv/encoding.h	912;"	d
CSR_ICOUNT	tb/riscv-isa-sim/riscv/debug_defines.h	530;"	d
CSR_ICOUNT_ACTION	tb/riscv-isa-sim/riscv/debug_defines.h	583;"	d
CSR_ICOUNT_ACTION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	582;"	d
CSR_ICOUNT_ACTION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	581;"	d
CSR_ICOUNT_COUNT	tb/riscv-isa-sim/riscv/debug_defines.h	555;"	d
CSR_ICOUNT_COUNT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	554;"	d
CSR_ICOUNT_COUNT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	553;"	d
CSR_ICOUNT_DMODE	tb/riscv-isa-sim/riscv/debug_defines.h	536;"	d
CSR_ICOUNT_DMODE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	535;"	d
CSR_ICOUNT_DMODE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	534;"	d
CSR_ICOUNT_HIT	tb/riscv-isa-sim/riscv/debug_defines.h	546;"	d
CSR_ICOUNT_HIT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	545;"	d
CSR_ICOUNT_HIT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	544;"	d
CSR_ICOUNT_M	tb/riscv-isa-sim/riscv/debug_defines.h	562;"	d
CSR_ICOUNT_M_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	561;"	d
CSR_ICOUNT_M_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	560;"	d
CSR_ICOUNT_S	tb/riscv-isa-sim/riscv/debug_defines.h	569;"	d
CSR_ICOUNT_S_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	568;"	d
CSR_ICOUNT_S_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	567;"	d
CSR_ICOUNT_TYPE	tb/riscv-isa-sim/riscv/debug_defines.h	533;"	d
CSR_ICOUNT_TYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	532;"	d
CSR_ICOUNT_TYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	531;"	d
CSR_ICOUNT_U	tb/riscv-isa-sim/riscv/debug_defines.h	576;"	d
CSR_ICOUNT_U_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	575;"	d
CSR_ICOUNT_U_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	574;"	d
CSR_INSTRET	bootrom/encoding.h	756;"	d
CSR_INSTRET	src/riscv-dbg/debug_rom/encoding.h	756;"	d
CSR_INSTRET	tb/riscv-isa-sim/riscv/encoding.h	760;"	d
CSR_INSTRETH	bootrom/encoding.h	903;"	d
CSR_INSTRETH	src/riscv-dbg/debug_rom/encoding.h	903;"	d
CSR_INSTRETH	tb/riscv-isa-sim/riscv/encoding.h	905;"	d
CSR_ITRIGGER	tb/riscv-isa-sim/riscv/debug_defines.h	584;"	d
CSR_ITRIGGER_ACTION	tb/riscv-isa-sim/riscv/debug_defines.h	628;"	d
CSR_ITRIGGER_ACTION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	627;"	d
CSR_ITRIGGER_ACTION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	626;"	d
CSR_ITRIGGER_DMODE	tb/riscv-isa-sim/riscv/debug_defines.h	590;"	d
CSR_ITRIGGER_DMODE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	589;"	d
CSR_ITRIGGER_DMODE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	588;"	d
CSR_ITRIGGER_HIT	tb/riscv-isa-sim/riscv/debug_defines.h	600;"	d
CSR_ITRIGGER_HIT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	599;"	d
CSR_ITRIGGER_HIT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	598;"	d
CSR_ITRIGGER_M	tb/riscv-isa-sim/riscv/debug_defines.h	607;"	d
CSR_ITRIGGER_M_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	606;"	d
CSR_ITRIGGER_M_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	605;"	d
CSR_ITRIGGER_S	tb/riscv-isa-sim/riscv/debug_defines.h	614;"	d
CSR_ITRIGGER_S_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	613;"	d
CSR_ITRIGGER_S_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	612;"	d
CSR_ITRIGGER_TYPE	tb/riscv-isa-sim/riscv/debug_defines.h	587;"	d
CSR_ITRIGGER_TYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	586;"	d
CSR_ITRIGGER_TYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	585;"	d
CSR_ITRIGGER_U	tb/riscv-isa-sim/riscv/debug_defines.h	621;"	d
CSR_ITRIGGER_U_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	620;"	d
CSR_ITRIGGER_U_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	619;"	d
CSR_MARCHID	bootrom/encoding.h	898;"	d
CSR_MARCHID	src/riscv-dbg/debug_rom/encoding.h	898;"	d
CSR_MARCHID	tb/riscv-isa-sim/riscv/encoding.h	900;"	d
CSR_MCAUSE	bootrom/encoding.h	805;"	d
CSR_MCAUSE	src/riscv-dbg/debug_rom/encoding.h	805;"	d
CSR_MCAUSE	tb/riscv-isa-sim/riscv/encoding.h	809;"	d
CSR_MCONTROL	tb/riscv-isa-sim/riscv/debug_defines.h	374;"	d
CSR_MCONTROL_ACTION	tb/riscv-isa-sim/riscv/debug_defines.h	446;"	d
CSR_MCONTROL_ACTION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	445;"	d
CSR_MCONTROL_ACTION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	444;"	d
CSR_MCONTROL_CHAIN	tb/riscv-isa-sim/riscv/debug_defines.h	467;"	d
CSR_MCONTROL_CHAIN_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	466;"	d
CSR_MCONTROL_CHAIN_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	465;"	d
CSR_MCONTROL_DMODE	tb/riscv-isa-sim/riscv/debug_defines.h	380;"	d
CSR_MCONTROL_DMODE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	379;"	d
CSR_MCONTROL_DMODE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	378;"	d
CSR_MCONTROL_EXECUTE	tb/riscv-isa-sim/riscv/debug_defines.h	517;"	d
CSR_MCONTROL_EXECUTE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	516;"	d
CSR_MCONTROL_EXECUTE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	515;"	d
CSR_MCONTROL_HIT	tb/riscv-isa-sim/riscv/debug_defines.h	402;"	d
CSR_MCONTROL_HIT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	401;"	d
CSR_MCONTROL_HIT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	400;"	d
CSR_MCONTROL_LOAD	tb/riscv-isa-sim/riscv/debug_defines.h	529;"	d
CSR_MCONTROL_LOAD_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	528;"	d
CSR_MCONTROL_LOAD_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	527;"	d
CSR_MCONTROL_M	tb/riscv-isa-sim/riscv/debug_defines.h	498;"	d
CSR_MCONTROL_MASKMAX	tb/riscv-isa-sim/riscv/debug_defines.h	392;"	d
CSR_MCONTROL_MASKMAX_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	391;"	d
CSR_MCONTROL_MASKMAX_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	390;"	d
CSR_MCONTROL_MATCH	tb/riscv-isa-sim/riscv/debug_defines.h	492;"	d
CSR_MCONTROL_MATCH_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	491;"	d
CSR_MCONTROL_MATCH_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	490;"	d
CSR_MCONTROL_M_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	497;"	d
CSR_MCONTROL_M_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	496;"	d
CSR_MCONTROL_S	tb/riscv-isa-sim/riscv/debug_defines.h	504;"	d
CSR_MCONTROL_SELECT	tb/riscv-isa-sim/riscv/debug_defines.h	411;"	d
CSR_MCONTROL_SELECT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	410;"	d
CSR_MCONTROL_SELECT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	409;"	d
CSR_MCONTROL_STORE	tb/riscv-isa-sim/riscv/debug_defines.h	523;"	d
CSR_MCONTROL_STORE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	522;"	d
CSR_MCONTROL_STORE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	521;"	d
CSR_MCONTROL_S_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	503;"	d
CSR_MCONTROL_S_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	502;"	d
CSR_MCONTROL_TIMING	tb/riscv-isa-sim/riscv/debug_defines.h	439;"	d
CSR_MCONTROL_TIMING_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	438;"	d
CSR_MCONTROL_TIMING_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	437;"	d
CSR_MCONTROL_TYPE	tb/riscv-isa-sim/riscv/debug_defines.h	377;"	d
CSR_MCONTROL_TYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	376;"	d
CSR_MCONTROL_TYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	375;"	d
CSR_MCONTROL_U	tb/riscv-isa-sim/riscv/debug_defines.h	510;"	d
CSR_MCONTROL_U_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	509;"	d
CSR_MCONTROL_U_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	508;"	d
CSR_MCOUNTEREN	bootrom/encoding.h	802;"	d
CSR_MCOUNTEREN	src/riscv-dbg/debug_rom/encoding.h	802;"	d
CSR_MCOUNTEREN	tb/riscv-isa-sim/riscv/encoding.h	806;"	d
CSR_MCYCLE	bootrom/encoding.h	837;"	d
CSR_MCYCLE	src/riscv-dbg/debug_rom/encoding.h	837;"	d
CSR_MCYCLE	tb/riscv-isa-sim/riscv/encoding.h	839;"	d
CSR_MCYCLEH	bootrom/encoding.h	933;"	d
CSR_MCYCLEH	src/riscv-dbg/debug_rom/encoding.h	933;"	d
CSR_MCYCLEH	tb/riscv-isa-sim/riscv/encoding.h	935;"	d
CSR_MEDELEG	bootrom/encoding.h	798;"	d
CSR_MEDELEG	src/riscv-dbg/debug_rom/encoding.h	798;"	d
CSR_MEDELEG	tb/riscv-isa-sim/riscv/encoding.h	802;"	d
CSR_MEPC	bootrom/encoding.h	804;"	d
CSR_MEPC	src/riscv-dbg/debug_rom/encoding.h	804;"	d
CSR_MEPC	tb/riscv-isa-sim/riscv/encoding.h	808;"	d
CSR_MHARTID	bootrom/encoding.h	900;"	d
CSR_MHARTID	src/riscv-dbg/debug_rom/encoding.h	900;"	d
CSR_MHARTID	tb/riscv-isa-sim/riscv/encoding.h	902;"	d
CSR_MHPMCOUNTER10	bootrom/encoding.h	846;"	d
CSR_MHPMCOUNTER10	src/riscv-dbg/debug_rom/encoding.h	846;"	d
CSR_MHPMCOUNTER10	tb/riscv-isa-sim/riscv/encoding.h	848;"	d
CSR_MHPMCOUNTER10H	bootrom/encoding.h	942;"	d
CSR_MHPMCOUNTER10H	src/riscv-dbg/debug_rom/encoding.h	942;"	d
CSR_MHPMCOUNTER10H	tb/riscv-isa-sim/riscv/encoding.h	944;"	d
CSR_MHPMCOUNTER11	bootrom/encoding.h	847;"	d
CSR_MHPMCOUNTER11	src/riscv-dbg/debug_rom/encoding.h	847;"	d
CSR_MHPMCOUNTER11	tb/riscv-isa-sim/riscv/encoding.h	849;"	d
CSR_MHPMCOUNTER11H	bootrom/encoding.h	943;"	d
CSR_MHPMCOUNTER11H	src/riscv-dbg/debug_rom/encoding.h	943;"	d
CSR_MHPMCOUNTER11H	tb/riscv-isa-sim/riscv/encoding.h	945;"	d
CSR_MHPMCOUNTER12	bootrom/encoding.h	848;"	d
CSR_MHPMCOUNTER12	src/riscv-dbg/debug_rom/encoding.h	848;"	d
CSR_MHPMCOUNTER12	tb/riscv-isa-sim/riscv/encoding.h	850;"	d
CSR_MHPMCOUNTER12H	bootrom/encoding.h	944;"	d
CSR_MHPMCOUNTER12H	src/riscv-dbg/debug_rom/encoding.h	944;"	d
CSR_MHPMCOUNTER12H	tb/riscv-isa-sim/riscv/encoding.h	946;"	d
CSR_MHPMCOUNTER13	bootrom/encoding.h	849;"	d
CSR_MHPMCOUNTER13	src/riscv-dbg/debug_rom/encoding.h	849;"	d
CSR_MHPMCOUNTER13	tb/riscv-isa-sim/riscv/encoding.h	851;"	d
CSR_MHPMCOUNTER13H	bootrom/encoding.h	945;"	d
CSR_MHPMCOUNTER13H	src/riscv-dbg/debug_rom/encoding.h	945;"	d
CSR_MHPMCOUNTER13H	tb/riscv-isa-sim/riscv/encoding.h	947;"	d
CSR_MHPMCOUNTER14	bootrom/encoding.h	850;"	d
CSR_MHPMCOUNTER14	src/riscv-dbg/debug_rom/encoding.h	850;"	d
CSR_MHPMCOUNTER14	tb/riscv-isa-sim/riscv/encoding.h	852;"	d
CSR_MHPMCOUNTER14H	bootrom/encoding.h	946;"	d
CSR_MHPMCOUNTER14H	src/riscv-dbg/debug_rom/encoding.h	946;"	d
CSR_MHPMCOUNTER14H	tb/riscv-isa-sim/riscv/encoding.h	948;"	d
CSR_MHPMCOUNTER15	bootrom/encoding.h	851;"	d
CSR_MHPMCOUNTER15	src/riscv-dbg/debug_rom/encoding.h	851;"	d
CSR_MHPMCOUNTER15	tb/riscv-isa-sim/riscv/encoding.h	853;"	d
CSR_MHPMCOUNTER15H	bootrom/encoding.h	947;"	d
CSR_MHPMCOUNTER15H	src/riscv-dbg/debug_rom/encoding.h	947;"	d
CSR_MHPMCOUNTER15H	tb/riscv-isa-sim/riscv/encoding.h	949;"	d
CSR_MHPMCOUNTER16	bootrom/encoding.h	852;"	d
CSR_MHPMCOUNTER16	src/riscv-dbg/debug_rom/encoding.h	852;"	d
CSR_MHPMCOUNTER16	tb/riscv-isa-sim/riscv/encoding.h	854;"	d
CSR_MHPMCOUNTER16H	bootrom/encoding.h	948;"	d
CSR_MHPMCOUNTER16H	src/riscv-dbg/debug_rom/encoding.h	948;"	d
CSR_MHPMCOUNTER16H	tb/riscv-isa-sim/riscv/encoding.h	950;"	d
CSR_MHPMCOUNTER17	bootrom/encoding.h	853;"	d
CSR_MHPMCOUNTER17	src/riscv-dbg/debug_rom/encoding.h	853;"	d
CSR_MHPMCOUNTER17	tb/riscv-isa-sim/riscv/encoding.h	855;"	d
CSR_MHPMCOUNTER17H	bootrom/encoding.h	949;"	d
CSR_MHPMCOUNTER17H	src/riscv-dbg/debug_rom/encoding.h	949;"	d
CSR_MHPMCOUNTER17H	tb/riscv-isa-sim/riscv/encoding.h	951;"	d
CSR_MHPMCOUNTER18	bootrom/encoding.h	854;"	d
CSR_MHPMCOUNTER18	src/riscv-dbg/debug_rom/encoding.h	854;"	d
CSR_MHPMCOUNTER18	tb/riscv-isa-sim/riscv/encoding.h	856;"	d
CSR_MHPMCOUNTER18H	bootrom/encoding.h	950;"	d
CSR_MHPMCOUNTER18H	src/riscv-dbg/debug_rom/encoding.h	950;"	d
CSR_MHPMCOUNTER18H	tb/riscv-isa-sim/riscv/encoding.h	952;"	d
CSR_MHPMCOUNTER19	bootrom/encoding.h	855;"	d
CSR_MHPMCOUNTER19	src/riscv-dbg/debug_rom/encoding.h	855;"	d
CSR_MHPMCOUNTER19	tb/riscv-isa-sim/riscv/encoding.h	857;"	d
CSR_MHPMCOUNTER19H	bootrom/encoding.h	951;"	d
CSR_MHPMCOUNTER19H	src/riscv-dbg/debug_rom/encoding.h	951;"	d
CSR_MHPMCOUNTER19H	tb/riscv-isa-sim/riscv/encoding.h	953;"	d
CSR_MHPMCOUNTER20	bootrom/encoding.h	856;"	d
CSR_MHPMCOUNTER20	src/riscv-dbg/debug_rom/encoding.h	856;"	d
CSR_MHPMCOUNTER20	tb/riscv-isa-sim/riscv/encoding.h	858;"	d
CSR_MHPMCOUNTER20H	bootrom/encoding.h	952;"	d
CSR_MHPMCOUNTER20H	src/riscv-dbg/debug_rom/encoding.h	952;"	d
CSR_MHPMCOUNTER20H	tb/riscv-isa-sim/riscv/encoding.h	954;"	d
CSR_MHPMCOUNTER21	bootrom/encoding.h	857;"	d
CSR_MHPMCOUNTER21	src/riscv-dbg/debug_rom/encoding.h	857;"	d
CSR_MHPMCOUNTER21	tb/riscv-isa-sim/riscv/encoding.h	859;"	d
CSR_MHPMCOUNTER21H	bootrom/encoding.h	953;"	d
CSR_MHPMCOUNTER21H	src/riscv-dbg/debug_rom/encoding.h	953;"	d
CSR_MHPMCOUNTER21H	tb/riscv-isa-sim/riscv/encoding.h	955;"	d
CSR_MHPMCOUNTER22	bootrom/encoding.h	858;"	d
CSR_MHPMCOUNTER22	src/riscv-dbg/debug_rom/encoding.h	858;"	d
CSR_MHPMCOUNTER22	tb/riscv-isa-sim/riscv/encoding.h	860;"	d
CSR_MHPMCOUNTER22H	bootrom/encoding.h	954;"	d
CSR_MHPMCOUNTER22H	src/riscv-dbg/debug_rom/encoding.h	954;"	d
CSR_MHPMCOUNTER22H	tb/riscv-isa-sim/riscv/encoding.h	956;"	d
CSR_MHPMCOUNTER23	bootrom/encoding.h	859;"	d
CSR_MHPMCOUNTER23	src/riscv-dbg/debug_rom/encoding.h	859;"	d
CSR_MHPMCOUNTER23	tb/riscv-isa-sim/riscv/encoding.h	861;"	d
CSR_MHPMCOUNTER23H	bootrom/encoding.h	955;"	d
CSR_MHPMCOUNTER23H	src/riscv-dbg/debug_rom/encoding.h	955;"	d
CSR_MHPMCOUNTER23H	tb/riscv-isa-sim/riscv/encoding.h	957;"	d
CSR_MHPMCOUNTER24	bootrom/encoding.h	860;"	d
CSR_MHPMCOUNTER24	src/riscv-dbg/debug_rom/encoding.h	860;"	d
CSR_MHPMCOUNTER24	tb/riscv-isa-sim/riscv/encoding.h	862;"	d
CSR_MHPMCOUNTER24H	bootrom/encoding.h	956;"	d
CSR_MHPMCOUNTER24H	src/riscv-dbg/debug_rom/encoding.h	956;"	d
CSR_MHPMCOUNTER24H	tb/riscv-isa-sim/riscv/encoding.h	958;"	d
CSR_MHPMCOUNTER25	bootrom/encoding.h	861;"	d
CSR_MHPMCOUNTER25	src/riscv-dbg/debug_rom/encoding.h	861;"	d
CSR_MHPMCOUNTER25	tb/riscv-isa-sim/riscv/encoding.h	863;"	d
CSR_MHPMCOUNTER25H	bootrom/encoding.h	957;"	d
CSR_MHPMCOUNTER25H	src/riscv-dbg/debug_rom/encoding.h	957;"	d
CSR_MHPMCOUNTER25H	tb/riscv-isa-sim/riscv/encoding.h	959;"	d
CSR_MHPMCOUNTER26	bootrom/encoding.h	862;"	d
CSR_MHPMCOUNTER26	src/riscv-dbg/debug_rom/encoding.h	862;"	d
CSR_MHPMCOUNTER26	tb/riscv-isa-sim/riscv/encoding.h	864;"	d
CSR_MHPMCOUNTER26H	bootrom/encoding.h	958;"	d
CSR_MHPMCOUNTER26H	src/riscv-dbg/debug_rom/encoding.h	958;"	d
CSR_MHPMCOUNTER26H	tb/riscv-isa-sim/riscv/encoding.h	960;"	d
CSR_MHPMCOUNTER27	bootrom/encoding.h	863;"	d
CSR_MHPMCOUNTER27	src/riscv-dbg/debug_rom/encoding.h	863;"	d
CSR_MHPMCOUNTER27	tb/riscv-isa-sim/riscv/encoding.h	865;"	d
CSR_MHPMCOUNTER27H	bootrom/encoding.h	959;"	d
CSR_MHPMCOUNTER27H	src/riscv-dbg/debug_rom/encoding.h	959;"	d
CSR_MHPMCOUNTER27H	tb/riscv-isa-sim/riscv/encoding.h	961;"	d
CSR_MHPMCOUNTER28	bootrom/encoding.h	864;"	d
CSR_MHPMCOUNTER28	src/riscv-dbg/debug_rom/encoding.h	864;"	d
CSR_MHPMCOUNTER28	tb/riscv-isa-sim/riscv/encoding.h	866;"	d
CSR_MHPMCOUNTER28H	bootrom/encoding.h	960;"	d
CSR_MHPMCOUNTER28H	src/riscv-dbg/debug_rom/encoding.h	960;"	d
CSR_MHPMCOUNTER28H	tb/riscv-isa-sim/riscv/encoding.h	962;"	d
CSR_MHPMCOUNTER29	bootrom/encoding.h	865;"	d
CSR_MHPMCOUNTER29	src/riscv-dbg/debug_rom/encoding.h	865;"	d
CSR_MHPMCOUNTER29	tb/riscv-isa-sim/riscv/encoding.h	867;"	d
CSR_MHPMCOUNTER29H	bootrom/encoding.h	961;"	d
CSR_MHPMCOUNTER29H	src/riscv-dbg/debug_rom/encoding.h	961;"	d
CSR_MHPMCOUNTER29H	tb/riscv-isa-sim/riscv/encoding.h	963;"	d
CSR_MHPMCOUNTER3	bootrom/encoding.h	839;"	d
CSR_MHPMCOUNTER3	src/riscv-dbg/debug_rom/encoding.h	839;"	d
CSR_MHPMCOUNTER3	tb/riscv-isa-sim/riscv/encoding.h	841;"	d
CSR_MHPMCOUNTER30	bootrom/encoding.h	866;"	d
CSR_MHPMCOUNTER30	src/riscv-dbg/debug_rom/encoding.h	866;"	d
CSR_MHPMCOUNTER30	tb/riscv-isa-sim/riscv/encoding.h	868;"	d
CSR_MHPMCOUNTER30H	bootrom/encoding.h	962;"	d
CSR_MHPMCOUNTER30H	src/riscv-dbg/debug_rom/encoding.h	962;"	d
CSR_MHPMCOUNTER30H	tb/riscv-isa-sim/riscv/encoding.h	964;"	d
CSR_MHPMCOUNTER31	bootrom/encoding.h	867;"	d
CSR_MHPMCOUNTER31	src/riscv-dbg/debug_rom/encoding.h	867;"	d
CSR_MHPMCOUNTER31	tb/riscv-isa-sim/riscv/encoding.h	869;"	d
CSR_MHPMCOUNTER31H	bootrom/encoding.h	963;"	d
CSR_MHPMCOUNTER31H	src/riscv-dbg/debug_rom/encoding.h	963;"	d
CSR_MHPMCOUNTER31H	tb/riscv-isa-sim/riscv/encoding.h	965;"	d
CSR_MHPMCOUNTER3H	bootrom/encoding.h	935;"	d
CSR_MHPMCOUNTER3H	src/riscv-dbg/debug_rom/encoding.h	935;"	d
CSR_MHPMCOUNTER3H	tb/riscv-isa-sim/riscv/encoding.h	937;"	d
CSR_MHPMCOUNTER4	bootrom/encoding.h	840;"	d
CSR_MHPMCOUNTER4	src/riscv-dbg/debug_rom/encoding.h	840;"	d
CSR_MHPMCOUNTER4	tb/riscv-isa-sim/riscv/encoding.h	842;"	d
CSR_MHPMCOUNTER4H	bootrom/encoding.h	936;"	d
CSR_MHPMCOUNTER4H	src/riscv-dbg/debug_rom/encoding.h	936;"	d
CSR_MHPMCOUNTER4H	tb/riscv-isa-sim/riscv/encoding.h	938;"	d
CSR_MHPMCOUNTER5	bootrom/encoding.h	841;"	d
CSR_MHPMCOUNTER5	src/riscv-dbg/debug_rom/encoding.h	841;"	d
CSR_MHPMCOUNTER5	tb/riscv-isa-sim/riscv/encoding.h	843;"	d
CSR_MHPMCOUNTER5H	bootrom/encoding.h	937;"	d
CSR_MHPMCOUNTER5H	src/riscv-dbg/debug_rom/encoding.h	937;"	d
CSR_MHPMCOUNTER5H	tb/riscv-isa-sim/riscv/encoding.h	939;"	d
CSR_MHPMCOUNTER6	bootrom/encoding.h	842;"	d
CSR_MHPMCOUNTER6	src/riscv-dbg/debug_rom/encoding.h	842;"	d
CSR_MHPMCOUNTER6	tb/riscv-isa-sim/riscv/encoding.h	844;"	d
CSR_MHPMCOUNTER6H	bootrom/encoding.h	938;"	d
CSR_MHPMCOUNTER6H	src/riscv-dbg/debug_rom/encoding.h	938;"	d
CSR_MHPMCOUNTER6H	tb/riscv-isa-sim/riscv/encoding.h	940;"	d
CSR_MHPMCOUNTER7	bootrom/encoding.h	843;"	d
CSR_MHPMCOUNTER7	src/riscv-dbg/debug_rom/encoding.h	843;"	d
CSR_MHPMCOUNTER7	tb/riscv-isa-sim/riscv/encoding.h	845;"	d
CSR_MHPMCOUNTER7H	bootrom/encoding.h	939;"	d
CSR_MHPMCOUNTER7H	src/riscv-dbg/debug_rom/encoding.h	939;"	d
CSR_MHPMCOUNTER7H	tb/riscv-isa-sim/riscv/encoding.h	941;"	d
CSR_MHPMCOUNTER8	bootrom/encoding.h	844;"	d
CSR_MHPMCOUNTER8	src/riscv-dbg/debug_rom/encoding.h	844;"	d
CSR_MHPMCOUNTER8	tb/riscv-isa-sim/riscv/encoding.h	846;"	d
CSR_MHPMCOUNTER8H	bootrom/encoding.h	940;"	d
CSR_MHPMCOUNTER8H	src/riscv-dbg/debug_rom/encoding.h	940;"	d
CSR_MHPMCOUNTER8H	tb/riscv-isa-sim/riscv/encoding.h	942;"	d
CSR_MHPMCOUNTER9	bootrom/encoding.h	845;"	d
CSR_MHPMCOUNTER9	src/riscv-dbg/debug_rom/encoding.h	845;"	d
CSR_MHPMCOUNTER9	tb/riscv-isa-sim/riscv/encoding.h	847;"	d
CSR_MHPMCOUNTER9H	bootrom/encoding.h	941;"	d
CSR_MHPMCOUNTER9H	src/riscv-dbg/debug_rom/encoding.h	941;"	d
CSR_MHPMCOUNTER9H	tb/riscv-isa-sim/riscv/encoding.h	943;"	d
CSR_MHPMEVENT10	bootrom/encoding.h	875;"	d
CSR_MHPMEVENT10	src/riscv-dbg/debug_rom/encoding.h	875;"	d
CSR_MHPMEVENT10	tb/riscv-isa-sim/riscv/encoding.h	877;"	d
CSR_MHPMEVENT11	bootrom/encoding.h	876;"	d
CSR_MHPMEVENT11	src/riscv-dbg/debug_rom/encoding.h	876;"	d
CSR_MHPMEVENT11	tb/riscv-isa-sim/riscv/encoding.h	878;"	d
CSR_MHPMEVENT12	bootrom/encoding.h	877;"	d
CSR_MHPMEVENT12	src/riscv-dbg/debug_rom/encoding.h	877;"	d
CSR_MHPMEVENT12	tb/riscv-isa-sim/riscv/encoding.h	879;"	d
CSR_MHPMEVENT13	bootrom/encoding.h	878;"	d
CSR_MHPMEVENT13	src/riscv-dbg/debug_rom/encoding.h	878;"	d
CSR_MHPMEVENT13	tb/riscv-isa-sim/riscv/encoding.h	880;"	d
CSR_MHPMEVENT14	bootrom/encoding.h	879;"	d
CSR_MHPMEVENT14	src/riscv-dbg/debug_rom/encoding.h	879;"	d
CSR_MHPMEVENT14	tb/riscv-isa-sim/riscv/encoding.h	881;"	d
CSR_MHPMEVENT15	bootrom/encoding.h	880;"	d
CSR_MHPMEVENT15	src/riscv-dbg/debug_rom/encoding.h	880;"	d
CSR_MHPMEVENT15	tb/riscv-isa-sim/riscv/encoding.h	882;"	d
CSR_MHPMEVENT16	bootrom/encoding.h	881;"	d
CSR_MHPMEVENT16	src/riscv-dbg/debug_rom/encoding.h	881;"	d
CSR_MHPMEVENT16	tb/riscv-isa-sim/riscv/encoding.h	883;"	d
CSR_MHPMEVENT17	bootrom/encoding.h	882;"	d
CSR_MHPMEVENT17	src/riscv-dbg/debug_rom/encoding.h	882;"	d
CSR_MHPMEVENT17	tb/riscv-isa-sim/riscv/encoding.h	884;"	d
CSR_MHPMEVENT18	bootrom/encoding.h	883;"	d
CSR_MHPMEVENT18	src/riscv-dbg/debug_rom/encoding.h	883;"	d
CSR_MHPMEVENT18	tb/riscv-isa-sim/riscv/encoding.h	885;"	d
CSR_MHPMEVENT19	bootrom/encoding.h	884;"	d
CSR_MHPMEVENT19	src/riscv-dbg/debug_rom/encoding.h	884;"	d
CSR_MHPMEVENT19	tb/riscv-isa-sim/riscv/encoding.h	886;"	d
CSR_MHPMEVENT20	bootrom/encoding.h	885;"	d
CSR_MHPMEVENT20	src/riscv-dbg/debug_rom/encoding.h	885;"	d
CSR_MHPMEVENT20	tb/riscv-isa-sim/riscv/encoding.h	887;"	d
CSR_MHPMEVENT21	bootrom/encoding.h	886;"	d
CSR_MHPMEVENT21	src/riscv-dbg/debug_rom/encoding.h	886;"	d
CSR_MHPMEVENT21	tb/riscv-isa-sim/riscv/encoding.h	888;"	d
CSR_MHPMEVENT22	bootrom/encoding.h	887;"	d
CSR_MHPMEVENT22	src/riscv-dbg/debug_rom/encoding.h	887;"	d
CSR_MHPMEVENT22	tb/riscv-isa-sim/riscv/encoding.h	889;"	d
CSR_MHPMEVENT23	bootrom/encoding.h	888;"	d
CSR_MHPMEVENT23	src/riscv-dbg/debug_rom/encoding.h	888;"	d
CSR_MHPMEVENT23	tb/riscv-isa-sim/riscv/encoding.h	890;"	d
CSR_MHPMEVENT24	bootrom/encoding.h	889;"	d
CSR_MHPMEVENT24	src/riscv-dbg/debug_rom/encoding.h	889;"	d
CSR_MHPMEVENT24	tb/riscv-isa-sim/riscv/encoding.h	891;"	d
CSR_MHPMEVENT25	bootrom/encoding.h	890;"	d
CSR_MHPMEVENT25	src/riscv-dbg/debug_rom/encoding.h	890;"	d
CSR_MHPMEVENT25	tb/riscv-isa-sim/riscv/encoding.h	892;"	d
CSR_MHPMEVENT26	bootrom/encoding.h	891;"	d
CSR_MHPMEVENT26	src/riscv-dbg/debug_rom/encoding.h	891;"	d
CSR_MHPMEVENT26	tb/riscv-isa-sim/riscv/encoding.h	893;"	d
CSR_MHPMEVENT27	bootrom/encoding.h	892;"	d
CSR_MHPMEVENT27	src/riscv-dbg/debug_rom/encoding.h	892;"	d
CSR_MHPMEVENT27	tb/riscv-isa-sim/riscv/encoding.h	894;"	d
CSR_MHPMEVENT28	bootrom/encoding.h	893;"	d
CSR_MHPMEVENT28	src/riscv-dbg/debug_rom/encoding.h	893;"	d
CSR_MHPMEVENT28	tb/riscv-isa-sim/riscv/encoding.h	895;"	d
CSR_MHPMEVENT29	bootrom/encoding.h	894;"	d
CSR_MHPMEVENT29	src/riscv-dbg/debug_rom/encoding.h	894;"	d
CSR_MHPMEVENT29	tb/riscv-isa-sim/riscv/encoding.h	896;"	d
CSR_MHPMEVENT3	bootrom/encoding.h	868;"	d
CSR_MHPMEVENT3	src/riscv-dbg/debug_rom/encoding.h	868;"	d
CSR_MHPMEVENT3	tb/riscv-isa-sim/riscv/encoding.h	870;"	d
CSR_MHPMEVENT30	bootrom/encoding.h	895;"	d
CSR_MHPMEVENT30	src/riscv-dbg/debug_rom/encoding.h	895;"	d
CSR_MHPMEVENT30	tb/riscv-isa-sim/riscv/encoding.h	897;"	d
CSR_MHPMEVENT31	bootrom/encoding.h	896;"	d
CSR_MHPMEVENT31	src/riscv-dbg/debug_rom/encoding.h	896;"	d
CSR_MHPMEVENT31	tb/riscv-isa-sim/riscv/encoding.h	898;"	d
CSR_MHPMEVENT4	bootrom/encoding.h	869;"	d
CSR_MHPMEVENT4	src/riscv-dbg/debug_rom/encoding.h	869;"	d
CSR_MHPMEVENT4	tb/riscv-isa-sim/riscv/encoding.h	871;"	d
CSR_MHPMEVENT5	bootrom/encoding.h	870;"	d
CSR_MHPMEVENT5	src/riscv-dbg/debug_rom/encoding.h	870;"	d
CSR_MHPMEVENT5	tb/riscv-isa-sim/riscv/encoding.h	872;"	d
CSR_MHPMEVENT6	bootrom/encoding.h	871;"	d
CSR_MHPMEVENT6	src/riscv-dbg/debug_rom/encoding.h	871;"	d
CSR_MHPMEVENT6	tb/riscv-isa-sim/riscv/encoding.h	873;"	d
CSR_MHPMEVENT7	bootrom/encoding.h	872;"	d
CSR_MHPMEVENT7	src/riscv-dbg/debug_rom/encoding.h	872;"	d
CSR_MHPMEVENT7	tb/riscv-isa-sim/riscv/encoding.h	874;"	d
CSR_MHPMEVENT8	bootrom/encoding.h	873;"	d
CSR_MHPMEVENT8	src/riscv-dbg/debug_rom/encoding.h	873;"	d
CSR_MHPMEVENT8	tb/riscv-isa-sim/riscv/encoding.h	875;"	d
CSR_MHPMEVENT9	bootrom/encoding.h	874;"	d
CSR_MHPMEVENT9	src/riscv-dbg/debug_rom/encoding.h	874;"	d
CSR_MHPMEVENT9	tb/riscv-isa-sim/riscv/encoding.h	876;"	d
CSR_MIDELEG	bootrom/encoding.h	799;"	d
CSR_MIDELEG	src/riscv-dbg/debug_rom/encoding.h	799;"	d
CSR_MIDELEG	tb/riscv-isa-sim/riscv/encoding.h	803;"	d
CSR_MIE	bootrom/encoding.h	800;"	d
CSR_MIE	src/riscv-dbg/debug_rom/encoding.h	800;"	d
CSR_MIE	tb/riscv-isa-sim/riscv/encoding.h	804;"	d
CSR_MIMPID	bootrom/encoding.h	899;"	d
CSR_MIMPID	src/riscv-dbg/debug_rom/encoding.h	899;"	d
CSR_MIMPID	tb/riscv-isa-sim/riscv/encoding.h	901;"	d
CSR_MINSTRET	bootrom/encoding.h	838;"	d
CSR_MINSTRET	src/riscv-dbg/debug_rom/encoding.h	838;"	d
CSR_MINSTRET	tb/riscv-isa-sim/riscv/encoding.h	840;"	d
CSR_MINSTRETH	bootrom/encoding.h	934;"	d
CSR_MINSTRETH	src/riscv-dbg/debug_rom/encoding.h	934;"	d
CSR_MINSTRETH	tb/riscv-isa-sim/riscv/encoding.h	936;"	d
CSR_MIP	bootrom/encoding.h	807;"	d
CSR_MIP	src/riscv-dbg/debug_rom/encoding.h	807;"	d
CSR_MIP	tb/riscv-isa-sim/riscv/encoding.h	811;"	d
CSR_MISA	bootrom/encoding.h	797;"	d
CSR_MISA	src/riscv-dbg/debug_rom/encoding.h	797;"	d
CSR_MISA	tb/riscv-isa-sim/riscv/encoding.h	801;"	d
CSR_MSCRATCH	bootrom/encoding.h	803;"	d
CSR_MSCRATCH	src/riscv-dbg/debug_rom/encoding.h	803;"	d
CSR_MSCRATCH	tb/riscv-isa-sim/riscv/encoding.h	807;"	d
CSR_MSTATUS	bootrom/encoding.h	796;"	d
CSR_MSTATUS	src/riscv-dbg/debug_rom/encoding.h	796;"	d
CSR_MSTATUS	tb/riscv-isa-sim/riscv/encoding.h	800;"	d
CSR_MTVAL	bootrom/encoding.h	806;"	d
CSR_MTVAL	src/riscv-dbg/debug_rom/encoding.h	806;"	d
CSR_MTVAL	tb/riscv-isa-sim/riscv/encoding.h	810;"	d
CSR_MTVEC	bootrom/encoding.h	801;"	d
CSR_MTVEC	src/riscv-dbg/debug_rom/encoding.h	801;"	d
CSR_MTVEC	tb/riscv-isa-sim/riscv/encoding.h	805;"	d
CSR_MVENDORID	bootrom/encoding.h	897;"	d
CSR_MVENDORID	src/riscv-dbg/debug_rom/encoding.h	897;"	d
CSR_MVENDORID	tb/riscv-isa-sim/riscv/encoding.h	899;"	d
CSR_PMPADDR	tb/dromajo/src/riscv.h	155;"	d
CSR_PMPADDR0	bootrom/encoding.h	812;"	d
CSR_PMPADDR0	src/riscv-dbg/debug_rom/encoding.h	812;"	d
CSR_PMPADDR0	tb/riscv-isa-sim/riscv/encoding.h	816;"	d
CSR_PMPADDR1	bootrom/encoding.h	813;"	d
CSR_PMPADDR1	src/riscv-dbg/debug_rom/encoding.h	813;"	d
CSR_PMPADDR1	tb/riscv-isa-sim/riscv/encoding.h	817;"	d
CSR_PMPADDR10	bootrom/encoding.h	822;"	d
CSR_PMPADDR10	src/riscv-dbg/debug_rom/encoding.h	822;"	d
CSR_PMPADDR10	tb/riscv-isa-sim/riscv/encoding.h	826;"	d
CSR_PMPADDR11	bootrom/encoding.h	823;"	d
CSR_PMPADDR11	src/riscv-dbg/debug_rom/encoding.h	823;"	d
CSR_PMPADDR11	tb/riscv-isa-sim/riscv/encoding.h	827;"	d
CSR_PMPADDR12	bootrom/encoding.h	824;"	d
CSR_PMPADDR12	src/riscv-dbg/debug_rom/encoding.h	824;"	d
CSR_PMPADDR12	tb/riscv-isa-sim/riscv/encoding.h	828;"	d
CSR_PMPADDR13	bootrom/encoding.h	825;"	d
CSR_PMPADDR13	src/riscv-dbg/debug_rom/encoding.h	825;"	d
CSR_PMPADDR13	tb/riscv-isa-sim/riscv/encoding.h	829;"	d
CSR_PMPADDR14	bootrom/encoding.h	826;"	d
CSR_PMPADDR14	src/riscv-dbg/debug_rom/encoding.h	826;"	d
CSR_PMPADDR14	tb/riscv-isa-sim/riscv/encoding.h	830;"	d
CSR_PMPADDR15	bootrom/encoding.h	827;"	d
CSR_PMPADDR15	src/riscv-dbg/debug_rom/encoding.h	827;"	d
CSR_PMPADDR15	tb/riscv-isa-sim/riscv/encoding.h	831;"	d
CSR_PMPADDR2	bootrom/encoding.h	814;"	d
CSR_PMPADDR2	src/riscv-dbg/debug_rom/encoding.h	814;"	d
CSR_PMPADDR2	tb/riscv-isa-sim/riscv/encoding.h	818;"	d
CSR_PMPADDR3	bootrom/encoding.h	815;"	d
CSR_PMPADDR3	src/riscv-dbg/debug_rom/encoding.h	815;"	d
CSR_PMPADDR3	tb/riscv-isa-sim/riscv/encoding.h	819;"	d
CSR_PMPADDR4	bootrom/encoding.h	816;"	d
CSR_PMPADDR4	src/riscv-dbg/debug_rom/encoding.h	816;"	d
CSR_PMPADDR4	tb/riscv-isa-sim/riscv/encoding.h	820;"	d
CSR_PMPADDR5	bootrom/encoding.h	817;"	d
CSR_PMPADDR5	src/riscv-dbg/debug_rom/encoding.h	817;"	d
CSR_PMPADDR5	tb/riscv-isa-sim/riscv/encoding.h	821;"	d
CSR_PMPADDR6	bootrom/encoding.h	818;"	d
CSR_PMPADDR6	src/riscv-dbg/debug_rom/encoding.h	818;"	d
CSR_PMPADDR6	tb/riscv-isa-sim/riscv/encoding.h	822;"	d
CSR_PMPADDR7	bootrom/encoding.h	819;"	d
CSR_PMPADDR7	src/riscv-dbg/debug_rom/encoding.h	819;"	d
CSR_PMPADDR7	tb/riscv-isa-sim/riscv/encoding.h	823;"	d
CSR_PMPADDR8	bootrom/encoding.h	820;"	d
CSR_PMPADDR8	src/riscv-dbg/debug_rom/encoding.h	820;"	d
CSR_PMPADDR8	tb/riscv-isa-sim/riscv/encoding.h	824;"	d
CSR_PMPADDR9	bootrom/encoding.h	821;"	d
CSR_PMPADDR9	src/riscv-dbg/debug_rom/encoding.h	821;"	d
CSR_PMPADDR9	tb/riscv-isa-sim/riscv/encoding.h	825;"	d
CSR_PMPCFG	tb/dromajo/src/riscv.h	154;"	d
CSR_PMPCFG0	bootrom/encoding.h	808;"	d
CSR_PMPCFG0	src/riscv-dbg/debug_rom/encoding.h	808;"	d
CSR_PMPCFG0	tb/riscv-isa-sim/riscv/encoding.h	812;"	d
CSR_PMPCFG1	bootrom/encoding.h	809;"	d
CSR_PMPCFG1	src/riscv-dbg/debug_rom/encoding.h	809;"	d
CSR_PMPCFG1	tb/riscv-isa-sim/riscv/encoding.h	813;"	d
CSR_PMPCFG2	bootrom/encoding.h	810;"	d
CSR_PMPCFG2	src/riscv-dbg/debug_rom/encoding.h	810;"	d
CSR_PMPCFG2	tb/riscv-isa-sim/riscv/encoding.h	814;"	d
CSR_PMPCFG3	bootrom/encoding.h	811;"	d
CSR_PMPCFG3	src/riscv-dbg/debug_rom/encoding.h	811;"	d
CSR_PMPCFG3	tb/riscv-isa-sim/riscv/encoding.h	815;"	d
CSR_SATP	bootrom/encoding.h	795;"	d
CSR_SATP	src/riscv-dbg/debug_rom/encoding.h	795;"	d
CSR_SATP	tb/riscv-isa-sim/riscv/encoding.h	799;"	d
CSR_SCAUSE	bootrom/encoding.h	792;"	d
CSR_SCAUSE	src/riscv-dbg/debug_rom/encoding.h	792;"	d
CSR_SCAUSE	tb/riscv-isa-sim/riscv/encoding.h	796;"	d
CSR_SCOUNTEREN	bootrom/encoding.h	789;"	d
CSR_SCOUNTEREN	src/riscv-dbg/debug_rom/encoding.h	789;"	d
CSR_SCOUNTEREN	tb/riscv-isa-sim/riscv/encoding.h	793;"	d
CSR_SEPC	bootrom/encoding.h	791;"	d
CSR_SEPC	src/riscv-dbg/debug_rom/encoding.h	791;"	d
CSR_SEPC	tb/riscv-isa-sim/riscv/encoding.h	795;"	d
CSR_SIE	bootrom/encoding.h	787;"	d
CSR_SIE	src/riscv-dbg/debug_rom/encoding.h	787;"	d
CSR_SIE	tb/riscv-isa-sim/riscv/encoding.h	791;"	d
CSR_SIP	bootrom/encoding.h	794;"	d
CSR_SIP	src/riscv-dbg/debug_rom/encoding.h	794;"	d
CSR_SIP	tb/riscv-isa-sim/riscv/encoding.h	798;"	d
CSR_SSCRATCH	bootrom/encoding.h	790;"	d
CSR_SSCRATCH	src/riscv-dbg/debug_rom/encoding.h	790;"	d
CSR_SSCRATCH	tb/riscv-isa-sim/riscv/encoding.h	794;"	d
CSR_SSTATUS	bootrom/encoding.h	786;"	d
CSR_SSTATUS	src/riscv-dbg/debug_rom/encoding.h	786;"	d
CSR_SSTATUS	tb/riscv-isa-sim/riscv/encoding.h	790;"	d
CSR_STVAL	bootrom/encoding.h	793;"	d
CSR_STVAL	src/riscv-dbg/debug_rom/encoding.h	793;"	d
CSR_STVAL	tb/riscv-isa-sim/riscv/encoding.h	797;"	d
CSR_STVEC	bootrom/encoding.h	788;"	d
CSR_STVEC	src/riscv-dbg/debug_rom/encoding.h	788;"	d
CSR_STVEC	tb/riscv-isa-sim/riscv/encoding.h	792;"	d
CSR_TDATA1	bootrom/encoding.h	829;"	d
CSR_TDATA1	src/riscv-dbg/debug_rom/encoding.h	829;"	d
CSR_TDATA1	tb/riscv-isa-sim/riscv/debug_defines.h	300;"	d
CSR_TDATA1	tb/riscv-isa-sim/riscv/encoding.h	833;"	d
CSR_TDATA1_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	348;"	d
CSR_TDATA1_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	347;"	d
CSR_TDATA1_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	346;"	d
CSR_TDATA1_DMODE	tb/riscv-isa-sim/riscv/debug_defines.h	342;"	d
CSR_TDATA1_DMODE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	341;"	d
CSR_TDATA1_DMODE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	340;"	d
CSR_TDATA1_TYPE	tb/riscv-isa-sim/riscv/debug_defines.h	330;"	d
CSR_TDATA1_TYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	329;"	d
CSR_TDATA1_TYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	328;"	d
CSR_TDATA2	bootrom/encoding.h	830;"	d
CSR_TDATA2	src/riscv-dbg/debug_rom/encoding.h	830;"	d
CSR_TDATA2	tb/riscv-isa-sim/riscv/debug_defines.h	349;"	d
CSR_TDATA2	tb/riscv-isa-sim/riscv/encoding.h	834;"	d
CSR_TDATA2_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	352;"	d
CSR_TDATA2_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	351;"	d
CSR_TDATA2_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	350;"	d
CSR_TDATA3	bootrom/encoding.h	831;"	d
CSR_TDATA3	src/riscv-dbg/debug_rom/encoding.h	831;"	d
CSR_TDATA3	tb/riscv-isa-sim/riscv/debug_defines.h	353;"	d
CSR_TDATA3	tb/riscv-isa-sim/riscv/encoding.h	835;"	d
CSR_TDATA3_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	356;"	d
CSR_TDATA3_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	355;"	d
CSR_TDATA3_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	354;"	d
CSR_TIME	bootrom/encoding.h	755;"	d
CSR_TIME	src/riscv-dbg/debug_rom/encoding.h	755;"	d
CSR_TIME	tb/riscv-isa-sim/riscv/encoding.h	759;"	d
CSR_TIMEH	bootrom/encoding.h	902;"	d
CSR_TIMEH	src/riscv-dbg/debug_rom/encoding.h	902;"	d
CSR_TIMEH	tb/riscv-isa-sim/riscv/encoding.h	904;"	d
CSR_TINFO	tb/riscv-isa-sim/riscv/debug_defines.h	357;"	d
CSR_TINFO_INFO	tb/riscv-isa-sim/riscv/debug_defines.h	373;"	d
CSR_TINFO_INFO_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	372;"	d
CSR_TINFO_INFO_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	371;"	d
CSR_TSELECT	bootrom/encoding.h	828;"	d
CSR_TSELECT	src/riscv-dbg/debug_rom/encoding.h	828;"	d
CSR_TSELECT	tb/riscv-isa-sim/riscv/debug_defines.h	296;"	d
CSR_TSELECT	tb/riscv-isa-sim/riscv/encoding.h	832;"	d
CSR_TSELECT_INDEX	tb/riscv-isa-sim/riscv/debug_defines.h	299;"	d
CSR_TSELECT_INDEX_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	298;"	d
CSR_TSELECT_INDEX_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	297;"	d
CState	tb/dromajo/src/LiveCache.h	/^    CState() {$/;"	f	class:LiveCache::CState
CState	tb/dromajo/src/LiveCache.h	/^  class CState : public StateGeneric<uint64_t> {$/;"	c	class:LiveCache
CUTILS_H	tb/dromajo/src/cutils.h	41;"	d
CXX	tb/dromajo/src/Makefile	/^CXX=g++$/;"	m
CXXFLAGS	tb/dromajo/src/Makefile	/^CXXFLAGS=$(CFLAGS_OPT) -Wall -std=c++11 -g -Wno-parentheses -D_FILE_OFFSET_BITS=64 -D_LARGEFILE_SOURCE -MMD$/;"	m
CXX_STD	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	534;"	d	file:
CXX_STD	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	536;"	d	file:
CYAN	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	17;"	d	file:
CYAN	src/PAPER_hw/sw/common/ah_video.h	/^  CYAN = 3,$/;"	e	enum:__anon22
C_DIALECT	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	550;"	d	file:
C_DIALECT	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	552;"	d	file:
C_DIALECT	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	555;"	d	file:
C_DIALECT	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	557;"	d	file:
C_DIALECT	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	559;"	d	file:
C_NEXT_INSN	tb/dromajo/src/dromajo_template.h	209;"	d
C_QUADRANT	tb/dromajo/src/dromajo_template.h	196;"	d
CacheAssoc	tb/dromajo/src/LiveCacheCore.h	/^CacheAssoc<State, Addr_t>::CacheAssoc(int32_t size, int32_t assoc, int32_t blksize, const char *pStr, bool xr)$/;"	f	class:CacheAssoc
CacheAssoc	tb/dromajo/src/LiveCacheCore.h	/^template <class State, class Addr_t> class CacheAssoc : public CacheGeneric<State, Addr_t> {$/;"	c
CacheDM	tb/dromajo/src/LiveCacheCore.h	/^CacheDM<State, Addr_t>::CacheDM(int32_t size, int32_t blksize, const char *pStr, bool xr)$/;"	f	class:CacheDM
CacheDM	tb/dromajo/src/LiveCacheCore.h	/^template <class State, class Addr_t> class CacheDM : public CacheGeneric<State, Addr_t> {$/;"	c
CacheGeneric	tb/dromajo/src/LiveCacheCore.h	/^  CacheGeneric(uint32_t s, uint32_t a, uint32_t b, bool xr)$/;"	f	class:CacheGeneric
CacheGeneric	tb/dromajo/src/LiveCacheCore.h	/^template<class State, class Addr_t> class CacheGeneric {$/;"	c
CacheLine	tb/dromajo/src/LiveCacheCore.h	/^    CacheLine() {$/;"	f	class:CacheGeneric::CacheLine
CacheLine	tb/dromajo/src/LiveCacheCore.h	/^  class CacheLine : public State {$/;"	c	class:CacheGeneric
CacheType	tb/dromajo/src/LiveCache.h	/^  typedef CacheGeneric<CState, uint64_t>            CacheType;$/;"	t	class:LiveCache
CastStats	src/fpu/tb/flexfloat/include/flexfloat.h	/^} CastStats;$/;"	t	typeref:struct:__anon13
CastingStats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    CastingStats(): total(0) { }$/;"	f	struct:CastingStats
CastingStats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^struct CastingStats {$/;"	s
CharacterDevice	tb/dromajo/src/virtio.h	/^} CharacterDevice;$/;"	t	typeref:struct:__anon31
CheckValidRepresentationOfFlexfloat4_8	src/fpu/tb/flexfloat/test/value_representation.cpp	/^class CheckValidRepresentationOfFlexfloat4_8$/;"	c	file:
CheckValidRepresentationOfFlexfloat5_10	src/fpu/tb/flexfloat/test/value_representation.cpp	/^class CheckValidRepresentationOfFlexfloat5_10$/;"	c	file:
ColorsRequired	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		ColorsRequired;		\/* Number of color indexes that are required for displaying the bitmap *\/$/;"	m	struct:_BMP_Header	file:
ColorsUsed	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		ColorsUsed;			\/* Number of color indexes in the color table that are actually used by the bitmap *\/$/;"	m	struct:_BMP_Header	file:
CompressionType	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		CompressionType;	\/* Compression type *\/$/;"	m	struct:_BMP_Header	file:
D	tb/riscv-isa-sim/riscv/debug_module.cc	15;"	d	file:
D	tb/riscv-isa-sim/riscv/jtag_dtm.cc	11;"	d	file:
D	tb/riscv-isa-sim/riscv/remote_bitbang.cc	15;"	d	file:
D	tb/riscv-isa-sim/riscv/remote_bitbang.cc	17;"	d	file:
DCI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	95;"	d
DCI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	95;"	d
DCSR_CAUSE	bootrom/encoding.h	52;"	d
DCSR_CAUSE	src/riscv-dbg/debug_rom/encoding.h	52;"	d
DCSR_CAUSE	tb/riscv-isa-sim/riscv/encoding.h	52;"	d
DCSR_CAUSE_DEBUGINT	bootrom/encoding.h	61;"	d
DCSR_CAUSE_DEBUGINT	src/riscv-dbg/debug_rom/encoding.h	61;"	d
DCSR_CAUSE_DEBUGINT	tb/riscv-isa-sim/riscv/encoding.h	61;"	d
DCSR_CAUSE_HALT	bootrom/encoding.h	63;"	d
DCSR_CAUSE_HALT	src/riscv-dbg/debug_rom/encoding.h	63;"	d
DCSR_CAUSE_HALT	tb/riscv-isa-sim/riscv/encoding.h	63;"	d
DCSR_CAUSE_HWBP	bootrom/encoding.h	60;"	d
DCSR_CAUSE_HWBP	src/riscv-dbg/debug_rom/encoding.h	60;"	d
DCSR_CAUSE_HWBP	tb/riscv-isa-sim/riscv/encoding.h	60;"	d
DCSR_CAUSE_NONE	bootrom/encoding.h	58;"	d
DCSR_CAUSE_NONE	src/riscv-dbg/debug_rom/encoding.h	58;"	d
DCSR_CAUSE_NONE	tb/riscv-isa-sim/riscv/encoding.h	58;"	d
DCSR_CAUSE_STEP	bootrom/encoding.h	62;"	d
DCSR_CAUSE_STEP	src/riscv-dbg/debug_rom/encoding.h	62;"	d
DCSR_CAUSE_STEP	tb/riscv-isa-sim/riscv/encoding.h	62;"	d
DCSR_CAUSE_SWBP	bootrom/encoding.h	59;"	d
DCSR_CAUSE_SWBP	src/riscv-dbg/debug_rom/encoding.h	59;"	d
DCSR_CAUSE_SWBP	tb/riscv-isa-sim/riscv/encoding.h	59;"	d
DCSR_DEBUGINT	bootrom/encoding.h	53;"	d
DCSR_DEBUGINT	src/riscv-dbg/debug_rom/encoding.h	53;"	d
DCSR_DEBUGINT	tb/riscv-isa-sim/riscv/encoding.h	53;"	d
DCSR_EBREAKH	bootrom/encoding.h	47;"	d
DCSR_EBREAKH	src/riscv-dbg/debug_rom/encoding.h	47;"	d
DCSR_EBREAKH	tb/riscv-isa-sim/riscv/encoding.h	47;"	d
DCSR_EBREAKM	bootrom/encoding.h	46;"	d
DCSR_EBREAKM	src/riscv-dbg/debug_rom/encoding.h	46;"	d
DCSR_EBREAKM	tb/riscv-isa-sim/riscv/encoding.h	46;"	d
DCSR_EBREAKS	bootrom/encoding.h	48;"	d
DCSR_EBREAKS	src/riscv-dbg/debug_rom/encoding.h	48;"	d
DCSR_EBREAKS	tb/riscv-isa-sim/riscv/encoding.h	48;"	d
DCSR_EBREAKU	bootrom/encoding.h	49;"	d
DCSR_EBREAKU	src/riscv-dbg/debug_rom/encoding.h	49;"	d
DCSR_EBREAKU	tb/riscv-isa-sim/riscv/encoding.h	49;"	d
DCSR_FULLRESET	bootrom/encoding.h	45;"	d
DCSR_FULLRESET	src/riscv-dbg/debug_rom/encoding.h	45;"	d
DCSR_FULLRESET	tb/riscv-isa-sim/riscv/encoding.h	45;"	d
DCSR_HALT	bootrom/encoding.h	54;"	d
DCSR_HALT	src/riscv-dbg/debug_rom/encoding.h	54;"	d
DCSR_HALT	tb/riscv-isa-sim/riscv/encoding.h	54;"	d
DCSR_NDRESET	bootrom/encoding.h	44;"	d
DCSR_NDRESET	src/riscv-dbg/debug_rom/encoding.h	44;"	d
DCSR_NDRESET	tb/riscv-isa-sim/riscv/encoding.h	44;"	d
DCSR_PRV	bootrom/encoding.h	56;"	d
DCSR_PRV	src/riscv-dbg/debug_rom/encoding.h	56;"	d
DCSR_PRV	tb/riscv-isa-sim/riscv/encoding.h	56;"	d
DCSR_STEP	bootrom/encoding.h	55;"	d
DCSR_STEP	src/riscv-dbg/debug_rom/encoding.h	55;"	d
DCSR_STEP	tb/riscv-isa-sim/riscv/encoding.h	55;"	d
DCSR_STOPCYCLE	bootrom/encoding.h	50;"	d
DCSR_STOPCYCLE	src/riscv-dbg/debug_rom/encoding.h	50;"	d
DCSR_STOPCYCLE	tb/riscv-isa-sim/riscv/encoding.h	50;"	d
DCSR_STOPTIME	bootrom/encoding.h	51;"	d
DCSR_STOPTIME	src/riscv-dbg/debug_rom/encoding.h	51;"	d
DCSR_STOPTIME	tb/riscv-isa-sim/riscv/encoding.h	51;"	d
DCSR_XDEBUGVER	bootrom/encoding.h	43;"	d
DCSR_XDEBUGVER	src/riscv-dbg/debug_rom/encoding.h	43;"	d
DCSR_XDEBUGVER	tb/riscv-isa-sim/riscv/encoding.h	43;"	d
DDR	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {DDR, SDR} data_rate;$/;"	e	enum:__anon15
DDR_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	94;"	d
DDR_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	94;"	d
DEBUG	tb/dromajo/src/dw_apb_uart.cpp	107;"	d	file:
DEBUG_END	tb/riscv-isa-sim/riscv/decode.h	280;"	d
DEBUG_ROM_DEFINES_H	tb/riscv-isa-sim/riscv/debug_rom_defines.h	4;"	d
DEBUG_ROM_ENTRY	tb/riscv-isa-sim/riscv/debug_rom_defines.h	20;"	d
DEBUG_ROM_EXCEPTION	tb/riscv-isa-sim/riscv/debug_rom_defines.h	10;"	d
DEBUG_ROM_FLAGS	tb/riscv-isa-sim/riscv/debug_rom_defines.h	14;"	d
DEBUG_ROM_FLAG_GO	tb/riscv-isa-sim/riscv/debug_rom_defines.h	15;"	d
DEBUG_ROM_FLAG_RESUME	tb/riscv-isa-sim/riscv/debug_rom_defines.h	16;"	d
DEBUG_ROM_GOING	tb/riscv-isa-sim/riscv/debug_rom_defines.h	8;"	d
DEBUG_ROM_HALTED	tb/riscv-isa-sim/riscv/debug_rom_defines.h	7;"	d
DEBUG_ROM_RESUMING	tb/riscv-isa-sim/riscv/debug_rom_defines.h	9;"	d
DEBUG_ROM_TVEC	tb/riscv-isa-sim/riscv/debug_rom_defines.h	21;"	d
DEBUG_ROM_WHERETO	tb/riscv-isa-sim/riscv/debug_rom_defines.h	19;"	d
DEBUG_START	tb/riscv-isa-sim/riscv/decode.h	279;"	d
DEBUG_VIRTIO	tb/dromajo/src/virtio.cpp	51;"	d	file:
DEC	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	472;"	d	file:
DEC	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	457;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/riscv/interactive.cc	193;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/riscv/interactive.cc	196;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/riscv/regnames.cc	21;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/riscv/regnames.cc	23;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/spike_main/disasm.cc	74;"	d	file:
DECLARE_CSR	tb/riscv-isa-sim/spike_main/disasm.cc	76;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/riscv/processor.cc	799;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/riscv/processor.cc	802;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/spike_main/disasm.cc	287;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/spike_main/disasm.cc	291;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/spike_main/disasm.cc	614;"	d	file:
DECLARE_INSN	tb/riscv-isa-sim/spike_main/disasm.cc	617;"	d	file:
DECLARE_MEM_TRAP	tb/riscv-isa-sim/riscv/trap.h	41;"	d
DECLARE_TRAP	tb/riscv-isa-sim/riscv/trap.h	35;"	d
DEFAULT_RSTVEC	bootrom/encoding.h	153;"	d
DEFAULT_RSTVEC	src/riscv-dbg/debug_rom/encoding.h	153;"	d
DEFAULT_RSTVEC	tb/riscv-isa-sim/riscv/encoding.h	153;"	d
DEFINE_B0TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	306;"	d	file:
DEFINE_B1TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	307;"	d	file:
DEFINE_BTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	305;"	d	file:
DEFINE_FLOAD	tb/riscv-isa-sim/spike_main/disasm.cc	312;"	d	file:
DEFINE_FR1TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	315;"	d	file:
DEFINE_FR3TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	316;"	d	file:
DEFINE_FRTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	314;"	d	file:
DEFINE_FSTORE	tb/riscv-isa-sim/spike_main/disasm.cc	313;"	d	file:
DEFINE_FX2TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	318;"	d	file:
DEFINE_FXTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	317;"	d	file:
DEFINE_I0TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	301;"	d	file:
DEFINE_I1TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	302;"	d	file:
DEFINE_I2TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	303;"	d	file:
DEFINE_INSN	tb/riscv-isa-sim/riscv/processor.cc	804;"	d	file:
DEFINE_INSN	tb/riscv-isa-sim/riscv/processor.cc	807;"	d	file:
DEFINE_ITYPE	tb/riscv-isa-sim/spike_main/disasm.cc	299;"	d	file:
DEFINE_ITYPE_SHIFT	tb/riscv-isa-sim/spike_main/disasm.cc	300;"	d	file:
DEFINE_LTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	304;"	d	file:
DEFINE_NOARG	tb/riscv-isa-sim/spike_main/disasm.cc	296;"	d	file:
DEFINE_RTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	298;"	d	file:
DEFINE_SFENCE_TYPE	tb/riscv-isa-sim/spike_main/disasm.cc	320;"	d	file:
DEFINE_XAMO	tb/riscv-isa-sim/spike_main/disasm.cc	310;"	d	file:
DEFINE_XAMO_LR	tb/riscv-isa-sim/spike_main/disasm.cc	311;"	d	file:
DEFINE_XFTYPE	tb/riscv-isa-sim/spike_main/disasm.cc	319;"	d	file:
DEFINE_XLOAD	tb/riscv-isa-sim/spike_main/disasm.cc	308;"	d	file:
DEFINE_XSTORE	tb/riscv-isa-sim/spike_main/disasm.cc	309;"	d	file:
DEF_ATTR	src/PAPER_hw/sw/kerbin/main2.c	12;"	d	file:
DEF_ATTR	src/PAPER_hw/sw/text_disp/text_disp.h	13;"	d
DEF_BLINKT	src/PAPER_hw/sw/text_disp/text_disp.h	16;"	d
DEF_SCROLLDELTA	src/PAPER_hw/sw/text_disp/text_disp.h	15;"	d
DEPS	tb/riscv-isa-sim/debug_rom/Makefile	/^DEPS = debug_rom.S link.ld ..\/riscv\/debug_rom_defines.h ..\/riscv\/encoding.h$/;"	m
DEVIO_DISABLED	tb/dromajo/src/iomem.h	54;"	d
DEVIO_SIZE16	tb/dromajo/src/iomem.h	50;"	d
DEVIO_SIZE32	tb/dromajo/src/iomem.h	51;"	d
DEVIO_SIZE8	tb/dromajo/src/iomem.h	49;"	d
DEVRAM_FLAG_DIRTY_BITS	tb/dromajo/src/iomem.h	57;"	d
DEVRAM_FLAG_DISABLED	tb/dromajo/src/iomem.h	58;"	d
DEVRAM_FLAG_ROM	tb/dromajo/src/iomem.h	56;"	d
DEVRAM_PAGE_SIZE	tb/dromajo/src/iomem.h	60;"	d
DEVRAM_PAGE_SIZE_LOG2	tb/dromajo/src/iomem.h	59;"	d
DGRAY	src/PAPER_hw/sw/common/ah_video.h	/^  DGRAY = 8,$/;"	e	enum:__anon22
DIRTY	tb/riscv-isa-sim/riscv/cachesim.h	/^  static const uint64_t DIRTY = 1ULL << 62;$/;"	m	class:cache_sim_t
DISASM_INSN	tb/riscv-isa-sim/spike_main/disasm.cc	294;"	d	file:
DISTANT_REF	tb/dromajo/src/LiveCacheCore.h	70;"	d
DLL	tb/riscv-isa-sim/riscv/uart.cc	14;"	d	file:
DLM	tb/riscv-isa-sim/riscv/uart.cc	15;"	d	file:
DMI_ABSTRACTAUTO	tb/riscv-isa-sim/riscv/debug_defines.h	1072;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA	tb/riscv-isa-sim/riscv/debug_defines.h	1086;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1085;"	d
DMI_ABSTRACTAUTO_AUTOEXECDATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1084;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF	tb/riscv-isa-sim/riscv/debug_defines.h	1079;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1078;"	d
DMI_ABSTRACTAUTO_AUTOEXECPROGBUF_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1077;"	d
DMI_ABSTRACTCS	tb/riscv-isa-sim/riscv/debug_defines.h	1009;"	d
DMI_ABSTRACTCS_BUSY	tb/riscv-isa-sim/riscv/debug_defines.h	1024;"	d
DMI_ABSTRACTCS_BUSY_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1023;"	d
DMI_ABSTRACTCS_BUSY_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1022;"	d
DMI_ABSTRACTCS_CMDERR	tb/riscv-isa-sim/riscv/debug_defines.h	1049;"	d
DMI_ABSTRACTCS_CMDERR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1048;"	d
DMI_ABSTRACTCS_CMDERR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1047;"	d
DMI_ABSTRACTCS_DATACOUNT	tb/riscv-isa-sim/riscv/debug_defines.h	1056;"	d
DMI_ABSTRACTCS_DATACOUNT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1055;"	d
DMI_ABSTRACTCS_DATACOUNT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1054;"	d
DMI_ABSTRACTCS_PROGBUFSIZE	tb/riscv-isa-sim/riscv/debug_defines.h	1015;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1014;"	d
DMI_ABSTRACTCS_PROGBUFSIZE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1013;"	d
DMI_ADDRESS	tb/riscv-isa-sim/riscv/jtag_dtm.cc	29;"	d	file:
DMI_AUTHDATA	tb/riscv-isa-sim/riscv/debug_defines.h	1108;"	d
DMI_AUTHDATA_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1111;"	d
DMI_AUTHDATA_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1110;"	d
DMI_AUTHDATA_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1109;"	d
DMI_COMMAND	tb/riscv-isa-sim/riscv/debug_defines.h	1057;"	d
DMI_COMMAND_CMDTYPE	tb/riscv-isa-sim/riscv/debug_defines.h	1064;"	d
DMI_COMMAND_CMDTYPE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1063;"	d
DMI_COMMAND_CMDTYPE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1062;"	d
DMI_COMMAND_CONTROL	tb/riscv-isa-sim/riscv/debug_defines.h	1071;"	d
DMI_COMMAND_CONTROL_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1070;"	d
DMI_COMMAND_CONTROL_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1069;"	d
DMI_DATA	tb/riscv-isa-sim/riscv/jtag_dtm.cc	28;"	d	file:
DMI_DATA0	tb/riscv-isa-sim/riscv/debug_defines.h	1098;"	d
DMI_DATA0_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1101;"	d
DMI_DATA0_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1100;"	d
DMI_DATA0_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1099;"	d
DMI_DATA11	tb/riscv-isa-sim/riscv/debug_defines.h	1102;"	d
DMI_DEVTREEADDR0	tb/riscv-isa-sim/riscv/debug_defines.h	1087;"	d
DMI_DEVTREEADDR0_ADDR	tb/riscv-isa-sim/riscv/debug_defines.h	1090;"	d
DMI_DEVTREEADDR0_ADDR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1089;"	d
DMI_DEVTREEADDR0_ADDR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1088;"	d
DMI_DEVTREEADDR1	tb/riscv-isa-sim/riscv/debug_defines.h	1091;"	d
DMI_DEVTREEADDR2	tb/riscv-isa-sim/riscv/debug_defines.h	1092;"	d
DMI_DEVTREEADDR3	tb/riscv-isa-sim/riscv/debug_defines.h	1093;"	d
DMI_DMCONTROL	tb/riscv-isa-sim/riscv/debug_defines.h	814;"	d
DMI_DMCONTROL_ACKHAVERESET	tb/riscv-isa-sim/riscv/debug_defines.h	863;"	d
DMI_DMCONTROL_ACKHAVERESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	862;"	d
DMI_DMCONTROL_ACKHAVERESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	861;"	d
DMI_DMCONTROL_CLRRESETHALTREQ	tb/riscv-isa-sim/riscv/debug_defines.h	916;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	915;"	d
DMI_DMCONTROL_CLRRESETHALTREQ_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	914;"	d
DMI_DMCONTROL_DMACTIVE	tb/riscv-isa-sim/riscv/debug_defines.h	951;"	d
DMI_DMCONTROL_DMACTIVE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	950;"	d
DMI_DMCONTROL_DMACTIVE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	949;"	d
DMI_DMCONTROL_HALTREQ	tb/riscv-isa-sim/riscv/debug_defines.h	827;"	d
DMI_DMCONTROL_HALTREQ_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	826;"	d
DMI_DMCONTROL_HALTREQ_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	825;"	d
DMI_DMCONTROL_HARTRESET	tb/riscv-isa-sim/riscv/debug_defines.h	854;"	d
DMI_DMCONTROL_HARTRESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	853;"	d
DMI_DMCONTROL_HARTRESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	852;"	d
DMI_DMCONTROL_HARTSELHI	tb/riscv-isa-sim/riscv/debug_defines.h	893;"	d
DMI_DMCONTROL_HARTSELHI_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	892;"	d
DMI_DMCONTROL_HARTSELHI_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	891;"	d
DMI_DMCONTROL_HARTSELLO	tb/riscv-isa-sim/riscv/debug_defines.h	886;"	d
DMI_DMCONTROL_HARTSELLO_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	885;"	d
DMI_DMCONTROL_HARTSELLO_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	884;"	d
DMI_DMCONTROL_HASEL	tb/riscv-isa-sim/riscv/debug_defines.h	879;"	d
DMI_DMCONTROL_HASEL_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	878;"	d
DMI_DMCONTROL_HASEL_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	877;"	d
DMI_DMCONTROL_NDMRESET	tb/riscv-isa-sim/riscv/debug_defines.h	928;"	d
DMI_DMCONTROL_NDMRESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	927;"	d
DMI_DMCONTROL_NDMRESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	926;"	d
DMI_DMCONTROL_RESUMEREQ	tb/riscv-isa-sim/riscv/debug_defines.h	840;"	d
DMI_DMCONTROL_RESUMEREQ_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	839;"	d
DMI_DMCONTROL_RESUMEREQ_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	838;"	d
DMI_DMCONTROL_SETRESETHALTREQ	tb/riscv-isa-sim/riscv/debug_defines.h	907;"	d
DMI_DMCONTROL_SETRESETHALTREQ_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	906;"	d
DMI_DMCONTROL_SETRESETHALTREQ_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	905;"	d
DMI_DMSTATUS	tb/riscv-isa-sim/riscv/debug_defines.h	674;"	d
DMI_DMSTATUS_ALLHALTED	tb/riscv-isa-sim/riscv/debug_defines.h	753;"	d
DMI_DMSTATUS_ALLHALTED_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	752;"	d
DMI_DMSTATUS_ALLHALTED_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	751;"	d
DMI_DMSTATUS_ALLHAVERESET	tb/riscv-isa-sim/riscv/debug_defines.h	691;"	d
DMI_DMSTATUS_ALLHAVERESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	690;"	d
DMI_DMSTATUS_ALLHAVERESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	689;"	d
DMI_DMSTATUS_ALLNONEXISTENT	tb/riscv-isa-sim/riscv/debug_defines.h	717;"	d
DMI_DMSTATUS_ALLNONEXISTENT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	716;"	d
DMI_DMSTATUS_ALLNONEXISTENT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	715;"	d
DMI_DMSTATUS_ALLRESUMEACK	tb/riscv-isa-sim/riscv/debug_defines.h	704;"	d
DMI_DMSTATUS_ALLRESUMEACK_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	703;"	d
DMI_DMSTATUS_ALLRESUMEACK_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	702;"	d
DMI_DMSTATUS_ALLRUNNING	tb/riscv-isa-sim/riscv/debug_defines.h	741;"	d
DMI_DMSTATUS_ALLRUNNING_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	740;"	d
DMI_DMSTATUS_ALLRUNNING_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	739;"	d
DMI_DMSTATUS_ALLUNAVAIL	tb/riscv-isa-sim/riscv/debug_defines.h	729;"	d
DMI_DMSTATUS_ALLUNAVAIL_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	728;"	d
DMI_DMSTATUS_ALLUNAVAIL_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	727;"	d
DMI_DMSTATUS_ANYHALTED	tb/riscv-isa-sim/riscv/debug_defines.h	759;"	d
DMI_DMSTATUS_ANYHALTED_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	758;"	d
DMI_DMSTATUS_ANYHALTED_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	757;"	d
DMI_DMSTATUS_ANYHAVERESET	tb/riscv-isa-sim/riscv/debug_defines.h	697;"	d
DMI_DMSTATUS_ANYHAVERESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	696;"	d
DMI_DMSTATUS_ANYHAVERESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	695;"	d
DMI_DMSTATUS_ANYNONEXISTENT	tb/riscv-isa-sim/riscv/debug_defines.h	723;"	d
DMI_DMSTATUS_ANYNONEXISTENT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	722;"	d
DMI_DMSTATUS_ANYNONEXISTENT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	721;"	d
DMI_DMSTATUS_ANYRESUMEACK	tb/riscv-isa-sim/riscv/debug_defines.h	711;"	d
DMI_DMSTATUS_ANYRESUMEACK_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	710;"	d
DMI_DMSTATUS_ANYRESUMEACK_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	709;"	d
DMI_DMSTATUS_ANYRUNNING	tb/riscv-isa-sim/riscv/debug_defines.h	747;"	d
DMI_DMSTATUS_ANYRUNNING_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	746;"	d
DMI_DMSTATUS_ANYRUNNING_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	745;"	d
DMI_DMSTATUS_ANYUNAVAIL	tb/riscv-isa-sim/riscv/debug_defines.h	735;"	d
DMI_DMSTATUS_ANYUNAVAIL_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	734;"	d
DMI_DMSTATUS_ANYUNAVAIL_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	733;"	d
DMI_DMSTATUS_AUTHBUSY	tb/riscv-isa-sim/riscv/debug_defines.h	780;"	d
DMI_DMSTATUS_AUTHBUSY_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	779;"	d
DMI_DMSTATUS_AUTHBUSY_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	778;"	d
DMI_DMSTATUS_AUTHENTICATED	tb/riscv-isa-sim/riscv/debug_defines.h	767;"	d
DMI_DMSTATUS_AUTHENTICATED_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	766;"	d
DMI_DMSTATUS_AUTHENTICATED_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	765;"	d
DMI_DMSTATUS_DEVTREEVALID	tb/riscv-isa-sim/riscv/debug_defines.h	798;"	d
DMI_DMSTATUS_DEVTREEVALID_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	797;"	d
DMI_DMSTATUS_DEVTREEVALID_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	796;"	d
DMI_DMSTATUS_HASRESETHALTREQ	tb/riscv-isa-sim/riscv/debug_defines.h	788;"	d
DMI_DMSTATUS_HASRESETHALTREQ_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	787;"	d
DMI_DMSTATUS_HASRESETHALTREQ_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	786;"	d
DMI_DMSTATUS_IMPEBREAK	tb/riscv-isa-sim/riscv/debug_defines.h	685;"	d
DMI_DMSTATUS_IMPEBREAK_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	684;"	d
DMI_DMSTATUS_IMPEBREAK_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	683;"	d
DMI_DMSTATUS_VERSION	tb/riscv-isa-sim/riscv/debug_defines.h	813;"	d
DMI_DMSTATUS_VERSION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	812;"	d
DMI_DMSTATUS_VERSION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	811;"	d
DMI_HALTSUM0	tb/riscv-isa-sim/riscv/debug_defines.h	1112;"	d
DMI_HALTSUM0_HALTSUM0	tb/riscv-isa-sim/riscv/debug_defines.h	1115;"	d
DMI_HALTSUM0_HALTSUM0_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1114;"	d
DMI_HALTSUM0_HALTSUM0_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1113;"	d
DMI_HALTSUM1	tb/riscv-isa-sim/riscv/debug_defines.h	1116;"	d
DMI_HALTSUM1_HALTSUM1	tb/riscv-isa-sim/riscv/debug_defines.h	1119;"	d
DMI_HALTSUM1_HALTSUM1_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1118;"	d
DMI_HALTSUM1_HALTSUM1_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1117;"	d
DMI_HALTSUM2	tb/riscv-isa-sim/riscv/debug_defines.h	1120;"	d
DMI_HALTSUM2_HALTSUM2	tb/riscv-isa-sim/riscv/debug_defines.h	1123;"	d
DMI_HALTSUM2_HALTSUM2_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1122;"	d
DMI_HALTSUM2_HALTSUM2_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1121;"	d
DMI_HALTSUM3	tb/riscv-isa-sim/riscv/debug_defines.h	1124;"	d
DMI_HALTSUM3_HALTSUM3	tb/riscv-isa-sim/riscv/debug_defines.h	1127;"	d
DMI_HALTSUM3_HALTSUM3_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1126;"	d
DMI_HALTSUM3_HALTSUM3_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1125;"	d
DMI_HARTINFO	tb/riscv-isa-sim/riscv/debug_defines.h	952;"	d
DMI_HARTINFO_DATAACCESS	tb/riscv-isa-sim/riscv/debug_defines.h	972;"	d
DMI_HARTINFO_DATAACCESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	971;"	d
DMI_HARTINFO_DATAACCESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	970;"	d
DMI_HARTINFO_DATAADDR	tb/riscv-isa-sim/riscv/debug_defines.h	995;"	d
DMI_HARTINFO_DATAADDR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	994;"	d
DMI_HARTINFO_DATAADDR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	993;"	d
DMI_HARTINFO_DATASIZE	tb/riscv-isa-sim/riscv/debug_defines.h	985;"	d
DMI_HARTINFO_DATASIZE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	984;"	d
DMI_HARTINFO_DATASIZE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	983;"	d
DMI_HARTINFO_NSCRATCH	tb/riscv-isa-sim/riscv/debug_defines.h	961;"	d
DMI_HARTINFO_NSCRATCH_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	960;"	d
DMI_HARTINFO_NSCRATCH_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	959;"	d
DMI_HAWINDOW	tb/riscv-isa-sim/riscv/debug_defines.h	1005;"	d
DMI_HAWINDOWSEL	tb/riscv-isa-sim/riscv/debug_defines.h	996;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL	tb/riscv-isa-sim/riscv/debug_defines.h	1004;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1003;"	d
DMI_HAWINDOWSEL_HAWINDOWSEL_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1002;"	d
DMI_HAWINDOW_MASKDATA	tb/riscv-isa-sim/riscv/debug_defines.h	1008;"	d
DMI_HAWINDOW_MASKDATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1007;"	d
DMI_HAWINDOW_MASKDATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1006;"	d
DMI_NEXTDM	tb/riscv-isa-sim/riscv/debug_defines.h	1094;"	d
DMI_NEXTDM_ADDR	tb/riscv-isa-sim/riscv/debug_defines.h	1097;"	d
DMI_NEXTDM_ADDR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1096;"	d
DMI_NEXTDM_ADDR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1095;"	d
DMI_OP	tb/riscv-isa-sim/riscv/jtag_dtm.cc	27;"	d	file:
DMI_OP_NOP	tb/riscv-isa-sim/riscv/jtag_dtm.cc	36;"	d	file:
DMI_OP_READ	tb/riscv-isa-sim/riscv/jtag_dtm.cc	37;"	d	file:
DMI_OP_RESERVED	tb/riscv-isa-sim/riscv/jtag_dtm.cc	39;"	d	file:
DMI_OP_STATUS_BUSY	tb/riscv-isa-sim/riscv/jtag_dtm.cc	34;"	d	file:
DMI_OP_STATUS_FAILED	tb/riscv-isa-sim/riscv/jtag_dtm.cc	33;"	d	file:
DMI_OP_STATUS_RESERVED	tb/riscv-isa-sim/riscv/jtag_dtm.cc	32;"	d	file:
DMI_OP_STATUS_SUCCESS	tb/riscv-isa-sim/riscv/jtag_dtm.cc	31;"	d	file:
DMI_OP_WRITE	tb/riscv-isa-sim/riscv/jtag_dtm.cc	38;"	d	file:
DMI_PROGBUF0	tb/riscv-isa-sim/riscv/debug_defines.h	1103;"	d
DMI_PROGBUF0_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1106;"	d
DMI_PROGBUF0_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1105;"	d
DMI_PROGBUF0_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1104;"	d
DMI_PROGBUF15	tb/riscv-isa-sim/riscv/debug_defines.h	1107;"	d
DMI_SBADDRESS0	tb/riscv-isa-sim/riscv/debug_defines.h	1274;"	d
DMI_SBADDRESS0_ADDRESS	tb/riscv-isa-sim/riscv/debug_defines.h	1280;"	d
DMI_SBADDRESS0_ADDRESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1279;"	d
DMI_SBADDRESS0_ADDRESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1278;"	d
DMI_SBADDRESS1	tb/riscv-isa-sim/riscv/debug_defines.h	1281;"	d
DMI_SBADDRESS1_ADDRESS	tb/riscv-isa-sim/riscv/debug_defines.h	1288;"	d
DMI_SBADDRESS1_ADDRESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1287;"	d
DMI_SBADDRESS1_ADDRESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1286;"	d
DMI_SBADDRESS2	tb/riscv-isa-sim/riscv/debug_defines.h	1289;"	d
DMI_SBADDRESS2_ADDRESS	tb/riscv-isa-sim/riscv/debug_defines.h	1296;"	d
DMI_SBADDRESS2_ADDRESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1295;"	d
DMI_SBADDRESS2_ADDRESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1294;"	d
DMI_SBADDRESS3	tb/riscv-isa-sim/riscv/debug_defines.h	1128;"	d
DMI_SBADDRESS3_ADDRESS	tb/riscv-isa-sim/riscv/debug_defines.h	1135;"	d
DMI_SBADDRESS3_ADDRESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1134;"	d
DMI_SBADDRESS3_ADDRESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1133;"	d
DMI_SBCS	tb/riscv-isa-sim/riscv/debug_defines.h	1136;"	d
DMI_SBCS_SBACCESS	tb/riscv-isa-sim/riscv/debug_defines.h	1198;"	d
DMI_SBCS_SBACCESS128	tb/riscv-isa-sim/riscv/debug_defines.h	1249;"	d
DMI_SBCS_SBACCESS128_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1248;"	d
DMI_SBCS_SBACCESS128_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1247;"	d
DMI_SBCS_SBACCESS16	tb/riscv-isa-sim/riscv/debug_defines.h	1267;"	d
DMI_SBCS_SBACCESS16_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1266;"	d
DMI_SBCS_SBACCESS16_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1265;"	d
DMI_SBCS_SBACCESS32	tb/riscv-isa-sim/riscv/debug_defines.h	1261;"	d
DMI_SBCS_SBACCESS32_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1260;"	d
DMI_SBCS_SBACCESS32_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1259;"	d
DMI_SBCS_SBACCESS64	tb/riscv-isa-sim/riscv/debug_defines.h	1255;"	d
DMI_SBCS_SBACCESS64_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1254;"	d
DMI_SBCS_SBACCESS64_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1253;"	d
DMI_SBCS_SBACCESS8	tb/riscv-isa-sim/riscv/debug_defines.h	1273;"	d
DMI_SBCS_SBACCESS8_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1272;"	d
DMI_SBCS_SBACCESS8_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1271;"	d
DMI_SBCS_SBACCESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1197;"	d
DMI_SBCS_SBACCESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1196;"	d
DMI_SBCS_SBASIZE	tb/riscv-isa-sim/riscv/debug_defines.h	1243;"	d
DMI_SBCS_SBASIZE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1242;"	d
DMI_SBCS_SBASIZE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1241;"	d
DMI_SBCS_SBAUTOINCREMENT	tb/riscv-isa-sim/riscv/debug_defines.h	1205;"	d
DMI_SBCS_SBAUTOINCREMENT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1204;"	d
DMI_SBCS_SBAUTOINCREMENT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1203;"	d
DMI_SBCS_SBBUSY	tb/riscv-isa-sim/riscv/debug_defines.h	1172;"	d
DMI_SBCS_SBBUSYERROR	tb/riscv-isa-sim/riscv/debug_defines.h	1159;"	d
DMI_SBCS_SBBUSYERROR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1158;"	d
DMI_SBCS_SBBUSYERROR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1157;"	d
DMI_SBCS_SBBUSY_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1171;"	d
DMI_SBCS_SBBUSY_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1170;"	d
DMI_SBCS_SBERROR	tb/riscv-isa-sim/riscv/debug_defines.h	1236;"	d
DMI_SBCS_SBERROR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1235;"	d
DMI_SBCS_SBERROR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1234;"	d
DMI_SBCS_SBREADONADDR	tb/riscv-isa-sim/riscv/debug_defines.h	1179;"	d
DMI_SBCS_SBREADONADDR_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1178;"	d
DMI_SBCS_SBREADONADDR_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1177;"	d
DMI_SBCS_SBREADONDATA	tb/riscv-isa-sim/riscv/debug_defines.h	1212;"	d
DMI_SBCS_SBREADONDATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1211;"	d
DMI_SBCS_SBREADONDATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1210;"	d
DMI_SBCS_SBVERSION	tb/riscv-isa-sim/riscv/debug_defines.h	1147;"	d
DMI_SBCS_SBVERSION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1146;"	d
DMI_SBCS_SBVERSION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1145;"	d
DMI_SBDATA0	tb/riscv-isa-sim/riscv/debug_defines.h	1297;"	d
DMI_SBDATA0_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1303;"	d
DMI_SBDATA0_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1302;"	d
DMI_SBDATA0_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1301;"	d
DMI_SBDATA1	tb/riscv-isa-sim/riscv/debug_defines.h	1304;"	d
DMI_SBDATA1_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1311;"	d
DMI_SBDATA1_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1310;"	d
DMI_SBDATA1_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1309;"	d
DMI_SBDATA2	tb/riscv-isa-sim/riscv/debug_defines.h	1312;"	d
DMI_SBDATA2_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1319;"	d
DMI_SBDATA2_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1318;"	d
DMI_SBDATA2_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1317;"	d
DMI_SBDATA3	tb/riscv-isa-sim/riscv/debug_defines.h	1320;"	d
DMI_SBDATA3_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	1327;"	d
DMI_SBDATA3_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1326;"	d
DMI_SBDATA3_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1325;"	d
DO_WRITE_FREG	tb/riscv-isa-sim/riscv/decode.h	172;"	d
DPI_DLLESPEC	src/PAPER_hw/sim/csrc/dpi/svdpi.h	51;"	d
DPI_DLLESPEC	src/PAPER_hw/sim/csrc/dpi/svdpi.h	53;"	d
DPI_DLLISPEC	src/PAPER_hw/sim/csrc/dpi/svdpi.h	42;"	d
DPI_DLLISPEC	src/PAPER_hw/sim/csrc/dpi/svdpi.h	44;"	d
DPI_EXTERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	378;"	d
DPI_EXTERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	59;"	d
DPI_LINK_DECL	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	17;"	d
DPI_LINK_DECL	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	19;"	d
DPI_PROTOTYPES	src/PAPER_hw/sim/csrc/dpi/svdpi.h	381;"	d
DPI_PROTOTYPES	src/PAPER_hw/sim/csrc/dpi/svdpi.h	63;"	d
DRAM_BASE	bootrom/encoding.h	157;"	d
DRAM_BASE	fpga/src/bootrom/platform.h	1;"	d
DRAM_BASE	fpga/src/paper_test/platform.h	1;"	d
DRAM_BASE	fpga/src/paper_test/src/main.c	14;"	d	file:
DRAM_BASE	openpiton/bootrom/linux/platform.h	1;"	d
DRAM_BASE	src/riscv-dbg/debug_rom/encoding.h	157;"	d
DRAM_BASE	tb/riscv-isa-sim/riscv/encoding.h	159;"	d
DRAM_SIZE	fpga/src/bootrom/platform.h	2;"	d
DRAM_SIZE	fpga/src/paper_test/platform.h	2;"	d
DRAM_SIZE	openpiton/bootrom/linux/platform.h	2;"	d
DROMAJO_H	tb/dromajo/src/dromajo.h	17;"	d
DTB	bootrom/Makefile	/^DTB=ariane.dtb$/;"	m
DTB	openpiton/bootrom/baremetal/Makefile	/^DTB=ariane.dtb$/;"	m
DTMCONTROL_ABITS	tb/riscv-isa-sim/riscv/jtag_dtm.cc	22;"	d	file:
DTMCONTROL_DBUSRESET	tb/riscv-isa-sim/riscv/jtag_dtm.cc	25;"	d	file:
DTMCONTROL_DBUSSTAT	tb/riscv-isa-sim/riscv/jtag_dtm.cc	23;"	d	file:
DTMCONTROL_IDLE	tb/riscv-isa-sim/riscv/jtag_dtm.cc	24;"	d	file:
DTMCONTROL_VERSION	tb/riscv-isa-sim/riscv/jtag_dtm.cc	21;"	d	file:
DTM_DMI	tb/riscv-isa-sim/riscv/debug_defines.h	95;"	d
DTM_DMI_ADDRESS	tb/riscv-isa-sim/riscv/debug_defines.h	102;"	d
DTM_DMI_ADDRESS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	101;"	d
DTM_DMI_ADDRESS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	100;"	d
DTM_DMI_DATA	tb/riscv-isa-sim/riscv/debug_defines.h	109;"	d
DTM_DMI_DATA_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	108;"	d
DTM_DMI_DATA_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	107;"	d
DTM_DMI_OP	tb/riscv-isa-sim/riscv/debug_defines.h	156;"	d
DTM_DMI_OP_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	155;"	d
DTM_DMI_OP_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	154;"	d
DTM_DTMCS	tb/riscv-isa-sim/riscv/debug_defines.h	27;"	d
DTM_DTMCS_ABITS	tb/riscv-isa-sim/riscv/debug_defines.h	83;"	d
DTM_DTMCS_ABITS_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	82;"	d
DTM_DTMCS_ABITS_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	81;"	d
DTM_DTMCS_DMIHARDRESET	tb/riscv-isa-sim/riscv/debug_defines.h	38;"	d
DTM_DTMCS_DMIHARDRESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	37;"	d
DTM_DTMCS_DMIHARDRESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	36;"	d
DTM_DTMCS_DMIRESET	tb/riscv-isa-sim/riscv/debug_defines.h	46;"	d
DTM_DTMCS_DMIRESET_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	45;"	d
DTM_DTMCS_DMIRESET_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	44;"	d
DTM_DTMCS_DMISTAT	tb/riscv-isa-sim/riscv/debug_defines.h	77;"	d
DTM_DTMCS_DMISTAT_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	76;"	d
DTM_DTMCS_DMISTAT_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	75;"	d
DTM_DTMCS_IDLE	tb/riscv-isa-sim/riscv/debug_defines.h	64;"	d
DTM_DTMCS_IDLE_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	63;"	d
DTM_DTMCS_IDLE_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	62;"	d
DTM_DTMCS_VERSION	tb/riscv-isa-sim/riscv/debug_defines.h	94;"	d
DTM_DTMCS_VERSION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	93;"	d
DTM_DTMCS_VERSION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	92;"	d
DTM_IDCODE	tb/riscv-isa-sim/riscv/debug_defines.h	1;"	d
DTM_IDCODE_1	tb/riscv-isa-sim/riscv/debug_defines.h	26;"	d
DTM_IDCODE_1_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	25;"	d
DTM_IDCODE_1_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	24;"	d
DTM_IDCODE_MANUFID	tb/riscv-isa-sim/riscv/debug_defines.h	23;"	d
DTM_IDCODE_MANUFID_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	22;"	d
DTM_IDCODE_MANUFID_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	21;"	d
DTM_IDCODE_PARTNUMBER	tb/riscv-isa-sim/riscv/debug_defines.h	13;"	d
DTM_IDCODE_PARTNUMBER_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	12;"	d
DTM_IDCODE_PARTNUMBER_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	11;"	d
DTM_IDCODE_VERSION	tb/riscv-isa-sim/riscv/debug_defines.h	7;"	d
DTM_IDCODE_VERSION_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	6;"	d
DTM_IDCODE_VERSION_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	5;"	d
DUMP_BASE	tb/riscv-isa-sim/riscv/encoding.h	160;"	d
DUMP_DTB	tb/dromajo/src/riscv_machine.cpp	65;"	d	file:
DUMP_INVALID_CSR	tb/dromajo/src/riscv_cpu.h	62;"	d
DUMP_INVALID_MEM_ACCESS	tb/dromajo/src/riscv_cpu.h	59;"	d
DUMP_MMU_EXCEPTIONS	tb/dromajo/src/riscv_cpu.h	60;"	d
DUMP_SIZE	tb/riscv-isa-sim/riscv/encoding.h	161;"	d
DUP16	tb/dromajo/src/dromajo_template.h	193;"	d
DUP2	tb/dromajo/src/dromajo_template.h	190;"	d
DUP32	tb/dromajo/src/dromajo_template.h	194;"	d
DUP4	tb/dromajo/src/dromajo_template.h	191;"	d
DUP8	tb/dromajo/src/dromajo_template.h	192;"	d
DVI	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {HDMI, DVI} interface_mode;$/;"	e	enum:__anon19
DW_APB_UART0_BASE_ADDR	tb/dromajo/src/dw_apb_uart.h	36;"	d
DW_APB_UART0_FREQ	tb/dromajo/src/dw_apb_uart.h	39;"	d
DW_APB_UART0_IRQ	tb/dromajo/src/dw_apb_uart.h	38;"	d
DW_APB_UART0_SIZE	tb/dromajo/src/dw_apb_uart.h	37;"	d
DW_APB_UART1_BASE_ADDR	tb/dromajo/src/dw_apb_uart.h	40;"	d
DW_APB_UART1_IRQ	tb/dromajo/src/dw_apb_uart.h	41;"	d
DW_apb_uart_state	tb/dromajo/src/dw_apb_uart.h	/^typedef struct DW_apb_uart_state {$/;"	s
DW_apb_uart_state	tb/dromajo/src/dw_apb_uart.h	/^} DW_apb_uart_state;$/;"	t	typeref:struct:DW_apb_uart_state
D_GREY	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	23;"	d	file:
Data	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UCHAR*		Data;$/;"	m	struct:_BMP	file:
DataOffset	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		DataOffset;			\/* Offset of image data relative to the file's start *\/$/;"	m	struct:_BMP_Header	file:
DeviceReadFunc	tb/dromajo/src/iomem.h	/^typedef uint32_t DeviceReadFunc(void *opaque, uint32_t offset, int size_log2);$/;"	t
DeviceWriteFunc	tb/dromajo/src/iomem.h	/^typedef void DeviceWriteFunc(void *opaque, uint32_t offset,$/;"	t
DynBuf	tb/dromajo/src/cutils.h	/^} DynBuf;$/;"	t	typeref:struct:__anon43
E	tb/dromajo/src/LiveCache.h	/^    enum StateType { M, E, S, I };$/;"	e	enum:LiveCache::CState::StateType
EETERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	383;"	d
EETERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	67;"	d
ELFS	tb/riscv-isa-sim/debug_rom/Makefile	/^ELFS = debug_rom$/;"	m
EMBDSYNC_DECODER_720p60	src/PAPER_hw/sw/common/adv_defines.h	/^static const uint8_t EMBDSYNC_DECODER_720p60[11] = {0x1B, 0x82, 0x80, 0x14, 0x05, 0x40, 0xD9, 0x0A, 0x00, 0x2D, 0x00};$/;"	v
EMBEDDED	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SEPARATE, EMBEDDED} sync_type;$/;"	e	enum:__anon17
EMIT_CLEAR	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	68;"	d
EMIT_CLEAR	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	68;"	d
EMIT_EXIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	67;"	d
EMIT_EXIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	67;"	d
EMIT_MASKDELAY	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	72;"	d
EMIT_MASKDELAY	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	72;"	d
EMIT_MASKPOLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	71;"	d
EMIT_MASKPOLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	71;"	d
EMIT_MASKWRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	70;"	d
EMIT_MASKWRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	70;"	d
EMIT_WRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	69;"	d
EMIT_WRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	69;"	d
EMU_LIBS	tb/dromajo/src/Makefile	/^	EMU_LIBS=$/;"	m
EMU_LIBS	tb/dromajo/src/Makefile	/^	EMU_LIBS=-lrt$/;"	m
EMU_OBJS	tb/dromajo/src/Makefile	/^EMU_OBJS:=virtio.o pci.o fs.o cutils.o iomem.o dw_apb_uart.o \\$/;"	m
EM_RISCV	tb/dromajo/src/elf64.h	31;"	d
ENET0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	98;"	d
ENET0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	98;"	d
ENET1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	99;"	d
ENET1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	99;"	d
EQUALS	src/PAPER_hw/sim/csrc/build/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^EQUALS = =$/;"	m
EQUALS	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^EQUALS = =$/;"	m
EXIT1_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  EXIT1_DR,$/;"	e	enum:__anon129
EXIT1_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  EXIT1_IR,$/;"	e	enum:__anon129
EXIT2_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  EXIT2_DR,$/;"	e	enum:__anon129
EXIT2_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  EXIT2_IR,$/;"	e	enum:__anon129
EXPONENT	src/fpu/tb/flexfloat/include/flexfloat.h	108;"	d
EXPRESP_FILE	src/PAPER_hw/sim/csrc/main.c	10;"	d	file:
EXP_MASK	tb/dromajo/src/softfp_template.h	1139;"	d
EXP_MASK	tb/dromajo/src/softfp_template.h	62;"	d
EXP_SIZE	tb/dromajo/src/softfp_template.h	1138;"	d
EXP_SIZE	tb/dromajo/src/softfp_template.h	44;"	d
EXP_SIZE	tb/dromajo/src/softfp_template.h	52;"	d
EXP_SIZE	tb/dromajo/src/softfp_template.h	57;"	d
EXT_IO_BASE	bootrom/encoding.h	156;"	d
EXT_IO_BASE	src/riscv-dbg/debug_rom/encoding.h	156;"	d
EXT_IO_BASE	tb/riscv-isa-sim/riscv/encoding.h	158;"	d
EthernetDevice	tb/dromajo/src/virtio.h	/^struct EthernetDevice {$/;"	s
EthernetDevice	tb/dromajo/src/virtio.h	/^typedef struct EthernetDevice EthernetDevice;$/;"	t	typeref:struct:EthernetDevice
F32_HIGH	tb/dromajo/src/riscv_cpu.h	84;"	d
F32_HIGH	tb/dromajo/src/riscv_cpu.h	87;"	d
F32_HIGH	tb/dromajo/src/riscv_cpu.h	91;"	d
F32_SIGN	tb/riscv-isa-sim/riscv/decode.h	243;"	d
F32_SIGN	tb/riscv-isa-sim/riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F32_SIGN	tb/riscv-isa-sim/riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
F64_HIGH	tb/dromajo/src/riscv_cpu.h	88;"	d
F64_HIGH	tb/dromajo/src/riscv_cpu.h	92;"	d
F64_SIGN	tb/riscv-isa-sim/riscv/decode.h	244;"	d
F64_SIGN	tb/riscv-isa-sim/riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
F64_SIGN	tb/riscv-isa-sim/riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FALSE	tb/dromajo/src/cutils.h	/^    FALSE = 0,$/;"	e	enum:__anon42
FALSE	tb/dromajo/src/cutils.h	64;"	d
FBDevice	tb/dromajo/src/machine.h	/^struct FBDevice {$/;"	s
FBDevice	tb/dromajo/src/machine.h	/^typedef struct FBDevice FBDevice;$/;"	t	typeref:struct:FBDevice
FCLASS_NINF	tb/dromajo/src/softfp.h	59;"	d
FCLASS_NNORMAL	tb/dromajo/src/softfp.h	60;"	d
FCLASS_NSUBNORMAL	tb/dromajo/src/softfp.h	61;"	d
FCLASS_NZERO	tb/dromajo/src/softfp.h	62;"	d
FCLASS_PINF	tb/dromajo/src/softfp.h	66;"	d
FCLASS_PNORMAL	tb/dromajo/src/softfp.h	65;"	d
FCLASS_PSUBNORMAL	tb/dromajo/src/softfp.h	64;"	d
FCLASS_PZERO	tb/dromajo/src/softfp.h	63;"	d
FCLASS_QNAN	tb/dromajo/src/softfp.h	68;"	d
FCLASS_SNAN	tb/dromajo/src/softfp.h	67;"	d
FCR	tb/riscv-isa-sim/riscv/uart.cc	8;"	d	file:
FDTState	tb/dromajo/src/riscv_machine.cpp	/^} FDTState;$/;"	t	typeref:struct:__anon47	file:
FDT_BEGIN_NODE	tb/dromajo/src/riscv_machine.cpp	475;"	d	file:
FDT_END	tb/dromajo/src/riscv_machine.cpp	479;"	d	file:
FDT_END_NODE	tb/dromajo/src/riscv_machine.cpp	476;"	d	file:
FDT_MAGIC	tb/dromajo/src/riscv_machine.cpp	454;"	d	file:
FDT_NOP	tb/dromajo/src/riscv_machine.cpp	478;"	d	file:
FDT_PROP	tb/dromajo/src/riscv_machine.cpp	477;"	d	file:
FDT_VERSION	tb/dromajo/src/riscv_machine.cpp	455;"	d	file:
FEATURE_ADDITIONAL_FEATURES	tb/dromajo/src/dw_apb_uart.cpp	97;"	d	file:
FEATURE_AFCE_MODE	tb/dromajo/src/dw_apb_uart.cpp	94;"	d	file:
FEATURE_APB_DATA_WIDTH	tb/dromajo/src/dw_apb_uart.cpp	91;"	d	file:
FEATURE_DLF_SIZE	tb/dromajo/src/dw_apb_uart.cpp	103;"	d	file:
FEATURE_FIFO_ACCESS	tb/dromajo/src/dw_apb_uart.cpp	96;"	d	file:
FEATURE_FIFO_MODE	tb/dromajo/src/dw_apb_uart.cpp	85;"	d	file:
FEATURE_FIFO_STAT	tb/dromajo/src/dw_apb_uart.cpp	98;"	d	file:
FEATURE_FRACTIONAL_BAUD_DIVISOR_EN	tb/dromajo/src/dw_apb_uart.cpp	102;"	d	file:
FEATURE_HC_REG_TIMEOUT_VALUE	tb/dromajo/src/dw_apb_uart.cpp	87;"	d	file:
FEATURE_LSR_STATUS_CLEAR	tb/dromajo/src/dw_apb_uart.cpp	104;"	d	file:
FEATURE_MEM_SELECT_USER	tb/dromajo/src/dw_apb_uart.cpp	92;"	d	file:
FEATURE_REG_TIMEOUT_VALUE	tb/dromajo/src/dw_apb_uart.cpp	88;"	d	file:
FEATURE_REG_TIMEOUT_WIDTH	tb/dromajo/src/dw_apb_uart.cpp	86;"	d	file:
FEATURE_SHADOW	tb/dromajo/src/dw_apb_uart.cpp	99;"	d	file:
FEATURE_SIR_MODE	tb/dromajo/src/dw_apb_uart.cpp	93;"	d	file:
FEATURE_THRE_MODE_USER	tb/dromajo/src/dw_apb_uart.cpp	95;"	d	file:
FEATURE_UART_16550_COMPATIBLE	tb/dromajo/src/dw_apb_uart.cpp	101;"	d	file:
FEATURE_UART_9BIT_DATA_EN	tb/dromajo/src/dw_apb_uart.cpp	90;"	d	file:
FEATURE_UART_ADD_ENCODED_PARAMS	tb/dromajo/src/dw_apb_uart.cpp	100;"	d	file:
FEATURE_UART_RS485_INTERFACE_EN	tb/dromajo/src/dw_apb_uart.cpp	89;"	d	file:
FETCH	tb/riscv-isa-sim/riscv/memtracer.h	/^  FETCH,$/;"	e	enum:access_type
FFLAG_DIVIDE_ZERO	tb/dromajo/src/softfp.h	54;"	d
FFLAG_INEXACT	tb/dromajo/src/softfp.h	57;"	d
FFLAG_INVALID_OP	tb/dromajo/src/softfp.h	53;"	d
FFLAG_OVERFLOW	tb/dromajo/src/softfp.h	55;"	d
FFLAG_UNDERFLOW	tb/dromajo/src/softfp.h	56;"	d
FH_SIZE	tb/dromajo/src/softfp_template.h	334;"	d
FH_SIZE	tb/dromajo/src/softfp_template.h	361;"	d
FIDDesc	tb/dromajo/src/virtio.cpp	/^} FIDDesc;$/;"	t	typeref:struct:__anon39	file:
FILEID_SIZE_MAX	tb/dromajo/src/fs_utils.h	43;"	d
FIXED_VALS	src/PAPER_hw/sw/common/adv_defines.h	/^static const uint8_t FIXED_VALS[2][8]  = {{0x98, 0x9A, 0x9C, 0x9D, 0xA2, 0xA3, 0xE0, 0xF9},$/;"	v
FLEN	tb/dromajo/src/riscv_cpu.h	56;"	d
FLEXFLOAT_ROUNDING	src/fpu/tb/flexfloat/include/flexfloat.h	34;"	d
FLEXFLOAT_STATS_MAX_TYPES	src/fpu/tb/flexfloat/include/flexfloat.h	217;"	d
FONTW	src/PAPER_hw/sw/text_disp/text_disp.h	18;"	d
FONT_FILE	src/PAPER_hw/sim/csrc/main.c	7;"	d	file:
FOURFOURFOUR	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {RGB, FOURFOURFOUR, FOURTWOTWO} color_format;$/;"	e	enum:__anon16
FOURTWOTWO	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {RGB, FOURFOURFOUR, FOURTWOTWO} color_format;$/;"	e	enum:__anon16
FOUR_THREE	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SIXTEEN_NINE, FOUR_THREE} aspect_ratio;$/;"	e	enum:__anon21
FPEXC_DZ	tb/riscv-isa-sim/riscv/decode.h	46;"	d
FPEXC_NV	tb/riscv-isa-sim/riscv/decode.h	47;"	d
FPEXC_NX	tb/riscv-isa-sim/riscv/decode.h	43;"	d
FPEXC_OF	tb/riscv-isa-sim/riscv/decode.h	45;"	d
FPEXC_UF	tb/riscv-isa-sim/riscv/decode.h	44;"	d
FPGA0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	111;"	d
FPGA0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	111;"	d
FPGA1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	112;"	d
FPGA1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	112;"	d
FPGA2_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	113;"	d
FPGA2_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	113;"	d
FPGA3_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	114;"	d
FPGA3_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	114;"	d
FPR	tb/riscv-isa-sim/riscv/processor.h	/^  regfile_t<freg_t, NFPR, false> FPR;$/;"	m	struct:state_t
FP_RD_0	tb/riscv-isa-sim/riscv/decode.h	35;"	d
FP_RD_DN	tb/riscv-isa-sim/riscv/decode.h	36;"	d
FP_RD_NE	tb/riscv-isa-sim/riscv/decode.h	34;"	d
FP_RD_NMM	tb/riscv-isa-sim/riscv/decode.h	38;"	d
FP_RD_UP	tb/riscv-isa-sim/riscv/decode.h	37;"	d
FRAMEBUFFER_BASE_ADDR	tb/dromajo/src/riscv_machine.h	129;"	d
FRS1	tb/riscv-isa-sim/riscv/decode.h	166;"	d
FRS2	tb/riscv-isa-sim/riscv/decode.h	167;"	d
FRS2	tb/riscv-isa-sim/riscv/insns/fmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(FRS3)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(FRS1), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128(FRS1), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(FRS1), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmadd_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(f64(FRS3).v ^ F64_SIGN)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmadd_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128_negate(f128(FRS3))));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmadd_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(f32(FRS3).v ^ F32_SIGN)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmsub_d.h	/^WRITE_FRD(f64_mulAdd(f64(f64(FRS1).v ^ F64_SIGN), f64(FRS2), f64(FRS3)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmsub_q.h	/^WRITE_FRD(f128_mulAdd(f128_negate(f128(FRS1)), f128(FRS2), f128(FRS3)));$/;"	v
FRS2	tb/riscv-isa-sim/riscv/insns/fnmsub_s.h	/^WRITE_FRD(f32_mulAdd(f32(f32(FRS1).v ^ F32_SIGN), f32(FRS2), f32(FRS3)));$/;"	v
FRS3	tb/riscv-isa-sim/riscv/decode.h	168;"	d
FSCMD_NAME	tb/dromajo/src/fs.h	158;"	d
FSCommitErrorCode	tb/dromajo/src/fs_utils.h	/^} FSCommitErrorCode;$/;"	t	typeref:enum:__anon29
FSDevice	tb/dromajo/src/fs.h	/^struct FSDevice {$/;"	s
FSDevice	tb/dromajo/src/fs.h	/^typedef struct FSDevice FSDevice;$/;"	t	typeref:struct:FSDevice
FSDeviceDisk	tb/dromajo/src/fs_disk.cpp	/^} FSDeviceDisk;$/;"	t	typeref:struct:__anon73	file:
FSFile	tb/dromajo/src/fs.h	/^typedef struct FSFile FSFile;$/;"	t	typeref:struct:FSFile
FSFile	tb/dromajo/src/fs_disk.cpp	/^struct FSFile {$/;"	s	file:
FSFileID	tb/dromajo/src/fs_utils.h	/^typedef uint64_t FSFileID;$/;"	t
FSIGN_MASK	tb/dromajo/src/dromajo_fp_template.h	324;"	d
FSIGN_MASK	tb/dromajo/src/dromajo_fp_template.h	70;"	d
FSIGN_MASK128	tb/dromajo/src/softfp.h	154;"	d
FSIGN_MASK32	tb/dromajo/src/softfp.h	78;"	d
FSIGN_MASK64	tb/dromajo/src/softfp.h	115;"	d
FSLoadFileCB	tb/dromajo/src/machine.cpp	/^typedef void FSLoadFileCB(void *opaque, uint8_t *buf, int buf_len);$/;"	t	file:
FSLock	tb/dromajo/src/fs.h	/^} FSLock;$/;"	t	typeref:struct:__anon61
FSOpenCompletionFunc	tb/dromajo/src/fs.h	/^typedef void FSOpenCompletionFunc(FSDevice *fs, FSQID *qid, int err,$/;"	t
FSQID	tb/dromajo/src/fs.h	/^} FSQID;$/;"	t	typeref:struct:__anon59
FSR_AEXC	tb/riscv-isa-sim/riscv/decode.h	55;"	d
FSR_AEXC_SHIFT	tb/riscv-isa-sim/riscv/decode.h	49;"	d
FSR_DZA	tb/riscv-isa-sim/riscv/decode.h	53;"	d
FSR_NVA	tb/riscv-isa-sim/riscv/decode.h	50;"	d
FSR_NXA	tb/riscv-isa-sim/riscv/decode.h	54;"	d
FSR_OFA	tb/riscv-isa-sim/riscv/decode.h	51;"	d
FSR_RD	tb/riscv-isa-sim/riscv/decode.h	41;"	d
FSR_RD_SHIFT	tb/riscv-isa-sim/riscv/decode.h	40;"	d
FSR_UFA	tb/riscv-isa-sim/riscv/decode.h	52;"	d
FSStat	tb/dromajo/src/fs.h	/^} FSStat;$/;"	t	typeref:struct:__anon60
FSStatFS	tb/dromajo/src/fs.h	/^} FSStatFS;$/;"	t	typeref:struct:__anon58
FS_BLOCK_SIZE	tb/dromajo/src/fs_utils.h	49;"	d
FS_BLOCK_SIZE_LOG2	tb/dromajo/src/fs_utils.h	48;"	d
FS_ERR_COUNTERS	tb/dromajo/src/fs_utils.h	/^    FS_ERR_COUNTERS = -7,$/;"	e	enum:__anon29
FS_ERR_FILE_ID	tb/dromajo/src/fs_utils.h	/^    FS_ERR_FILE_ID = -4,$/;"	e	enum:__anon29
FS_ERR_GENERIC	tb/dromajo/src/fs_utils.h	/^    FS_ERR_GENERIC = -1,$/;"	e	enum:__anon29
FS_ERR_HEAD	tb/dromajo/src/fs_utils.h	/^    FS_ERR_HEAD = -10,$/;"	e	enum:__anon29
FS_ERR_IO	tb/dromajo/src/fs_utils.h	/^    FS_ERR_IO = -5,$/;"	e	enum:__anon29
FS_ERR_NOENT	tb/dromajo/src/fs_utils.h	/^    FS_ERR_NOENT = -6,$/;"	e	enum:__anon29
FS_ERR_OK	tb/dromajo/src/fs_utils.h	/^    FS_ERR_OK = 0,$/;"	e	enum:__anon29
FS_ERR_PROTOCOL_VERSION	tb/dromajo/src/fs_utils.h	/^    FS_ERR_PROTOCOL_VERSION = -9,$/;"	e	enum:__anon29
FS_ERR_QUOTA	tb/dromajo/src/fs_utils.h	/^    FS_ERR_QUOTA = -8,$/;"	e	enum:__anon29
FS_ERR_REVISION	tb/dromajo/src/fs_utils.h	/^    FS_ERR_REVISION = -3,$/;"	e	enum:__anon29
FS_ERR_SYNTAX	tb/dromajo/src/fs_utils.h	/^    FS_ERR_SYNTAX = -2,$/;"	e	enum:__anon29
FS_KEY_LEN	tb/dromajo/src/fs_utils.h	45;"	d
F_HIGH	tb/dromajo/src/dromajo_fp_template.h	322;"	d
F_HIGH	tb/dromajo/src/dromajo_fp_template.h	42;"	d
F_HIGH	tb/dromajo/src/dromajo_fp_template.h	45;"	d
F_HIGH	tb/dromajo/src/dromajo_fp_template.h	48;"	d
F_QNAN	tb/dromajo/src/softfp_template.h	/^const F_UINT F_QNAN = (((F_UINT)EXP_MASK << MANT_SIZE) | ((F_UINT)1 << (MANT_SIZE - 1)));$/;"	v
F_QNAN	tb/dromajo/src/softfp_template.h	1145;"	d
F_QNAN	tb/dromajo/src/softfp_template.h	70;"	d
F_SIZE	tb/dromajo/src/dromajo_fp_template.h	321;"	d
F_SIZE	tb/dromajo/src/dromajo_template.h	1824;"	d
F_SIZE	tb/dromajo/src/dromajo_template.h	1827;"	d
F_SIZE	tb/dromajo/src/dromajo_template.h	1831;"	d
F_SIZE	tb/dromajo/src/softfp.cpp	101;"	d	file:
F_SIZE	tb/dromajo/src/softfp.cpp	93;"	d	file:
F_SIZE	tb/dromajo/src/softfp.cpp	96;"	d	file:
F_SIZE	tb/dromajo/src/softfp_template.h	1133;"	d
F_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^F_UINT glue(glue(glue(cvt_i, ICVT_SIZE), _sf), F_SIZE)(ICVT_INT a,$/;"	f
F_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^F_UINT glue(glue(glue(cvt_u, ICVT_SIZE), _sf), F_SIZE)(ICVT_UINT a,$/;"	f
F_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^static F_UINT glue(glue(glue(internal_cvt_i, ICVT_SIZE), _sf), F_SIZE)(ICVT_INT a,$/;"	f
F_UHALF	tb/dromajo/src/softfp_template.h	1136;"	d
F_UHALF	tb/dromajo/src/softfp_template.h	46;"	d
F_UHALF	tb/dromajo/src/softfp_template.h	54;"	d
F_UINT	tb/dromajo/src/softfp_template.h	1134;"	d
F_UINT	tb/dromajo/src/softfp_template.h	41;"	d
F_UINT	tb/dromajo/src/softfp_template.h	47;"	d
F_UINT	tb/dromajo/src/softfp_template.h	55;"	d
F_ULONG	tb/dromajo/src/softfp_template.h	1135;"	d
F_ULONG	tb/dromajo/src/softfp_template.h	42;"	d
F_ULONG	tb/dromajo/src/softfp_template.h	49;"	d
FileSize	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		FileSize;			\/* Size of the BMP file in bytes *\/$/;"	m	struct:_BMP_Header	file:
FlexfloatPrecision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^typedef std::pair<uint_fast8_t, uint_fast8_t> FlexfloatPrecision;$/;"	t
GCC	src/riscv-dbg/debug_rom/Makefile	/^GCC?=riscv64-unknown-elf-gcc$/;"	m
GET_INSN_COUNTER	tb/dromajo/src/dromajo_template.h	207;"	d
GET_PC	tb/dromajo/src/dromajo_template.h	206;"	d
GREEN	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	16;"	d	file:
GREEN	src/PAPER_hw/sw/common/ah_video.h	/^  GREEN = 2,$/;"	e	enum:__anon22
HASH_SIZE	tb/riscv-isa-sim/riscv/disasm.h	/^  static const int HASH_SIZE = 256;$/;"	m	class:disassembler_t
HAVE_INT128	tb/dromajo/src/cutils.h	76;"	d
HDMI	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {HDMI, DVI} interface_mode;$/;"	e	enum:__anon19
HEAD_FILENAME	tb/dromajo/src/fs_utils.h	40;"	d
HEX	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	483;"	d	file:
HEX	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	468;"	d	file:
HPM_EVENT_EVENTMASK	tb/dromajo/src/riscv_cpu.h	143;"	d
HPM_EVENT_SETMASK	tb/dromajo/src/riscv_cpu.h	142;"	d
HPixelsPerMeter	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		HPixelsPerMeter;	\/* Horizontal resolution (pixels per meter) *\/$/;"	m	struct:_BMP_Header	file:
HTIF_BASE_ADDR	tb/dromajo/src/riscv_machine.h	124;"	d
H_VACTIVE_ADDR	fpga/src/paper_test/src/main.c	20;"	d	file:
H_VFRONT_ADDR	fpga/src/paper_test/src/main.c	21;"	d	file:
H_VSYNC_ADDR	fpga/src/paper_test/src/main.c	22;"	d	file:
H_VTOT_ADDR	fpga/src/paper_test/src/main.c	19;"	d	file:
HashSlot	src/fpu/tb/flexfloat/include/flexfloat.h	/^} HashSlot;$/;"	t	typeref:struct:__anon11
Header	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	BMP_Header	Header;$/;"	m	struct:_BMP	file:
HeaderSize	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		HeaderSize;			\/* Size of the header in bytes *\/$/;"	m	struct:_BMP_Header	file:
Height	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		Height;				\/* Bitmap's height *\/$/;"	m	struct:_BMP_Header	file:
I	tb/dromajo/src/LiveCache.h	/^    enum StateType { M, E, S, I };$/;"	e	enum:LiveCache::CState::StateType
I2C_CLK	src/PAPER_hw/sw/kerbin/kerbin_iic.h	15;"	d
I2C_CMD_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	13;"	d
I2C_CMD_IA	src/PAPER_hw/sw/kerbin/kerbin_iic.h	25;"	d
I2C_CMD_NACK	src/PAPER_hw/sw/kerbin/kerbin_iic.h	24;"	d
I2C_CMD_RD	src/PAPER_hw/sw/kerbin/kerbin_iic.h	19;"	d
I2C_CMD_START	src/PAPER_hw/sw/kerbin/kerbin_iic.h	17;"	d
I2C_CMD_START_RD	src/PAPER_hw/sw/kerbin/kerbin_iic.h	27;"	d
I2C_CMD_START_WR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	26;"	d
I2C_CMD_STOP	src/PAPER_hw/sw/kerbin/kerbin_iic.h	18;"	d
I2C_CMD_STOP_RD	src/PAPER_hw/sw/kerbin/kerbin_iic.h	29;"	d
I2C_CMD_STOP_WR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	28;"	d
I2C_CMD_WR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	20;"	d
I2C_CPR_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	8;"	d
I2C_CTRL_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	9;"	d
I2C_END_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	5;"	d
I2C_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	105;"	d
I2C_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	105;"	d
I2C_RX_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	10;"	d
I2C_START_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	4;"	d
I2C_STATUS_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	11;"	d
I2C_STATUS_AL	src/PAPER_hw/sw/kerbin/kerbin_iic.h	34;"	d
I2C_STATUS_BUSY	src/PAPER_hw/sw/kerbin/kerbin_iic.h	33;"	d
I2C_STATUS_IRQ	src/PAPER_hw/sw/kerbin/kerbin_iic.h	36;"	d
I2C_STATUS_RXA	src/PAPER_hw/sw/kerbin/kerbin_iic.h	32;"	d
I2C_STATUS_TIP	src/PAPER_hw/sw/kerbin/kerbin_iic.h	35;"	d
I2C_TX_ADDR	src/PAPER_hw/sw/kerbin/kerbin_iic.h	12;"	d
I440FXState	tb/dromajo/src/pci.cpp	/^struct I440FXState {$/;"	s	file:
I440FXState	tb/dromajo/src/pci.h	/^typedef struct I440FXState I440FXState;$/;"	t	typeref:struct:I440FXState
ICACHE_ACCESS	tb/riscv-isa-sim/riscv/execute.cc	186;"	d	file:
ICACHE_ENTRIES	tb/riscv-isa-sim/riscv/mmu.h	/^  static const reg_t ICACHE_ENTRIES = 1024;$/;"	m	class:mmu_t
ICVT_INT	tb/dromajo/src/softfp_template_icvt.h	186;"	d
ICVT_INT	tb/dromajo/src/softfp_template_icvt.h	42;"	d
ICVT_INT	tb/dromajo/src/softfp_template_icvt.h	45;"	d
ICVT_INT	tb/dromajo/src/softfp_template_icvt.h	48;"	d
ICVT_SIZE	tb/dromajo/src/softfp_template.h	1122;"	d
ICVT_SIZE	tb/dromajo/src/softfp_template.h	1125;"	d
ICVT_SIZE	tb/dromajo/src/softfp_template.h	1129;"	d
ICVT_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^ICVT_INT glue(glue(glue(cvt_sf, F_SIZE), _i), ICVT_SIZE)(F_UINT a, RoundingModeEnum rm,$/;"	f
ICVT_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^ICVT_UINT glue(glue(glue(cvt_sf, F_SIZE), _u), ICVT_SIZE)(F_UINT a, RoundingModeEnum rm,$/;"	f
ICVT_SIZE	tb/dromajo/src/softfp_template_icvt.h	/^static ICVT_INT glue(glue(glue(internal_cvt_sf, F_SIZE), _i), ICVT_SIZE)(F_UINT a, RoundingModeEnum rm,$/;"	f
ICVT_SIZE	tb/dromajo/src/softfp_template_icvt.h	185;"	d
ICVT_UINT	tb/dromajo/src/softfp_template_icvt.h	187;"	d
ICVT_UINT	tb/dromajo/src/softfp_template_icvt.h	41;"	d
ICVT_UINT	tb/dromajo/src/softfp_template_icvt.h	44;"	d
ICVT_UINT	tb/dromajo/src/softfp_template_icvt.h	47;"	d
IDE_BASE_ADDR	tb/dromajo/src/riscv_machine.h	125;"	d
ID_VOID_MAIN	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	6;"	d	file:
IEEEHelper	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    IEEEHelper(int e, int m)$/;"	f	class:IEEEHelper
IEEEHelper	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^class IEEEHelper {$/;"	c
IER	tb/riscv-isa-sim/riscv/uart.cc	6;"	d	file:
IIC_SCLK_RATE	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	5;"	d	file:
IIR	tb/riscv-isa-sim/riscv/uart.cc	7;"	d	file:
IMANT_SIZE	tb/dromajo/src/softfp_template.h	1142;"	d
IMANT_SIZE	tb/dromajo/src/softfp_template.h	65;"	d
IMG_LEN	fpga/src/paper_test/src/pepe.h	3;"	d
IMG_LEN	src/PAPER_hw/sw/common/randy_bobandy.h	3;"	d
IMM_REF	tb/dromajo/src/LiveCacheCore.h	71;"	d
INCLUDED_DPIHEADER	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	14;"	d
INCLUDED_SVDPI	src/PAPER_hw/sim/csrc/dpi/svdpi.h	13;"	d
INCLUDES	fpga/src/bootrom/Makefile	/^INCLUDES = -I.\/ -I.\/src$/;"	m
INCLUDES	fpga/src/paper_test/Makefile	/^INCLUDES = -I.\/ -I.\/src$/;"	m
INCLUDES	openpiton/bootrom/linux/Makefile	/^INCLUDES = -I.\/ -I.\/src$/;"	m
INF_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	49;"	d
INF_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	67;"	d
INF_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	93;"	d
INIT_FILE	src/PAPER_hw/sim/csrc/main.c	8;"	d	file:
INIT_UINTM4	tb/riscv-isa-sim/softfloat/primitiveTypes.h	71;"	d
INIT_UINTM4	tb/riscv-isa-sim/softfloat/primitiveTypes.h	82;"	d
INLINE	src/fpu/tb/flexfloat/include/flexfloat.h	116;"	d
INLINE	tb/riscv-isa-sim/softfloat/platform.h	47;"	d
INLINE_LEVEL	tb/riscv-isa-sim/softfloat/platform.h	41;"	d
INSNS_PER_RTC_TICK	tb/dpi/sim_spike.h	/^  static const size_t INSNS_PER_RTC_TICK = 100; \/\/ 10 MHz clock for 1 BIPS core$/;"	m	class:sim_spike_t
INSNS_PER_RTC_TICK	tb/riscv-isa-sim/riscv/sim.h	/^  static const size_t INSNS_PER_RTC_TICK = 100; \/\/ 10 MHz clock for 1 BIPS core$/;"	m	class:sim_t
INSTALL	tb/dromajo/src/Makefile	/^INSTALL=install$/;"	m
INTERLEAVE	tb/dpi/sim_spike.h	/^  static const size_t INTERLEAVE = 5000;$/;"	m	class:sim_spike_t
INTERLEAVE	tb/riscv-isa-sim/riscv/sim.h	/^  static const size_t INTERLEAVE = 5000;$/;"	m	class:sim_t
IOMEM_H	tb/dromajo/src/iomem.h	41;"	d
IRQSignal	tb/dromajo/src/iomem.h	/^} IRQSignal;$/;"	t	typeref:struct:__anon49
IRQ_COP	bootrom/encoding.h	150;"	d
IRQ_COP	src/riscv-dbg/debug_rom/encoding.h	150;"	d
IRQ_COP	tb/riscv-isa-sim/riscv/encoding.h	150;"	d
IRQ_HOST	bootrom/encoding.h	151;"	d
IRQ_HOST	src/riscv-dbg/debug_rom/encoding.h	151;"	d
IRQ_HOST	tb/riscv-isa-sim/riscv/encoding.h	151;"	d
IRQ_H_EXT	bootrom/encoding.h	148;"	d
IRQ_H_EXT	src/riscv-dbg/debug_rom/encoding.h	148;"	d
IRQ_H_EXT	tb/riscv-isa-sim/riscv/encoding.h	148;"	d
IRQ_H_SOFT	bootrom/encoding.h	142;"	d
IRQ_H_SOFT	src/riscv-dbg/debug_rom/encoding.h	142;"	d
IRQ_H_SOFT	tb/riscv-isa-sim/riscv/encoding.h	142;"	d
IRQ_H_TIMER	bootrom/encoding.h	145;"	d
IRQ_H_TIMER	src/riscv-dbg/debug_rom/encoding.h	145;"	d
IRQ_H_TIMER	tb/riscv-isa-sim/riscv/encoding.h	145;"	d
IRQ_M_EXT	bootrom/encoding.h	149;"	d
IRQ_M_EXT	src/riscv-dbg/debug_rom/encoding.h	149;"	d
IRQ_M_EXT	tb/riscv-isa-sim/riscv/encoding.h	149;"	d
IRQ_M_SOFT	bootrom/encoding.h	143;"	d
IRQ_M_SOFT	src/riscv-dbg/debug_rom/encoding.h	143;"	d
IRQ_M_SOFT	tb/riscv-isa-sim/riscv/encoding.h	143;"	d
IRQ_M_TIMER	bootrom/encoding.h	146;"	d
IRQ_M_TIMER	src/riscv-dbg/debug_rom/encoding.h	146;"	d
IRQ_M_TIMER	tb/riscv-isa-sim/riscv/encoding.h	146;"	d
IRQ_S_EXT	bootrom/encoding.h	147;"	d
IRQ_S_EXT	src/riscv-dbg/debug_rom/encoding.h	147;"	d
IRQ_S_EXT	tb/riscv-isa-sim/riscv/encoding.h	147;"	d
IRQ_S_SOFT	bootrom/encoding.h	141;"	d
IRQ_S_SOFT	src/riscv-dbg/debug_rom/encoding.h	141;"	d
IRQ_S_SOFT	tb/riscv-isa-sim/riscv/encoding.h	141;"	d
IRQ_S_TIMER	bootrom/encoding.h	144;"	d
IRQ_S_TIMER	src/riscv-dbg/debug_rom/encoding.h	144;"	d
IRQ_S_TIMER	tb/riscv-isa-sim/riscv/encoding.h	144;"	d
IR_DBUS	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^  IR_DBUS=0x11,$/;"	e	enum:__anon130	file:
IR_DTMCONTROL	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^  IR_DTMCONTROL=0x10,$/;"	e	enum:__anon130	file:
IR_IDCODE	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^  IR_IDCODE=1,$/;"	e	enum:__anon130	file:
IR_RESET	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^  IR_RESET=0x1c$/;"	e	enum:__anon130	file:
Iic	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static XIicPs Iic;$/;"	v	file:
ImageDataSize	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		ImageDataSize;		\/* Size of uncompressed image's data *\/$/;"	m	struct:_BMP_Header	file:
JSONArray	tb/dromajo/src/json.h	/^typedef struct JSONArray {$/;"	s
JSONArray	tb/dromajo/src/json.h	/^} JSONArray;$/;"	t	typeref:struct:JSONArray
JSONObject	tb/dromajo/src/json.h	/^typedef struct JSONObject {$/;"	s
JSONObject	tb/dromajo/src/json.h	/^} JSONObject;$/;"	t	typeref:struct:JSONObject
JSONProperty	tb/dromajo/src/json.h	/^typedef struct JSONProperty {$/;"	s
JSONProperty	tb/dromajo/src/json.h	/^} JSONProperty;$/;"	t	typeref:struct:JSONProperty
JSONString	tb/dromajo/src/json.h	/^} JSONString;$/;"	t	typeref:struct:__anon64
JSONTypeEnum	tb/dromajo/src/json.h	/^} JSONTypeEnum;$/;"	t	typeref:enum:__anon63
JSONValue	tb/dromajo/src/json.h	/^typedef struct JSONValue {$/;"	s
JSONValue	tb/dromajo/src/json.h	/^} JSONValue;$/;"	t	typeref:struct:JSONValue
JSON_ARRAY	tb/dromajo/src/json.h	/^    JSON_ARRAY,$/;"	e	enum:__anon63
JSON_BOOL	tb/dromajo/src/json.h	/^    JSON_BOOL,$/;"	e	enum:__anon63
JSON_EXCEPTION	tb/dromajo/src/json.h	/^    JSON_EXCEPTION,$/;"	e	enum:__anon63
JSON_H	tb/dromajo/src/json.h	41;"	d
JSON_INT	tb/dromajo/src/json.h	/^    JSON_INT,$/;"	e	enum:__anon63
JSON_NULL	tb/dromajo/src/json.h	/^    JSON_NULL,$/;"	e	enum:__anon63
JSON_OBJ	tb/dromajo/src/json.h	/^    JSON_OBJ,$/;"	e	enum:__anon63
JSON_STR	tb/dromajo/src/json.h	/^    JSON_STR,$/;"	e	enum:__anon63
JSON_UNDEFINED	tb/dromajo/src/json.h	/^    JSON_UNDEFINED,$/;"	e	enum:__anon63
JTAG_DTM_H	tb/riscv-isa-sim/riscv/jtag_dtm.h	2;"	d
JUMP_INSN	tb/dromajo/src/dromajo_template.h	211;"	d
JUMP_TARGET	tb/riscv-isa-sim/riscv/decode.h	177;"	d
JUMP_TARGET	tb/riscv-isa-sim/riscv/insns/jal.h	/^set_pc(JUMP_TARGET);$/;"	v
KERNEL_OFFSET	tb/dromajo/src/riscv_cpu.h	53;"	d
KeyStruct	src/fpu/tb/flexfloat/include/flexfloat.h	/^} KeyStruct;$/;"	t	typeref:struct:__anon14
LCR	tb/riscv-isa-sim/riscv/uart.cc	9;"	d	file:
LDFLAGS	fpga/src/bootrom/Makefile	/^LDFLAGS = -nostdlib -nodefaultlibs -nostartfiles$/;"	m
LDFLAGS	fpga/src/paper_test/Makefile	/^LDFLAGS = -nostdlib -nodefaultlibs -nostartfiles$/;"	m
LDFLAGS	openpiton/bootrom/linux/Makefile	/^LDFLAGS = -nostdlib -nodefaultlibs -nostartfiles$/;"	m
LDFLAGS	tb/dromajo/src/Makefile	/^LDFLAGS=$/;"	m
LGRAY	src/PAPER_hw/sw/common/ah_video.h	/^  LGRAY = 7,$/;"	e	enum:__anon22
LIB	src/fpga-support/behav/BramDwc/Makefile	/^LIB             = work$/;"	m
LIB	src/fpga-support/behav/common/Makefile	/^LIB             = work$/;"	m
LIST_H	tb/dromajo/src/list.h	40;"	d
LITTLEENDIAN	tb/riscv-isa-sim/softfloat/platform.h	39;"	d
LIVECACHECORE_H	tb/dromajo/src/LiveCacheCore.h	55;"	d
LOAD	tb/riscv-isa-sim/riscv/memtracer.h	/^  LOAD,$/;"	e	enum:access_type
LOAD_ELF	tb/dpi/elfloader.cc	86;"	d	file:
LOAD_ELF	tb/dpi/spike.cc	53;"	d	file:
LOG_MAX_FONT_WIDTH	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	9;"	d	file:
LONG_REF	tb/dromajo/src/LiveCacheCore.h	73;"	d
LRU	tb/dromajo/src/LiveCacheCore.h	/^enum ReplacementPolicy { LRU, LRUp, RANDOM};$/;"	e	enum:ReplacementPolicy
LRUp	tb/dromajo/src/LiveCacheCore.h	/^enum ReplacementPolicy { LRU, LRUp, RANDOM};$/;"	e	enum:ReplacementPolicy
LSR	tb/riscv-isa-sim/riscv/uart.cc	11;"	d	file:
L_GREY	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	21;"	d	file:
Line	tb/dromajo/src/LiveCache.h	/^  typedef CacheGeneric<CState, uint64_t>::CacheLine Line;$/;"	t	class:LiveCache
Line	tb/dromajo/src/LiveCacheCore.h	/^  typedef typename CacheGeneric<State, Addr_t>::CacheLine Line;$/;"	t	class:CacheAssoc
Line	tb/dromajo/src/LiveCacheCore.h	/^  typedef typename CacheGeneric<State, Addr_t>::CacheLine Line;$/;"	t	class:CacheDM
LiveCache	tb/dromajo/src/LiveCache.cpp	/^LiveCache::LiveCache(const std::string &_name, int size)$/;"	f	class:LiveCache
LiveCache	tb/dromajo/src/LiveCache.h	/^class LiveCache {$/;"	c
LiveCache_H	tb/dromajo/src/LiveCache.h	53;"	d
M	tb/dromajo/src/LiveCache.h	/^    enum StateType { M, E, S, I };$/;"	e	enum:LiveCache::CState::StateType
MACHINE_H	tb/dromajo/src/machine.h	64;"	d
MAGENTA	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	19;"	d	file:
MAGENTA	src/PAPER_hw/sw/common/ah_video.h	/^  MAGENTA = 5,$/;"	e	enum:__anon22
MAIN	fpga/src/bootrom/Makefile	/^MAIN = bootrom.elf$/;"	m
MAIN	fpga/src/paper_test/Makefile	/^MAIN = paper_test.elf$/;"	m
MAIN	openpiton/bootrom/linux/Makefile	/^MAIN = bootrom_linux.elf$/;"	m
MAIN_BIN	fpga/src/bootrom/Makefile	/^MAIN_BIN = $(MAIN:.elf=.bin)$/;"	m
MAIN_BIN	fpga/src/paper_test/Makefile	/^MAIN_BIN = $(MAIN:.elf=.bin)$/;"	m
MAIN_BIN	openpiton/bootrom/linux/Makefile	/^MAIN_BIN = $(MAIN:.elf=.bin)$/;"	m
MAIN_IMG	fpga/src/bootrom/Makefile	/^MAIN_IMG = $(MAIN:.elf=.img)$/;"	m
MAIN_IMG	fpga/src/paper_test/Makefile	/^MAIN_IMG = $(MAIN:.elf=.img)$/;"	m
MAIN_IMG	openpiton/bootrom/linux/Makefile	/^MAIN_IMG = $(MAIN:.elf=.img)$/;"	m
MAIN_SV	fpga/src/bootrom/Makefile	/^MAIN_SV = $(MAIN:.elf=.sv)$/;"	m
MAIN_SV	fpga/src/paper_test/Makefile	/^MAIN_SV = $(MAIN:.elf=.sv)$/;"	m
MAIN_SV	openpiton/bootrom/linux/Makefile	/^MAIN_SV = $(MAIN:.elf=.sv)$/;"	m
MANT_MASK	tb/dromajo/src/softfp_template.h	1140;"	d
MANT_MASK	tb/dromajo/src/softfp_template.h	63;"	d
MANT_SIZE	tb/dromajo/src/softfp_template.h	1137;"	d
MANT_SIZE	tb/dromajo/src/softfp_template.h	43;"	d
MANT_SIZE	tb/dromajo/src/softfp_template.h	51;"	d
MANT_SIZE	tb/dromajo/src/softfp_template.h	56;"	d
MASK_ADD	bootrom/encoding.h	266;"	d
MASK_ADD	src/riscv-dbg/debug_rom/encoding.h	266;"	d
MASK_ADD	tb/riscv-isa-sim/riscv/encoding.h	270;"	d
MASK_ADDI	bootrom/encoding.h	248;"	d
MASK_ADDI	src/riscv-dbg/debug_rom/encoding.h	248;"	d
MASK_ADDI	tb/riscv-isa-sim/riscv/encoding.h	252;"	d
MASK_ADDIW	bootrom/encoding.h	286;"	d
MASK_ADDIW	src/riscv-dbg/debug_rom/encoding.h	286;"	d
MASK_ADDIW	tb/riscv-isa-sim/riscv/encoding.h	290;"	d
MASK_ADDW	bootrom/encoding.h	294;"	d
MASK_ADDW	src/riscv-dbg/debug_rom/encoding.h	294;"	d
MASK_ADDW	tb/riscv-isa-sim/riscv/encoding.h	298;"	d
MASK_AMOADD_D	bootrom/encoding.h	378;"	d
MASK_AMOADD_D	src/riscv-dbg/debug_rom/encoding.h	378;"	d
MASK_AMOADD_D	tb/riscv-isa-sim/riscv/encoding.h	382;"	d
MASK_AMOADD_W	bootrom/encoding.h	356;"	d
MASK_AMOADD_W	src/riscv-dbg/debug_rom/encoding.h	356;"	d
MASK_AMOADD_W	tb/riscv-isa-sim/riscv/encoding.h	360;"	d
MASK_AMOAND_D	bootrom/encoding.h	384;"	d
MASK_AMOAND_D	src/riscv-dbg/debug_rom/encoding.h	384;"	d
MASK_AMOAND_D	tb/riscv-isa-sim/riscv/encoding.h	388;"	d
MASK_AMOAND_W	bootrom/encoding.h	362;"	d
MASK_AMOAND_W	src/riscv-dbg/debug_rom/encoding.h	362;"	d
MASK_AMOAND_W	tb/riscv-isa-sim/riscv/encoding.h	366;"	d
MASK_AMOMAXU_D	bootrom/encoding.h	392;"	d
MASK_AMOMAXU_D	src/riscv-dbg/debug_rom/encoding.h	392;"	d
MASK_AMOMAXU_D	tb/riscv-isa-sim/riscv/encoding.h	396;"	d
MASK_AMOMAXU_W	bootrom/encoding.h	370;"	d
MASK_AMOMAXU_W	src/riscv-dbg/debug_rom/encoding.h	370;"	d
MASK_AMOMAXU_W	tb/riscv-isa-sim/riscv/encoding.h	374;"	d
MASK_AMOMAX_D	bootrom/encoding.h	388;"	d
MASK_AMOMAX_D	src/riscv-dbg/debug_rom/encoding.h	388;"	d
MASK_AMOMAX_D	tb/riscv-isa-sim/riscv/encoding.h	392;"	d
MASK_AMOMAX_W	bootrom/encoding.h	366;"	d
MASK_AMOMAX_W	src/riscv-dbg/debug_rom/encoding.h	366;"	d
MASK_AMOMAX_W	tb/riscv-isa-sim/riscv/encoding.h	370;"	d
MASK_AMOMINU_D	bootrom/encoding.h	390;"	d
MASK_AMOMINU_D	src/riscv-dbg/debug_rom/encoding.h	390;"	d
MASK_AMOMINU_D	tb/riscv-isa-sim/riscv/encoding.h	394;"	d
MASK_AMOMINU_W	bootrom/encoding.h	368;"	d
MASK_AMOMINU_W	src/riscv-dbg/debug_rom/encoding.h	368;"	d
MASK_AMOMINU_W	tb/riscv-isa-sim/riscv/encoding.h	372;"	d
MASK_AMOMIN_D	bootrom/encoding.h	386;"	d
MASK_AMOMIN_D	src/riscv-dbg/debug_rom/encoding.h	386;"	d
MASK_AMOMIN_D	tb/riscv-isa-sim/riscv/encoding.h	390;"	d
MASK_AMOMIN_W	bootrom/encoding.h	364;"	d
MASK_AMOMIN_W	src/riscv-dbg/debug_rom/encoding.h	364;"	d
MASK_AMOMIN_W	tb/riscv-isa-sim/riscv/encoding.h	368;"	d
MASK_AMOOR_D	bootrom/encoding.h	382;"	d
MASK_AMOOR_D	src/riscv-dbg/debug_rom/encoding.h	382;"	d
MASK_AMOOR_D	tb/riscv-isa-sim/riscv/encoding.h	386;"	d
MASK_AMOOR_W	bootrom/encoding.h	360;"	d
MASK_AMOOR_W	src/riscv-dbg/debug_rom/encoding.h	360;"	d
MASK_AMOOR_W	tb/riscv-isa-sim/riscv/encoding.h	364;"	d
MASK_AMOSWAP_D	bootrom/encoding.h	394;"	d
MASK_AMOSWAP_D	src/riscv-dbg/debug_rom/encoding.h	394;"	d
MASK_AMOSWAP_D	tb/riscv-isa-sim/riscv/encoding.h	398;"	d
MASK_AMOSWAP_W	bootrom/encoding.h	372;"	d
MASK_AMOSWAP_W	src/riscv-dbg/debug_rom/encoding.h	372;"	d
MASK_AMOSWAP_W	tb/riscv-isa-sim/riscv/encoding.h	376;"	d
MASK_AMOXOR_D	bootrom/encoding.h	380;"	d
MASK_AMOXOR_D	src/riscv-dbg/debug_rom/encoding.h	380;"	d
MASK_AMOXOR_D	tb/riscv-isa-sim/riscv/encoding.h	384;"	d
MASK_AMOXOR_W	bootrom/encoding.h	358;"	d
MASK_AMOXOR_W	src/riscv-dbg/debug_rom/encoding.h	358;"	d
MASK_AMOXOR_W	tb/riscv-isa-sim/riscv/encoding.h	362;"	d
MASK_AND	bootrom/encoding.h	284;"	d
MASK_AND	src/riscv-dbg/debug_rom/encoding.h	284;"	d
MASK_AND	tb/riscv-isa-sim/riscv/encoding.h	288;"	d
MASK_ANDI	bootrom/encoding.h	264;"	d
MASK_ANDI	src/riscv-dbg/debug_rom/encoding.h	264;"	d
MASK_ANDI	tb/riscv-isa-sim/riscv/encoding.h	268;"	d
MASK_AUIPC	bootrom/encoding.h	246;"	d
MASK_AUIPC	src/riscv-dbg/debug_rom/encoding.h	246;"	d
MASK_AUIPC	tb/riscv-isa-sim/riscv/encoding.h	250;"	d
MASK_BEQ	bootrom/encoding.h	228;"	d
MASK_BEQ	src/riscv-dbg/debug_rom/encoding.h	228;"	d
MASK_BEQ	tb/riscv-isa-sim/riscv/encoding.h	232;"	d
MASK_BGE	bootrom/encoding.h	234;"	d
MASK_BGE	src/riscv-dbg/debug_rom/encoding.h	234;"	d
MASK_BGE	tb/riscv-isa-sim/riscv/encoding.h	238;"	d
MASK_BGEU	bootrom/encoding.h	238;"	d
MASK_BGEU	src/riscv-dbg/debug_rom/encoding.h	238;"	d
MASK_BGEU	tb/riscv-isa-sim/riscv/encoding.h	242;"	d
MASK_BLT	bootrom/encoding.h	232;"	d
MASK_BLT	src/riscv-dbg/debug_rom/encoding.h	232;"	d
MASK_BLT	tb/riscv-isa-sim/riscv/encoding.h	236;"	d
MASK_BLTU	bootrom/encoding.h	236;"	d
MASK_BLTU	src/riscv-dbg/debug_rom/encoding.h	236;"	d
MASK_BLTU	tb/riscv-isa-sim/riscv/encoding.h	240;"	d
MASK_BNE	bootrom/encoding.h	230;"	d
MASK_BNE	src/riscv-dbg/debug_rom/encoding.h	230;"	d
MASK_BNE	tb/riscv-isa-sim/riscv/encoding.h	234;"	d
MASK_CSRRC	bootrom/encoding.h	420;"	d
MASK_CSRRC	src/riscv-dbg/debug_rom/encoding.h	420;"	d
MASK_CSRRC	tb/riscv-isa-sim/riscv/encoding.h	424;"	d
MASK_CSRRCI	bootrom/encoding.h	426;"	d
MASK_CSRRCI	src/riscv-dbg/debug_rom/encoding.h	426;"	d
MASK_CSRRCI	tb/riscv-isa-sim/riscv/encoding.h	430;"	d
MASK_CSRRS	bootrom/encoding.h	418;"	d
MASK_CSRRS	src/riscv-dbg/debug_rom/encoding.h	418;"	d
MASK_CSRRS	tb/riscv-isa-sim/riscv/encoding.h	422;"	d
MASK_CSRRSI	bootrom/encoding.h	424;"	d
MASK_CSRRSI	src/riscv-dbg/debug_rom/encoding.h	424;"	d
MASK_CSRRSI	tb/riscv-isa-sim/riscv/encoding.h	428;"	d
MASK_CSRRW	bootrom/encoding.h	416;"	d
MASK_CSRRW	src/riscv-dbg/debug_rom/encoding.h	416;"	d
MASK_CSRRW	tb/riscv-isa-sim/riscv/encoding.h	420;"	d
MASK_CSRRWI	bootrom/encoding.h	422;"	d
MASK_CSRRWI	src/riscv-dbg/debug_rom/encoding.h	422;"	d
MASK_CSRRWI	tb/riscv-isa-sim/riscv/encoding.h	426;"	d
MASK_CUSTOM0	bootrom/encoding.h	704;"	d
MASK_CUSTOM0	src/riscv-dbg/debug_rom/encoding.h	704;"	d
MASK_CUSTOM0	tb/riscv-isa-sim/riscv/encoding.h	708;"	d
MASK_CUSTOM0_RD	bootrom/encoding.h	710;"	d
MASK_CUSTOM0_RD	src/riscv-dbg/debug_rom/encoding.h	710;"	d
MASK_CUSTOM0_RD	tb/riscv-isa-sim/riscv/encoding.h	714;"	d
MASK_CUSTOM0_RD_RS1	bootrom/encoding.h	712;"	d
MASK_CUSTOM0_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	712;"	d
MASK_CUSTOM0_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	716;"	d
MASK_CUSTOM0_RD_RS1_RS2	bootrom/encoding.h	714;"	d
MASK_CUSTOM0_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	714;"	d
MASK_CUSTOM0_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	718;"	d
MASK_CUSTOM0_RS1	bootrom/encoding.h	706;"	d
MASK_CUSTOM0_RS1	src/riscv-dbg/debug_rom/encoding.h	706;"	d
MASK_CUSTOM0_RS1	tb/riscv-isa-sim/riscv/encoding.h	710;"	d
MASK_CUSTOM0_RS1_RS2	bootrom/encoding.h	708;"	d
MASK_CUSTOM0_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	708;"	d
MASK_CUSTOM0_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	712;"	d
MASK_CUSTOM1	bootrom/encoding.h	716;"	d
MASK_CUSTOM1	src/riscv-dbg/debug_rom/encoding.h	716;"	d
MASK_CUSTOM1	tb/riscv-isa-sim/riscv/encoding.h	720;"	d
MASK_CUSTOM1_RD	bootrom/encoding.h	722;"	d
MASK_CUSTOM1_RD	src/riscv-dbg/debug_rom/encoding.h	722;"	d
MASK_CUSTOM1_RD	tb/riscv-isa-sim/riscv/encoding.h	726;"	d
MASK_CUSTOM1_RD_RS1	bootrom/encoding.h	724;"	d
MASK_CUSTOM1_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	724;"	d
MASK_CUSTOM1_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	728;"	d
MASK_CUSTOM1_RD_RS1_RS2	bootrom/encoding.h	726;"	d
MASK_CUSTOM1_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	726;"	d
MASK_CUSTOM1_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	730;"	d
MASK_CUSTOM1_RS1	bootrom/encoding.h	718;"	d
MASK_CUSTOM1_RS1	src/riscv-dbg/debug_rom/encoding.h	718;"	d
MASK_CUSTOM1_RS1	tb/riscv-isa-sim/riscv/encoding.h	722;"	d
MASK_CUSTOM1_RS1_RS2	bootrom/encoding.h	720;"	d
MASK_CUSTOM1_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	720;"	d
MASK_CUSTOM1_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	724;"	d
MASK_CUSTOM2	bootrom/encoding.h	728;"	d
MASK_CUSTOM2	src/riscv-dbg/debug_rom/encoding.h	728;"	d
MASK_CUSTOM2	tb/riscv-isa-sim/riscv/encoding.h	732;"	d
MASK_CUSTOM2_RD	bootrom/encoding.h	734;"	d
MASK_CUSTOM2_RD	src/riscv-dbg/debug_rom/encoding.h	734;"	d
MASK_CUSTOM2_RD	tb/riscv-isa-sim/riscv/encoding.h	738;"	d
MASK_CUSTOM2_RD_RS1	bootrom/encoding.h	736;"	d
MASK_CUSTOM2_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	736;"	d
MASK_CUSTOM2_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	740;"	d
MASK_CUSTOM2_RD_RS1_RS2	bootrom/encoding.h	738;"	d
MASK_CUSTOM2_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	738;"	d
MASK_CUSTOM2_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	742;"	d
MASK_CUSTOM2_RS1	bootrom/encoding.h	730;"	d
MASK_CUSTOM2_RS1	src/riscv-dbg/debug_rom/encoding.h	730;"	d
MASK_CUSTOM2_RS1	tb/riscv-isa-sim/riscv/encoding.h	734;"	d
MASK_CUSTOM2_RS1_RS2	bootrom/encoding.h	732;"	d
MASK_CUSTOM2_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	732;"	d
MASK_CUSTOM2_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	736;"	d
MASK_CUSTOM3	bootrom/encoding.h	740;"	d
MASK_CUSTOM3	src/riscv-dbg/debug_rom/encoding.h	740;"	d
MASK_CUSTOM3	tb/riscv-isa-sim/riscv/encoding.h	744;"	d
MASK_CUSTOM3_RD	bootrom/encoding.h	746;"	d
MASK_CUSTOM3_RD	src/riscv-dbg/debug_rom/encoding.h	746;"	d
MASK_CUSTOM3_RD	tb/riscv-isa-sim/riscv/encoding.h	750;"	d
MASK_CUSTOM3_RD_RS1	bootrom/encoding.h	748;"	d
MASK_CUSTOM3_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	748;"	d
MASK_CUSTOM3_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	752;"	d
MASK_CUSTOM3_RD_RS1_RS2	bootrom/encoding.h	750;"	d
MASK_CUSTOM3_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	750;"	d
MASK_CUSTOM3_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	754;"	d
MASK_CUSTOM3_RS1	bootrom/encoding.h	742;"	d
MASK_CUSTOM3_RS1	src/riscv-dbg/debug_rom/encoding.h	742;"	d
MASK_CUSTOM3_RS1	tb/riscv-isa-sim/riscv/encoding.h	746;"	d
MASK_CUSTOM3_RS1_RS2	bootrom/encoding.h	744;"	d
MASK_CUSTOM3_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	744;"	d
MASK_CUSTOM3_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	748;"	d
MASK_C_ADD	bootrom/encoding.h	696;"	d
MASK_C_ADD	src/riscv-dbg/debug_rom/encoding.h	696;"	d
MASK_C_ADD	tb/riscv-isa-sim/riscv/encoding.h	700;"	d
MASK_C_ADDI	bootrom/encoding.h	654;"	d
MASK_C_ADDI	src/riscv-dbg/debug_rom/encoding.h	654;"	d
MASK_C_ADDI	tb/riscv-isa-sim/riscv/encoding.h	658;"	d
MASK_C_ADDI16SP	bootrom/encoding.h	622;"	d
MASK_C_ADDI16SP	src/riscv-dbg/debug_rom/encoding.h	622;"	d
MASK_C_ADDI16SP	tb/riscv-isa-sim/riscv/encoding.h	626;"	d
MASK_C_ADDI4SPN	bootrom/encoding.h	640;"	d
MASK_C_ADDI4SPN	src/riscv-dbg/debug_rom/encoding.h	640;"	d
MASK_C_ADDI4SPN	tb/riscv-isa-sim/riscv/encoding.h	644;"	d
MASK_C_ADDIW	bootrom/encoding.h	634;"	d
MASK_C_ADDIW	src/riscv-dbg/debug_rom/encoding.h	634;"	d
MASK_C_ADDIW	tb/riscv-isa-sim/riscv/encoding.h	638;"	d
MASK_C_ADDW	bootrom/encoding.h	678;"	d
MASK_C_ADDW	src/riscv-dbg/debug_rom/encoding.h	678;"	d
MASK_C_ADDW	tb/riscv-isa-sim/riscv/encoding.h	682;"	d
MASK_C_AND	bootrom/encoding.h	674;"	d
MASK_C_AND	src/riscv-dbg/debug_rom/encoding.h	674;"	d
MASK_C_AND	tb/riscv-isa-sim/riscv/encoding.h	678;"	d
MASK_C_ANDI	bootrom/encoding.h	666;"	d
MASK_C_ANDI	src/riscv-dbg/debug_rom/encoding.h	666;"	d
MASK_C_ANDI	tb/riscv-isa-sim/riscv/encoding.h	670;"	d
MASK_C_BEQZ	bootrom/encoding.h	682;"	d
MASK_C_BEQZ	src/riscv-dbg/debug_rom/encoding.h	682;"	d
MASK_C_BEQZ	tb/riscv-isa-sim/riscv/encoding.h	686;"	d
MASK_C_BNEZ	bootrom/encoding.h	684;"	d
MASK_C_BNEZ	src/riscv-dbg/debug_rom/encoding.h	684;"	d
MASK_C_BNEZ	tb/riscv-isa-sim/riscv/encoding.h	688;"	d
MASK_C_EBREAK	bootrom/encoding.h	628;"	d
MASK_C_EBREAK	src/riscv-dbg/debug_rom/encoding.h	628;"	d
MASK_C_EBREAK	tb/riscv-isa-sim/riscv/encoding.h	632;"	d
MASK_C_FLD	bootrom/encoding.h	642;"	d
MASK_C_FLD	src/riscv-dbg/debug_rom/encoding.h	642;"	d
MASK_C_FLD	tb/riscv-isa-sim/riscv/encoding.h	646;"	d
MASK_C_FLDSP	bootrom/encoding.h	688;"	d
MASK_C_FLDSP	src/riscv-dbg/debug_rom/encoding.h	688;"	d
MASK_C_FLDSP	tb/riscv-isa-sim/riscv/encoding.h	692;"	d
MASK_C_FLW	bootrom/encoding.h	646;"	d
MASK_C_FLW	src/riscv-dbg/debug_rom/encoding.h	646;"	d
MASK_C_FLW	tb/riscv-isa-sim/riscv/encoding.h	650;"	d
MASK_C_FLWSP	bootrom/encoding.h	692;"	d
MASK_C_FLWSP	src/riscv-dbg/debug_rom/encoding.h	692;"	d
MASK_C_FLWSP	tb/riscv-isa-sim/riscv/encoding.h	696;"	d
MASK_C_FSD	bootrom/encoding.h	648;"	d
MASK_C_FSD	src/riscv-dbg/debug_rom/encoding.h	648;"	d
MASK_C_FSD	tb/riscv-isa-sim/riscv/encoding.h	652;"	d
MASK_C_FSDSP	bootrom/encoding.h	698;"	d
MASK_C_FSDSP	src/riscv-dbg/debug_rom/encoding.h	698;"	d
MASK_C_FSDSP	tb/riscv-isa-sim/riscv/encoding.h	702;"	d
MASK_C_FSW	bootrom/encoding.h	652;"	d
MASK_C_FSW	src/riscv-dbg/debug_rom/encoding.h	652;"	d
MASK_C_FSW	tb/riscv-isa-sim/riscv/encoding.h	656;"	d
MASK_C_FSWSP	bootrom/encoding.h	702;"	d
MASK_C_FSWSP	src/riscv-dbg/debug_rom/encoding.h	702;"	d
MASK_C_FSWSP	tb/riscv-isa-sim/riscv/encoding.h	706;"	d
MASK_C_J	bootrom/encoding.h	680;"	d
MASK_C_J	src/riscv-dbg/debug_rom/encoding.h	680;"	d
MASK_C_J	tb/riscv-isa-sim/riscv/encoding.h	684;"	d
MASK_C_JAL	bootrom/encoding.h	656;"	d
MASK_C_JAL	src/riscv-dbg/debug_rom/encoding.h	656;"	d
MASK_C_JAL	tb/riscv-isa-sim/riscv/encoding.h	660;"	d
MASK_C_JALR	bootrom/encoding.h	626;"	d
MASK_C_JALR	src/riscv-dbg/debug_rom/encoding.h	626;"	d
MASK_C_JALR	tb/riscv-isa-sim/riscv/encoding.h	630;"	d
MASK_C_JR	bootrom/encoding.h	624;"	d
MASK_C_JR	src/riscv-dbg/debug_rom/encoding.h	624;"	d
MASK_C_JR	tb/riscv-isa-sim/riscv/encoding.h	628;"	d
MASK_C_LD	bootrom/encoding.h	630;"	d
MASK_C_LD	src/riscv-dbg/debug_rom/encoding.h	630;"	d
MASK_C_LD	tb/riscv-isa-sim/riscv/encoding.h	634;"	d
MASK_C_LDSP	bootrom/encoding.h	636;"	d
MASK_C_LDSP	src/riscv-dbg/debug_rom/encoding.h	636;"	d
MASK_C_LDSP	tb/riscv-isa-sim/riscv/encoding.h	640;"	d
MASK_C_LI	bootrom/encoding.h	658;"	d
MASK_C_LI	src/riscv-dbg/debug_rom/encoding.h	658;"	d
MASK_C_LI	tb/riscv-isa-sim/riscv/encoding.h	662;"	d
MASK_C_LUI	bootrom/encoding.h	660;"	d
MASK_C_LUI	src/riscv-dbg/debug_rom/encoding.h	660;"	d
MASK_C_LUI	tb/riscv-isa-sim/riscv/encoding.h	664;"	d
MASK_C_LW	bootrom/encoding.h	644;"	d
MASK_C_LW	src/riscv-dbg/debug_rom/encoding.h	644;"	d
MASK_C_LW	tb/riscv-isa-sim/riscv/encoding.h	648;"	d
MASK_C_LWSP	bootrom/encoding.h	690;"	d
MASK_C_LWSP	src/riscv-dbg/debug_rom/encoding.h	690;"	d
MASK_C_LWSP	tb/riscv-isa-sim/riscv/encoding.h	694;"	d
MASK_C_MV	bootrom/encoding.h	694;"	d
MASK_C_MV	src/riscv-dbg/debug_rom/encoding.h	694;"	d
MASK_C_MV	tb/riscv-isa-sim/riscv/encoding.h	698;"	d
MASK_C_NOP	bootrom/encoding.h	620;"	d
MASK_C_NOP	src/riscv-dbg/debug_rom/encoding.h	620;"	d
MASK_C_NOP	tb/riscv-isa-sim/riscv/encoding.h	624;"	d
MASK_C_OR	bootrom/encoding.h	672;"	d
MASK_C_OR	src/riscv-dbg/debug_rom/encoding.h	672;"	d
MASK_C_OR	tb/riscv-isa-sim/riscv/encoding.h	676;"	d
MASK_C_SD	bootrom/encoding.h	632;"	d
MASK_C_SD	src/riscv-dbg/debug_rom/encoding.h	632;"	d
MASK_C_SD	tb/riscv-isa-sim/riscv/encoding.h	636;"	d
MASK_C_SDSP	bootrom/encoding.h	638;"	d
MASK_C_SDSP	src/riscv-dbg/debug_rom/encoding.h	638;"	d
MASK_C_SDSP	tb/riscv-isa-sim/riscv/encoding.h	642;"	d
MASK_C_SLLI	bootrom/encoding.h	686;"	d
MASK_C_SLLI	src/riscv-dbg/debug_rom/encoding.h	686;"	d
MASK_C_SLLI	tb/riscv-isa-sim/riscv/encoding.h	690;"	d
MASK_C_SRAI	bootrom/encoding.h	664;"	d
MASK_C_SRAI	src/riscv-dbg/debug_rom/encoding.h	664;"	d
MASK_C_SRAI	tb/riscv-isa-sim/riscv/encoding.h	668;"	d
MASK_C_SRLI	bootrom/encoding.h	662;"	d
MASK_C_SRLI	src/riscv-dbg/debug_rom/encoding.h	662;"	d
MASK_C_SRLI	tb/riscv-isa-sim/riscv/encoding.h	666;"	d
MASK_C_SUB	bootrom/encoding.h	668;"	d
MASK_C_SUB	src/riscv-dbg/debug_rom/encoding.h	668;"	d
MASK_C_SUB	tb/riscv-isa-sim/riscv/encoding.h	672;"	d
MASK_C_SUBW	bootrom/encoding.h	676;"	d
MASK_C_SUBW	src/riscv-dbg/debug_rom/encoding.h	676;"	d
MASK_C_SUBW	tb/riscv-isa-sim/riscv/encoding.h	680;"	d
MASK_C_SW	bootrom/encoding.h	650;"	d
MASK_C_SW	src/riscv-dbg/debug_rom/encoding.h	650;"	d
MASK_C_SW	tb/riscv-isa-sim/riscv/encoding.h	654;"	d
MASK_C_SWSP	bootrom/encoding.h	700;"	d
MASK_C_SWSP	src/riscv-dbg/debug_rom/encoding.h	700;"	d
MASK_C_SWSP	tb/riscv-isa-sim/riscv/encoding.h	704;"	d
MASK_C_XOR	bootrom/encoding.h	670;"	d
MASK_C_XOR	src/riscv-dbg/debug_rom/encoding.h	670;"	d
MASK_C_XOR	tb/riscv-isa-sim/riscv/encoding.h	674;"	d
MASK_DIV	bootrom/encoding.h	338;"	d
MASK_DIV	src/riscv-dbg/debug_rom/encoding.h	338;"	d
MASK_DIV	tb/riscv-isa-sim/riscv/encoding.h	342;"	d
MASK_DIVU	bootrom/encoding.h	340;"	d
MASK_DIVU	src/riscv-dbg/debug_rom/encoding.h	340;"	d
MASK_DIVU	tb/riscv-isa-sim/riscv/encoding.h	344;"	d
MASK_DIVUW	bootrom/encoding.h	350;"	d
MASK_DIVUW	src/riscv-dbg/debug_rom/encoding.h	350;"	d
MASK_DIVUW	tb/riscv-isa-sim/riscv/encoding.h	354;"	d
MASK_DIVW	bootrom/encoding.h	348;"	d
MASK_DIVW	src/riscv-dbg/debug_rom/encoding.h	348;"	d
MASK_DIVW	tb/riscv-isa-sim/riscv/encoding.h	352;"	d
MASK_DRET	bootrom/encoding.h	410;"	d
MASK_DRET	src/riscv-dbg/debug_rom/encoding.h	410;"	d
MASK_DRET	tb/riscv-isa-sim/riscv/encoding.h	414;"	d
MASK_EBREAK	bootrom/encoding.h	402;"	d
MASK_EBREAK	src/riscv-dbg/debug_rom/encoding.h	402;"	d
MASK_EBREAK	tb/riscv-isa-sim/riscv/encoding.h	406;"	d
MASK_ECALL	bootrom/encoding.h	400;"	d
MASK_ECALL	src/riscv-dbg/debug_rom/encoding.h	400;"	d
MASK_ECALL	tb/riscv-isa-sim/riscv/encoding.h	404;"	d
MASK_FADD_D	bootrom/encoding.h	448;"	d
MASK_FADD_D	src/riscv-dbg/debug_rom/encoding.h	448;"	d
MASK_FADD_D	tb/riscv-isa-sim/riscv/encoding.h	452;"	d
MASK_FADD_Q	bootrom/encoding.h	472;"	d
MASK_FADD_Q	src/riscv-dbg/debug_rom/encoding.h	472;"	d
MASK_FADD_Q	tb/riscv-isa-sim/riscv/encoding.h	476;"	d
MASK_FADD_S	bootrom/encoding.h	428;"	d
MASK_FADD_S	src/riscv-dbg/debug_rom/encoding.h	428;"	d
MASK_FADD_S	tb/riscv-isa-sim/riscv/encoding.h	432;"	d
MASK_FCLASS_D	bootrom/encoding.h	540;"	d
MASK_FCLASS_D	src/riscv-dbg/debug_rom/encoding.h	540;"	d
MASK_FCLASS_D	tb/riscv-isa-sim/riscv/encoding.h	544;"	d
MASK_FCLASS_Q	bootrom/encoding.h	552;"	d
MASK_FCLASS_Q	src/riscv-dbg/debug_rom/encoding.h	552;"	d
MASK_FCLASS_Q	tb/riscv-isa-sim/riscv/encoding.h	556;"	d
MASK_FCLASS_S	bootrom/encoding.h	528;"	d
MASK_FCLASS_S	src/riscv-dbg/debug_rom/encoding.h	528;"	d
MASK_FCLASS_S	tb/riscv-isa-sim/riscv/encoding.h	532;"	d
MASK_FCVT_D_L	bootrom/encoding.h	568;"	d
MASK_FCVT_D_L	src/riscv-dbg/debug_rom/encoding.h	568;"	d
MASK_FCVT_D_L	tb/riscv-isa-sim/riscv/encoding.h	572;"	d
MASK_FCVT_D_LU	bootrom/encoding.h	570;"	d
MASK_FCVT_D_LU	src/riscv-dbg/debug_rom/encoding.h	570;"	d
MASK_FCVT_D_LU	tb/riscv-isa-sim/riscv/encoding.h	574;"	d
MASK_FCVT_D_Q	bootrom/encoding.h	494;"	d
MASK_FCVT_D_Q	src/riscv-dbg/debug_rom/encoding.h	494;"	d
MASK_FCVT_D_Q	tb/riscv-isa-sim/riscv/encoding.h	498;"	d
MASK_FCVT_D_S	bootrom/encoding.h	468;"	d
MASK_FCVT_D_S	src/riscv-dbg/debug_rom/encoding.h	468;"	d
MASK_FCVT_D_S	tb/riscv-isa-sim/riscv/encoding.h	472;"	d
MASK_FCVT_D_W	bootrom/encoding.h	564;"	d
MASK_FCVT_D_W	src/riscv-dbg/debug_rom/encoding.h	564;"	d
MASK_FCVT_D_W	tb/riscv-isa-sim/riscv/encoding.h	568;"	d
MASK_FCVT_D_WU	bootrom/encoding.h	566;"	d
MASK_FCVT_D_WU	src/riscv-dbg/debug_rom/encoding.h	566;"	d
MASK_FCVT_D_WU	tb/riscv-isa-sim/riscv/encoding.h	570;"	d
MASK_FCVT_LU_D	bootrom/encoding.h	536;"	d
MASK_FCVT_LU_D	src/riscv-dbg/debug_rom/encoding.h	536;"	d
MASK_FCVT_LU_D	tb/riscv-isa-sim/riscv/encoding.h	540;"	d
MASK_FCVT_LU_Q	bootrom/encoding.h	548;"	d
MASK_FCVT_LU_Q	src/riscv-dbg/debug_rom/encoding.h	548;"	d
MASK_FCVT_LU_Q	tb/riscv-isa-sim/riscv/encoding.h	552;"	d
MASK_FCVT_LU_S	bootrom/encoding.h	524;"	d
MASK_FCVT_LU_S	src/riscv-dbg/debug_rom/encoding.h	524;"	d
MASK_FCVT_LU_S	tb/riscv-isa-sim/riscv/encoding.h	528;"	d
MASK_FCVT_L_D	bootrom/encoding.h	534;"	d
MASK_FCVT_L_D	src/riscv-dbg/debug_rom/encoding.h	534;"	d
MASK_FCVT_L_D	tb/riscv-isa-sim/riscv/encoding.h	538;"	d
MASK_FCVT_L_Q	bootrom/encoding.h	546;"	d
MASK_FCVT_L_Q	src/riscv-dbg/debug_rom/encoding.h	546;"	d
MASK_FCVT_L_Q	tb/riscv-isa-sim/riscv/encoding.h	550;"	d
MASK_FCVT_L_S	bootrom/encoding.h	522;"	d
MASK_FCVT_L_S	src/riscv-dbg/debug_rom/encoding.h	522;"	d
MASK_FCVT_L_S	tb/riscv-isa-sim/riscv/encoding.h	526;"	d
MASK_FCVT_Q_D	bootrom/encoding.h	496;"	d
MASK_FCVT_Q_D	src/riscv-dbg/debug_rom/encoding.h	496;"	d
MASK_FCVT_Q_D	tb/riscv-isa-sim/riscv/encoding.h	500;"	d
MASK_FCVT_Q_L	bootrom/encoding.h	578;"	d
MASK_FCVT_Q_L	src/riscv-dbg/debug_rom/encoding.h	578;"	d
MASK_FCVT_Q_L	tb/riscv-isa-sim/riscv/encoding.h	582;"	d
MASK_FCVT_Q_LU	bootrom/encoding.h	580;"	d
MASK_FCVT_Q_LU	src/riscv-dbg/debug_rom/encoding.h	580;"	d
MASK_FCVT_Q_LU	tb/riscv-isa-sim/riscv/encoding.h	584;"	d
MASK_FCVT_Q_S	bootrom/encoding.h	492;"	d
MASK_FCVT_Q_S	src/riscv-dbg/debug_rom/encoding.h	492;"	d
MASK_FCVT_Q_S	tb/riscv-isa-sim/riscv/encoding.h	496;"	d
MASK_FCVT_Q_W	bootrom/encoding.h	574;"	d
MASK_FCVT_Q_W	src/riscv-dbg/debug_rom/encoding.h	574;"	d
MASK_FCVT_Q_W	tb/riscv-isa-sim/riscv/encoding.h	578;"	d
MASK_FCVT_Q_WU	bootrom/encoding.h	576;"	d
MASK_FCVT_Q_WU	src/riscv-dbg/debug_rom/encoding.h	576;"	d
MASK_FCVT_Q_WU	tb/riscv-isa-sim/riscv/encoding.h	580;"	d
MASK_FCVT_S_D	bootrom/encoding.h	466;"	d
MASK_FCVT_S_D	src/riscv-dbg/debug_rom/encoding.h	466;"	d
MASK_FCVT_S_D	tb/riscv-isa-sim/riscv/encoding.h	470;"	d
MASK_FCVT_S_L	bootrom/encoding.h	558;"	d
MASK_FCVT_S_L	src/riscv-dbg/debug_rom/encoding.h	558;"	d
MASK_FCVT_S_L	tb/riscv-isa-sim/riscv/encoding.h	562;"	d
MASK_FCVT_S_LU	bootrom/encoding.h	560;"	d
MASK_FCVT_S_LU	src/riscv-dbg/debug_rom/encoding.h	560;"	d
MASK_FCVT_S_LU	tb/riscv-isa-sim/riscv/encoding.h	564;"	d
MASK_FCVT_S_Q	bootrom/encoding.h	490;"	d
MASK_FCVT_S_Q	src/riscv-dbg/debug_rom/encoding.h	490;"	d
MASK_FCVT_S_Q	tb/riscv-isa-sim/riscv/encoding.h	494;"	d
MASK_FCVT_S_W	bootrom/encoding.h	554;"	d
MASK_FCVT_S_W	src/riscv-dbg/debug_rom/encoding.h	554;"	d
MASK_FCVT_S_W	tb/riscv-isa-sim/riscv/encoding.h	558;"	d
MASK_FCVT_S_WU	bootrom/encoding.h	556;"	d
MASK_FCVT_S_WU	src/riscv-dbg/debug_rom/encoding.h	556;"	d
MASK_FCVT_S_WU	tb/riscv-isa-sim/riscv/encoding.h	560;"	d
MASK_FCVT_WU_D	bootrom/encoding.h	532;"	d
MASK_FCVT_WU_D	src/riscv-dbg/debug_rom/encoding.h	532;"	d
MASK_FCVT_WU_D	tb/riscv-isa-sim/riscv/encoding.h	536;"	d
MASK_FCVT_WU_Q	bootrom/encoding.h	544;"	d
MASK_FCVT_WU_Q	src/riscv-dbg/debug_rom/encoding.h	544;"	d
MASK_FCVT_WU_Q	tb/riscv-isa-sim/riscv/encoding.h	548;"	d
MASK_FCVT_WU_S	bootrom/encoding.h	520;"	d
MASK_FCVT_WU_S	src/riscv-dbg/debug_rom/encoding.h	520;"	d
MASK_FCVT_WU_S	tb/riscv-isa-sim/riscv/encoding.h	524;"	d
MASK_FCVT_W_D	bootrom/encoding.h	530;"	d
MASK_FCVT_W_D	src/riscv-dbg/debug_rom/encoding.h	530;"	d
MASK_FCVT_W_D	tb/riscv-isa-sim/riscv/encoding.h	534;"	d
MASK_FCVT_W_Q	bootrom/encoding.h	542;"	d
MASK_FCVT_W_Q	src/riscv-dbg/debug_rom/encoding.h	542;"	d
MASK_FCVT_W_Q	tb/riscv-isa-sim/riscv/encoding.h	546;"	d
MASK_FCVT_W_S	bootrom/encoding.h	518;"	d
MASK_FCVT_W_S	src/riscv-dbg/debug_rom/encoding.h	518;"	d
MASK_FCVT_W_S	tb/riscv-isa-sim/riscv/encoding.h	522;"	d
MASK_FDIV_D	bootrom/encoding.h	454;"	d
MASK_FDIV_D	src/riscv-dbg/debug_rom/encoding.h	454;"	d
MASK_FDIV_D	tb/riscv-isa-sim/riscv/encoding.h	458;"	d
MASK_FDIV_Q	bootrom/encoding.h	478;"	d
MASK_FDIV_Q	src/riscv-dbg/debug_rom/encoding.h	478;"	d
MASK_FDIV_Q	tb/riscv-isa-sim/riscv/encoding.h	482;"	d
MASK_FDIV_S	bootrom/encoding.h	434;"	d
MASK_FDIV_S	src/riscv-dbg/debug_rom/encoding.h	434;"	d
MASK_FDIV_S	tb/riscv-isa-sim/riscv/encoding.h	438;"	d
MASK_FENCE	bootrom/encoding.h	326;"	d
MASK_FENCE	src/riscv-dbg/debug_rom/encoding.h	326;"	d
MASK_FENCE	tb/riscv-isa-sim/riscv/encoding.h	330;"	d
MASK_FENCE_I	bootrom/encoding.h	328;"	d
MASK_FENCE_I	src/riscv-dbg/debug_rom/encoding.h	328;"	d
MASK_FENCE_I	tb/riscv-isa-sim/riscv/encoding.h	332;"	d
MASK_FEQ_D	bootrom/encoding.h	510;"	d
MASK_FEQ_D	src/riscv-dbg/debug_rom/encoding.h	510;"	d
MASK_FEQ_D	tb/riscv-isa-sim/riscv/encoding.h	514;"	d
MASK_FEQ_Q	bootrom/encoding.h	516;"	d
MASK_FEQ_Q	src/riscv-dbg/debug_rom/encoding.h	516;"	d
MASK_FEQ_Q	tb/riscv-isa-sim/riscv/encoding.h	520;"	d
MASK_FEQ_S	bootrom/encoding.h	504;"	d
MASK_FEQ_S	src/riscv-dbg/debug_rom/encoding.h	504;"	d
MASK_FEQ_S	tb/riscv-isa-sim/riscv/encoding.h	508;"	d
MASK_FLD	bootrom/encoding.h	586;"	d
MASK_FLD	src/riscv-dbg/debug_rom/encoding.h	586;"	d
MASK_FLD	tb/riscv-isa-sim/riscv/encoding.h	590;"	d
MASK_FLE_D	bootrom/encoding.h	506;"	d
MASK_FLE_D	src/riscv-dbg/debug_rom/encoding.h	506;"	d
MASK_FLE_D	tb/riscv-isa-sim/riscv/encoding.h	510;"	d
MASK_FLE_Q	bootrom/encoding.h	512;"	d
MASK_FLE_Q	src/riscv-dbg/debug_rom/encoding.h	512;"	d
MASK_FLE_Q	tb/riscv-isa-sim/riscv/encoding.h	516;"	d
MASK_FLE_S	bootrom/encoding.h	500;"	d
MASK_FLE_S	src/riscv-dbg/debug_rom/encoding.h	500;"	d
MASK_FLE_S	tb/riscv-isa-sim/riscv/encoding.h	504;"	d
MASK_FLQ	bootrom/encoding.h	588;"	d
MASK_FLQ	src/riscv-dbg/debug_rom/encoding.h	588;"	d
MASK_FLQ	tb/riscv-isa-sim/riscv/encoding.h	592;"	d
MASK_FLT_D	bootrom/encoding.h	508;"	d
MASK_FLT_D	src/riscv-dbg/debug_rom/encoding.h	508;"	d
MASK_FLT_D	tb/riscv-isa-sim/riscv/encoding.h	512;"	d
MASK_FLT_Q	bootrom/encoding.h	514;"	d
MASK_FLT_Q	src/riscv-dbg/debug_rom/encoding.h	514;"	d
MASK_FLT_Q	tb/riscv-isa-sim/riscv/encoding.h	518;"	d
MASK_FLT_S	bootrom/encoding.h	502;"	d
MASK_FLT_S	src/riscv-dbg/debug_rom/encoding.h	502;"	d
MASK_FLT_S	tb/riscv-isa-sim/riscv/encoding.h	506;"	d
MASK_FLW	bootrom/encoding.h	584;"	d
MASK_FLW	src/riscv-dbg/debug_rom/encoding.h	584;"	d
MASK_FLW	tb/riscv-isa-sim/riscv/encoding.h	588;"	d
MASK_FMADD_D	bootrom/encoding.h	604;"	d
MASK_FMADD_D	src/riscv-dbg/debug_rom/encoding.h	604;"	d
MASK_FMADD_D	tb/riscv-isa-sim/riscv/encoding.h	608;"	d
MASK_FMADD_Q	bootrom/encoding.h	612;"	d
MASK_FMADD_Q	src/riscv-dbg/debug_rom/encoding.h	612;"	d
MASK_FMADD_Q	tb/riscv-isa-sim/riscv/encoding.h	616;"	d
MASK_FMADD_S	bootrom/encoding.h	596;"	d
MASK_FMADD_S	src/riscv-dbg/debug_rom/encoding.h	596;"	d
MASK_FMADD_S	tb/riscv-isa-sim/riscv/encoding.h	600;"	d
MASK_FMAX_D	bootrom/encoding.h	464;"	d
MASK_FMAX_D	src/riscv-dbg/debug_rom/encoding.h	464;"	d
MASK_FMAX_D	tb/riscv-isa-sim/riscv/encoding.h	468;"	d
MASK_FMAX_Q	bootrom/encoding.h	488;"	d
MASK_FMAX_Q	src/riscv-dbg/debug_rom/encoding.h	488;"	d
MASK_FMAX_Q	tb/riscv-isa-sim/riscv/encoding.h	492;"	d
MASK_FMAX_S	bootrom/encoding.h	444;"	d
MASK_FMAX_S	src/riscv-dbg/debug_rom/encoding.h	444;"	d
MASK_FMAX_S	tb/riscv-isa-sim/riscv/encoding.h	448;"	d
MASK_FMIN_D	bootrom/encoding.h	462;"	d
MASK_FMIN_D	src/riscv-dbg/debug_rom/encoding.h	462;"	d
MASK_FMIN_D	tb/riscv-isa-sim/riscv/encoding.h	466;"	d
MASK_FMIN_Q	bootrom/encoding.h	486;"	d
MASK_FMIN_Q	src/riscv-dbg/debug_rom/encoding.h	486;"	d
MASK_FMIN_Q	tb/riscv-isa-sim/riscv/encoding.h	490;"	d
MASK_FMIN_S	bootrom/encoding.h	442;"	d
MASK_FMIN_S	src/riscv-dbg/debug_rom/encoding.h	442;"	d
MASK_FMIN_S	tb/riscv-isa-sim/riscv/encoding.h	446;"	d
MASK_FMSUB_D	bootrom/encoding.h	606;"	d
MASK_FMSUB_D	src/riscv-dbg/debug_rom/encoding.h	606;"	d
MASK_FMSUB_D	tb/riscv-isa-sim/riscv/encoding.h	610;"	d
MASK_FMSUB_Q	bootrom/encoding.h	614;"	d
MASK_FMSUB_Q	src/riscv-dbg/debug_rom/encoding.h	614;"	d
MASK_FMSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	618;"	d
MASK_FMSUB_S	bootrom/encoding.h	598;"	d
MASK_FMSUB_S	src/riscv-dbg/debug_rom/encoding.h	598;"	d
MASK_FMSUB_S	tb/riscv-isa-sim/riscv/encoding.h	602;"	d
MASK_FMUL_D	bootrom/encoding.h	452;"	d
MASK_FMUL_D	src/riscv-dbg/debug_rom/encoding.h	452;"	d
MASK_FMUL_D	tb/riscv-isa-sim/riscv/encoding.h	456;"	d
MASK_FMUL_Q	bootrom/encoding.h	476;"	d
MASK_FMUL_Q	src/riscv-dbg/debug_rom/encoding.h	476;"	d
MASK_FMUL_Q	tb/riscv-isa-sim/riscv/encoding.h	480;"	d
MASK_FMUL_S	bootrom/encoding.h	432;"	d
MASK_FMUL_S	src/riscv-dbg/debug_rom/encoding.h	432;"	d
MASK_FMUL_S	tb/riscv-isa-sim/riscv/encoding.h	436;"	d
MASK_FMV_D_X	bootrom/encoding.h	572;"	d
MASK_FMV_D_X	src/riscv-dbg/debug_rom/encoding.h	572;"	d
MASK_FMV_D_X	tb/riscv-isa-sim/riscv/encoding.h	576;"	d
MASK_FMV_Q_X	bootrom/encoding.h	582;"	d
MASK_FMV_Q_X	src/riscv-dbg/debug_rom/encoding.h	582;"	d
MASK_FMV_Q_X	tb/riscv-isa-sim/riscv/encoding.h	586;"	d
MASK_FMV_W_X	bootrom/encoding.h	562;"	d
MASK_FMV_W_X	src/riscv-dbg/debug_rom/encoding.h	562;"	d
MASK_FMV_W_X	tb/riscv-isa-sim/riscv/encoding.h	566;"	d
MASK_FMV_X_D	bootrom/encoding.h	538;"	d
MASK_FMV_X_D	src/riscv-dbg/debug_rom/encoding.h	538;"	d
MASK_FMV_X_D	tb/riscv-isa-sim/riscv/encoding.h	542;"	d
MASK_FMV_X_Q	bootrom/encoding.h	550;"	d
MASK_FMV_X_Q	src/riscv-dbg/debug_rom/encoding.h	550;"	d
MASK_FMV_X_Q	tb/riscv-isa-sim/riscv/encoding.h	554;"	d
MASK_FMV_X_W	bootrom/encoding.h	526;"	d
MASK_FMV_X_W	src/riscv-dbg/debug_rom/encoding.h	526;"	d
MASK_FMV_X_W	tb/riscv-isa-sim/riscv/encoding.h	530;"	d
MASK_FNMADD_D	bootrom/encoding.h	610;"	d
MASK_FNMADD_D	src/riscv-dbg/debug_rom/encoding.h	610;"	d
MASK_FNMADD_D	tb/riscv-isa-sim/riscv/encoding.h	614;"	d
MASK_FNMADD_Q	bootrom/encoding.h	618;"	d
MASK_FNMADD_Q	src/riscv-dbg/debug_rom/encoding.h	618;"	d
MASK_FNMADD_Q	tb/riscv-isa-sim/riscv/encoding.h	622;"	d
MASK_FNMADD_S	bootrom/encoding.h	602;"	d
MASK_FNMADD_S	src/riscv-dbg/debug_rom/encoding.h	602;"	d
MASK_FNMADD_S	tb/riscv-isa-sim/riscv/encoding.h	606;"	d
MASK_FNMSUB_D	bootrom/encoding.h	608;"	d
MASK_FNMSUB_D	src/riscv-dbg/debug_rom/encoding.h	608;"	d
MASK_FNMSUB_D	tb/riscv-isa-sim/riscv/encoding.h	612;"	d
MASK_FNMSUB_Q	bootrom/encoding.h	616;"	d
MASK_FNMSUB_Q	src/riscv-dbg/debug_rom/encoding.h	616;"	d
MASK_FNMSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	620;"	d
MASK_FNMSUB_S	bootrom/encoding.h	600;"	d
MASK_FNMSUB_S	src/riscv-dbg/debug_rom/encoding.h	600;"	d
MASK_FNMSUB_S	tb/riscv-isa-sim/riscv/encoding.h	604;"	d
MASK_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	44;"	d
MASK_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	62;"	d
MASK_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	84;"	d
MASK_FRAC_EXCEPT_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	46;"	d
MASK_FRAC_EXCEPT_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	64;"	d
MASK_FRAC_EXCEPT_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	88;"	d
MASK_FRAC_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	45;"	d
MASK_FRAC_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	63;"	d
MASK_FRAC_MSB	src/fpu/tb/flexfloat/include/flexfloat.h	86;"	d
MASK_FSD	bootrom/encoding.h	592;"	d
MASK_FSD	src/riscv-dbg/debug_rom/encoding.h	592;"	d
MASK_FSD	tb/riscv-isa-sim/riscv/encoding.h	596;"	d
MASK_FSGNJN_D	bootrom/encoding.h	458;"	d
MASK_FSGNJN_D	src/riscv-dbg/debug_rom/encoding.h	458;"	d
MASK_FSGNJN_D	tb/riscv-isa-sim/riscv/encoding.h	462;"	d
MASK_FSGNJN_Q	bootrom/encoding.h	482;"	d
MASK_FSGNJN_Q	src/riscv-dbg/debug_rom/encoding.h	482;"	d
MASK_FSGNJN_Q	tb/riscv-isa-sim/riscv/encoding.h	486;"	d
MASK_FSGNJN_S	bootrom/encoding.h	438;"	d
MASK_FSGNJN_S	src/riscv-dbg/debug_rom/encoding.h	438;"	d
MASK_FSGNJN_S	tb/riscv-isa-sim/riscv/encoding.h	442;"	d
MASK_FSGNJX_D	bootrom/encoding.h	460;"	d
MASK_FSGNJX_D	src/riscv-dbg/debug_rom/encoding.h	460;"	d
MASK_FSGNJX_D	tb/riscv-isa-sim/riscv/encoding.h	464;"	d
MASK_FSGNJX_Q	bootrom/encoding.h	484;"	d
MASK_FSGNJX_Q	src/riscv-dbg/debug_rom/encoding.h	484;"	d
MASK_FSGNJX_Q	tb/riscv-isa-sim/riscv/encoding.h	488;"	d
MASK_FSGNJX_S	bootrom/encoding.h	440;"	d
MASK_FSGNJX_S	src/riscv-dbg/debug_rom/encoding.h	440;"	d
MASK_FSGNJX_S	tb/riscv-isa-sim/riscv/encoding.h	444;"	d
MASK_FSGNJ_D	bootrom/encoding.h	456;"	d
MASK_FSGNJ_D	src/riscv-dbg/debug_rom/encoding.h	456;"	d
MASK_FSGNJ_D	tb/riscv-isa-sim/riscv/encoding.h	460;"	d
MASK_FSGNJ_Q	bootrom/encoding.h	480;"	d
MASK_FSGNJ_Q	src/riscv-dbg/debug_rom/encoding.h	480;"	d
MASK_FSGNJ_Q	tb/riscv-isa-sim/riscv/encoding.h	484;"	d
MASK_FSGNJ_S	bootrom/encoding.h	436;"	d
MASK_FSGNJ_S	src/riscv-dbg/debug_rom/encoding.h	436;"	d
MASK_FSGNJ_S	tb/riscv-isa-sim/riscv/encoding.h	440;"	d
MASK_FSQ	bootrom/encoding.h	594;"	d
MASK_FSQ	src/riscv-dbg/debug_rom/encoding.h	594;"	d
MASK_FSQ	tb/riscv-isa-sim/riscv/encoding.h	598;"	d
MASK_FSQRT_D	bootrom/encoding.h	470;"	d
MASK_FSQRT_D	src/riscv-dbg/debug_rom/encoding.h	470;"	d
MASK_FSQRT_D	tb/riscv-isa-sim/riscv/encoding.h	474;"	d
MASK_FSQRT_Q	bootrom/encoding.h	498;"	d
MASK_FSQRT_Q	src/riscv-dbg/debug_rom/encoding.h	498;"	d
MASK_FSQRT_Q	tb/riscv-isa-sim/riscv/encoding.h	502;"	d
MASK_FSQRT_S	bootrom/encoding.h	446;"	d
MASK_FSQRT_S	src/riscv-dbg/debug_rom/encoding.h	446;"	d
MASK_FSQRT_S	tb/riscv-isa-sim/riscv/encoding.h	450;"	d
MASK_FSUB_D	bootrom/encoding.h	450;"	d
MASK_FSUB_D	src/riscv-dbg/debug_rom/encoding.h	450;"	d
MASK_FSUB_D	tb/riscv-isa-sim/riscv/encoding.h	454;"	d
MASK_FSUB_Q	bootrom/encoding.h	474;"	d
MASK_FSUB_Q	src/riscv-dbg/debug_rom/encoding.h	474;"	d
MASK_FSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	478;"	d
MASK_FSUB_S	bootrom/encoding.h	430;"	d
MASK_FSUB_S	src/riscv-dbg/debug_rom/encoding.h	430;"	d
MASK_FSUB_S	tb/riscv-isa-sim/riscv/encoding.h	434;"	d
MASK_FSW	bootrom/encoding.h	590;"	d
MASK_FSW	src/riscv-dbg/debug_rom/encoding.h	590;"	d
MASK_FSW	tb/riscv-isa-sim/riscv/encoding.h	594;"	d
MASK_JAL	bootrom/encoding.h	242;"	d
MASK_JAL	src/riscv-dbg/debug_rom/encoding.h	242;"	d
MASK_JAL	tb/riscv-isa-sim/riscv/encoding.h	246;"	d
MASK_JALR	bootrom/encoding.h	240;"	d
MASK_JALR	src/riscv-dbg/debug_rom/encoding.h	240;"	d
MASK_JALR	tb/riscv-isa-sim/riscv/encoding.h	244;"	d
MASK_LB	bootrom/encoding.h	304;"	d
MASK_LB	src/riscv-dbg/debug_rom/encoding.h	304;"	d
MASK_LB	tb/riscv-isa-sim/riscv/encoding.h	308;"	d
MASK_LBU	bootrom/encoding.h	312;"	d
MASK_LBU	src/riscv-dbg/debug_rom/encoding.h	312;"	d
MASK_LBU	tb/riscv-isa-sim/riscv/encoding.h	316;"	d
MASK_LD	bootrom/encoding.h	310;"	d
MASK_LD	src/riscv-dbg/debug_rom/encoding.h	310;"	d
MASK_LD	tb/riscv-isa-sim/riscv/encoding.h	314;"	d
MASK_LH	bootrom/encoding.h	306;"	d
MASK_LH	src/riscv-dbg/debug_rom/encoding.h	306;"	d
MASK_LH	tb/riscv-isa-sim/riscv/encoding.h	310;"	d
MASK_LHU	bootrom/encoding.h	314;"	d
MASK_LHU	src/riscv-dbg/debug_rom/encoding.h	314;"	d
MASK_LHU	tb/riscv-isa-sim/riscv/encoding.h	318;"	d
MASK_LR_D	bootrom/encoding.h	396;"	d
MASK_LR_D	src/riscv-dbg/debug_rom/encoding.h	396;"	d
MASK_LR_D	tb/riscv-isa-sim/riscv/encoding.h	400;"	d
MASK_LR_W	bootrom/encoding.h	374;"	d
MASK_LR_W	src/riscv-dbg/debug_rom/encoding.h	374;"	d
MASK_LR_W	tb/riscv-isa-sim/riscv/encoding.h	378;"	d
MASK_LUI	bootrom/encoding.h	244;"	d
MASK_LUI	src/riscv-dbg/debug_rom/encoding.h	244;"	d
MASK_LUI	tb/riscv-isa-sim/riscv/encoding.h	248;"	d
MASK_LW	bootrom/encoding.h	308;"	d
MASK_LW	src/riscv-dbg/debug_rom/encoding.h	308;"	d
MASK_LW	tb/riscv-isa-sim/riscv/encoding.h	312;"	d
MASK_LWU	bootrom/encoding.h	316;"	d
MASK_LWU	src/riscv-dbg/debug_rom/encoding.h	316;"	d
MASK_LWU	tb/riscv-isa-sim/riscv/encoding.h	320;"	d
MASK_MRET	bootrom/encoding.h	408;"	d
MASK_MRET	src/riscv-dbg/debug_rom/encoding.h	408;"	d
MASK_MRET	tb/riscv-isa-sim/riscv/encoding.h	412;"	d
MASK_MUL	bootrom/encoding.h	330;"	d
MASK_MUL	src/riscv-dbg/debug_rom/encoding.h	330;"	d
MASK_MUL	tb/riscv-isa-sim/riscv/encoding.h	334;"	d
MASK_MULH	bootrom/encoding.h	332;"	d
MASK_MULH	src/riscv-dbg/debug_rom/encoding.h	332;"	d
MASK_MULH	tb/riscv-isa-sim/riscv/encoding.h	336;"	d
MASK_MULHSU	bootrom/encoding.h	334;"	d
MASK_MULHSU	src/riscv-dbg/debug_rom/encoding.h	334;"	d
MASK_MULHSU	tb/riscv-isa-sim/riscv/encoding.h	338;"	d
MASK_MULHU	bootrom/encoding.h	336;"	d
MASK_MULHU	src/riscv-dbg/debug_rom/encoding.h	336;"	d
MASK_MULHU	tb/riscv-isa-sim/riscv/encoding.h	340;"	d
MASK_MULW	bootrom/encoding.h	346;"	d
MASK_MULW	src/riscv-dbg/debug_rom/encoding.h	346;"	d
MASK_MULW	tb/riscv-isa-sim/riscv/encoding.h	350;"	d
MASK_OR	bootrom/encoding.h	282;"	d
MASK_OR	src/riscv-dbg/debug_rom/encoding.h	282;"	d
MASK_OR	tb/riscv-isa-sim/riscv/encoding.h	286;"	d
MASK_ORI	bootrom/encoding.h	262;"	d
MASK_ORI	src/riscv-dbg/debug_rom/encoding.h	262;"	d
MASK_ORI	tb/riscv-isa-sim/riscv/encoding.h	266;"	d
MASK_REM	bootrom/encoding.h	342;"	d
MASK_REM	src/riscv-dbg/debug_rom/encoding.h	342;"	d
MASK_REM	tb/riscv-isa-sim/riscv/encoding.h	346;"	d
MASK_REMU	bootrom/encoding.h	344;"	d
MASK_REMU	src/riscv-dbg/debug_rom/encoding.h	344;"	d
MASK_REMU	tb/riscv-isa-sim/riscv/encoding.h	348;"	d
MASK_REMUW	bootrom/encoding.h	354;"	d
MASK_REMUW	src/riscv-dbg/debug_rom/encoding.h	354;"	d
MASK_REMUW	tb/riscv-isa-sim/riscv/encoding.h	358;"	d
MASK_REMW	bootrom/encoding.h	352;"	d
MASK_REMW	src/riscv-dbg/debug_rom/encoding.h	352;"	d
MASK_REMW	tb/riscv-isa-sim/riscv/encoding.h	356;"	d
MASK_SB	bootrom/encoding.h	318;"	d
MASK_SB	src/riscv-dbg/debug_rom/encoding.h	318;"	d
MASK_SB	tb/riscv-isa-sim/riscv/encoding.h	322;"	d
MASK_SC_D	bootrom/encoding.h	398;"	d
MASK_SC_D	src/riscv-dbg/debug_rom/encoding.h	398;"	d
MASK_SC_D	tb/riscv-isa-sim/riscv/encoding.h	402;"	d
MASK_SC_W	bootrom/encoding.h	376;"	d
MASK_SC_W	src/riscv-dbg/debug_rom/encoding.h	376;"	d
MASK_SC_W	tb/riscv-isa-sim/riscv/encoding.h	380;"	d
MASK_SD	bootrom/encoding.h	324;"	d
MASK_SD	src/riscv-dbg/debug_rom/encoding.h	324;"	d
MASK_SD	tb/riscv-isa-sim/riscv/encoding.h	328;"	d
MASK_SFENCE_VMA	bootrom/encoding.h	412;"	d
MASK_SFENCE_VMA	src/riscv-dbg/debug_rom/encoding.h	412;"	d
MASK_SFENCE_VMA	tb/riscv-isa-sim/riscv/encoding.h	416;"	d
MASK_SH	bootrom/encoding.h	320;"	d
MASK_SH	src/riscv-dbg/debug_rom/encoding.h	320;"	d
MASK_SH	tb/riscv-isa-sim/riscv/encoding.h	324;"	d
MASK_SLL	bootrom/encoding.h	270;"	d
MASK_SLL	src/riscv-dbg/debug_rom/encoding.h	270;"	d
MASK_SLL	tb/riscv-isa-sim/riscv/encoding.h	274;"	d
MASK_SLLI	bootrom/encoding.h	250;"	d
MASK_SLLI	src/riscv-dbg/debug_rom/encoding.h	250;"	d
MASK_SLLI	tb/riscv-isa-sim/riscv/encoding.h	254;"	d
MASK_SLLIW	bootrom/encoding.h	288;"	d
MASK_SLLIW	src/riscv-dbg/debug_rom/encoding.h	288;"	d
MASK_SLLIW	tb/riscv-isa-sim/riscv/encoding.h	292;"	d
MASK_SLLW	bootrom/encoding.h	298;"	d
MASK_SLLW	src/riscv-dbg/debug_rom/encoding.h	298;"	d
MASK_SLLW	tb/riscv-isa-sim/riscv/encoding.h	302;"	d
MASK_SLT	bootrom/encoding.h	272;"	d
MASK_SLT	src/riscv-dbg/debug_rom/encoding.h	272;"	d
MASK_SLT	tb/riscv-isa-sim/riscv/encoding.h	276;"	d
MASK_SLTI	bootrom/encoding.h	252;"	d
MASK_SLTI	src/riscv-dbg/debug_rom/encoding.h	252;"	d
MASK_SLTI	tb/riscv-isa-sim/riscv/encoding.h	256;"	d
MASK_SLTIU	bootrom/encoding.h	254;"	d
MASK_SLTIU	src/riscv-dbg/debug_rom/encoding.h	254;"	d
MASK_SLTIU	tb/riscv-isa-sim/riscv/encoding.h	258;"	d
MASK_SLTU	bootrom/encoding.h	274;"	d
MASK_SLTU	src/riscv-dbg/debug_rom/encoding.h	274;"	d
MASK_SLTU	tb/riscv-isa-sim/riscv/encoding.h	278;"	d
MASK_SRA	bootrom/encoding.h	280;"	d
MASK_SRA	src/riscv-dbg/debug_rom/encoding.h	280;"	d
MASK_SRA	tb/riscv-isa-sim/riscv/encoding.h	284;"	d
MASK_SRAI	bootrom/encoding.h	260;"	d
MASK_SRAI	src/riscv-dbg/debug_rom/encoding.h	260;"	d
MASK_SRAI	tb/riscv-isa-sim/riscv/encoding.h	264;"	d
MASK_SRAIW	bootrom/encoding.h	292;"	d
MASK_SRAIW	src/riscv-dbg/debug_rom/encoding.h	292;"	d
MASK_SRAIW	tb/riscv-isa-sim/riscv/encoding.h	296;"	d
MASK_SRAW	bootrom/encoding.h	302;"	d
MASK_SRAW	src/riscv-dbg/debug_rom/encoding.h	302;"	d
MASK_SRAW	tb/riscv-isa-sim/riscv/encoding.h	306;"	d
MASK_SRET	bootrom/encoding.h	406;"	d
MASK_SRET	src/riscv-dbg/debug_rom/encoding.h	406;"	d
MASK_SRET	tb/riscv-isa-sim/riscv/encoding.h	410;"	d
MASK_SRL	bootrom/encoding.h	278;"	d
MASK_SRL	src/riscv-dbg/debug_rom/encoding.h	278;"	d
MASK_SRL	tb/riscv-isa-sim/riscv/encoding.h	282;"	d
MASK_SRLI	bootrom/encoding.h	258;"	d
MASK_SRLI	src/riscv-dbg/debug_rom/encoding.h	258;"	d
MASK_SRLI	tb/riscv-isa-sim/riscv/encoding.h	262;"	d
MASK_SRLIW	bootrom/encoding.h	290;"	d
MASK_SRLIW	src/riscv-dbg/debug_rom/encoding.h	290;"	d
MASK_SRLIW	tb/riscv-isa-sim/riscv/encoding.h	294;"	d
MASK_SRLW	bootrom/encoding.h	300;"	d
MASK_SRLW	src/riscv-dbg/debug_rom/encoding.h	300;"	d
MASK_SRLW	tb/riscv-isa-sim/riscv/encoding.h	304;"	d
MASK_SUB	bootrom/encoding.h	268;"	d
MASK_SUB	src/riscv-dbg/debug_rom/encoding.h	268;"	d
MASK_SUB	tb/riscv-isa-sim/riscv/encoding.h	272;"	d
MASK_SUBW	bootrom/encoding.h	296;"	d
MASK_SUBW	src/riscv-dbg/debug_rom/encoding.h	296;"	d
MASK_SUBW	tb/riscv-isa-sim/riscv/encoding.h	300;"	d
MASK_SW	bootrom/encoding.h	322;"	d
MASK_SW	src/riscv-dbg/debug_rom/encoding.h	322;"	d
MASK_SW	tb/riscv-isa-sim/riscv/encoding.h	326;"	d
MASK_URET	bootrom/encoding.h	404;"	d
MASK_URET	src/riscv-dbg/debug_rom/encoding.h	404;"	d
MASK_URET	tb/riscv-isa-sim/riscv/encoding.h	408;"	d
MASK_WFI	bootrom/encoding.h	414;"	d
MASK_WFI	src/riscv-dbg/debug_rom/encoding.h	414;"	d
MASK_WFI	tb/riscv-isa-sim/riscv/encoding.h	418;"	d
MASK_XOR	bootrom/encoding.h	276;"	d
MASK_XOR	src/riscv-dbg/debug_rom/encoding.h	276;"	d
MASK_XOR	tb/riscv-isa-sim/riscv/encoding.h	280;"	d
MASK_XORI	bootrom/encoding.h	256;"	d
MASK_XORI	src/riscv-dbg/debug_rom/encoding.h	256;"	d
MASK_XORI	tb/riscv-isa-sim/riscv/encoding.h	260;"	d
MATCH_ADD	bootrom/encoding.h	265;"	d
MATCH_ADD	src/riscv-dbg/debug_rom/encoding.h	265;"	d
MATCH_ADD	tb/riscv-isa-sim/riscv/encoding.h	269;"	d
MATCH_ADDI	bootrom/encoding.h	247;"	d
MATCH_ADDI	src/riscv-dbg/debug_rom/encoding.h	247;"	d
MATCH_ADDI	tb/riscv-isa-sim/riscv/encoding.h	251;"	d
MATCH_ADDIW	bootrom/encoding.h	285;"	d
MATCH_ADDIW	src/riscv-dbg/debug_rom/encoding.h	285;"	d
MATCH_ADDIW	tb/riscv-isa-sim/riscv/encoding.h	289;"	d
MATCH_ADDW	bootrom/encoding.h	293;"	d
MATCH_ADDW	src/riscv-dbg/debug_rom/encoding.h	293;"	d
MATCH_ADDW	tb/riscv-isa-sim/riscv/encoding.h	297;"	d
MATCH_AMOADD_D	bootrom/encoding.h	377;"	d
MATCH_AMOADD_D	src/riscv-dbg/debug_rom/encoding.h	377;"	d
MATCH_AMOADD_D	tb/riscv-isa-sim/riscv/encoding.h	381;"	d
MATCH_AMOADD_W	bootrom/encoding.h	355;"	d
MATCH_AMOADD_W	src/riscv-dbg/debug_rom/encoding.h	355;"	d
MATCH_AMOADD_W	tb/riscv-isa-sim/riscv/encoding.h	359;"	d
MATCH_AMOAND_D	bootrom/encoding.h	383;"	d
MATCH_AMOAND_D	src/riscv-dbg/debug_rom/encoding.h	383;"	d
MATCH_AMOAND_D	tb/riscv-isa-sim/riscv/encoding.h	387;"	d
MATCH_AMOAND_W	bootrom/encoding.h	361;"	d
MATCH_AMOAND_W	src/riscv-dbg/debug_rom/encoding.h	361;"	d
MATCH_AMOAND_W	tb/riscv-isa-sim/riscv/encoding.h	365;"	d
MATCH_AMOMAXU_D	bootrom/encoding.h	391;"	d
MATCH_AMOMAXU_D	src/riscv-dbg/debug_rom/encoding.h	391;"	d
MATCH_AMOMAXU_D	tb/riscv-isa-sim/riscv/encoding.h	395;"	d
MATCH_AMOMAXU_W	bootrom/encoding.h	369;"	d
MATCH_AMOMAXU_W	src/riscv-dbg/debug_rom/encoding.h	369;"	d
MATCH_AMOMAXU_W	tb/riscv-isa-sim/riscv/encoding.h	373;"	d
MATCH_AMOMAX_D	bootrom/encoding.h	387;"	d
MATCH_AMOMAX_D	src/riscv-dbg/debug_rom/encoding.h	387;"	d
MATCH_AMOMAX_D	tb/riscv-isa-sim/riscv/encoding.h	391;"	d
MATCH_AMOMAX_W	bootrom/encoding.h	365;"	d
MATCH_AMOMAX_W	src/riscv-dbg/debug_rom/encoding.h	365;"	d
MATCH_AMOMAX_W	tb/riscv-isa-sim/riscv/encoding.h	369;"	d
MATCH_AMOMINU_D	bootrom/encoding.h	389;"	d
MATCH_AMOMINU_D	src/riscv-dbg/debug_rom/encoding.h	389;"	d
MATCH_AMOMINU_D	tb/riscv-isa-sim/riscv/encoding.h	393;"	d
MATCH_AMOMINU_W	bootrom/encoding.h	367;"	d
MATCH_AMOMINU_W	src/riscv-dbg/debug_rom/encoding.h	367;"	d
MATCH_AMOMINU_W	tb/riscv-isa-sim/riscv/encoding.h	371;"	d
MATCH_AMOMIN_D	bootrom/encoding.h	385;"	d
MATCH_AMOMIN_D	src/riscv-dbg/debug_rom/encoding.h	385;"	d
MATCH_AMOMIN_D	tb/riscv-isa-sim/riscv/encoding.h	389;"	d
MATCH_AMOMIN_W	bootrom/encoding.h	363;"	d
MATCH_AMOMIN_W	src/riscv-dbg/debug_rom/encoding.h	363;"	d
MATCH_AMOMIN_W	tb/riscv-isa-sim/riscv/encoding.h	367;"	d
MATCH_AMOOR_D	bootrom/encoding.h	381;"	d
MATCH_AMOOR_D	src/riscv-dbg/debug_rom/encoding.h	381;"	d
MATCH_AMOOR_D	tb/riscv-isa-sim/riscv/encoding.h	385;"	d
MATCH_AMOOR_W	bootrom/encoding.h	359;"	d
MATCH_AMOOR_W	src/riscv-dbg/debug_rom/encoding.h	359;"	d
MATCH_AMOOR_W	tb/riscv-isa-sim/riscv/encoding.h	363;"	d
MATCH_AMOSWAP_D	bootrom/encoding.h	393;"	d
MATCH_AMOSWAP_D	src/riscv-dbg/debug_rom/encoding.h	393;"	d
MATCH_AMOSWAP_D	tb/riscv-isa-sim/riscv/encoding.h	397;"	d
MATCH_AMOSWAP_W	bootrom/encoding.h	371;"	d
MATCH_AMOSWAP_W	src/riscv-dbg/debug_rom/encoding.h	371;"	d
MATCH_AMOSWAP_W	tb/riscv-isa-sim/riscv/encoding.h	375;"	d
MATCH_AMOXOR_D	bootrom/encoding.h	379;"	d
MATCH_AMOXOR_D	src/riscv-dbg/debug_rom/encoding.h	379;"	d
MATCH_AMOXOR_D	tb/riscv-isa-sim/riscv/encoding.h	383;"	d
MATCH_AMOXOR_W	bootrom/encoding.h	357;"	d
MATCH_AMOXOR_W	src/riscv-dbg/debug_rom/encoding.h	357;"	d
MATCH_AMOXOR_W	tb/riscv-isa-sim/riscv/encoding.h	361;"	d
MATCH_AND	bootrom/encoding.h	283;"	d
MATCH_AND	src/riscv-dbg/debug_rom/encoding.h	283;"	d
MATCH_AND	tb/riscv-isa-sim/riscv/encoding.h	287;"	d
MATCH_ANDI	bootrom/encoding.h	263;"	d
MATCH_ANDI	src/riscv-dbg/debug_rom/encoding.h	263;"	d
MATCH_ANDI	tb/riscv-isa-sim/riscv/encoding.h	267;"	d
MATCH_AUIPC	bootrom/encoding.h	245;"	d
MATCH_AUIPC	src/riscv-dbg/debug_rom/encoding.h	245;"	d
MATCH_AUIPC	tb/riscv-isa-sim/riscv/encoding.h	249;"	d
MATCH_BEQ	bootrom/encoding.h	227;"	d
MATCH_BEQ	src/riscv-dbg/debug_rom/encoding.h	227;"	d
MATCH_BEQ	tb/riscv-isa-sim/riscv/encoding.h	231;"	d
MATCH_BGE	bootrom/encoding.h	233;"	d
MATCH_BGE	src/riscv-dbg/debug_rom/encoding.h	233;"	d
MATCH_BGE	tb/riscv-isa-sim/riscv/encoding.h	237;"	d
MATCH_BGEU	bootrom/encoding.h	237;"	d
MATCH_BGEU	src/riscv-dbg/debug_rom/encoding.h	237;"	d
MATCH_BGEU	tb/riscv-isa-sim/riscv/encoding.h	241;"	d
MATCH_BLT	bootrom/encoding.h	231;"	d
MATCH_BLT	src/riscv-dbg/debug_rom/encoding.h	231;"	d
MATCH_BLT	tb/riscv-isa-sim/riscv/encoding.h	235;"	d
MATCH_BLTU	bootrom/encoding.h	235;"	d
MATCH_BLTU	src/riscv-dbg/debug_rom/encoding.h	235;"	d
MATCH_BLTU	tb/riscv-isa-sim/riscv/encoding.h	239;"	d
MATCH_BNE	bootrom/encoding.h	229;"	d
MATCH_BNE	src/riscv-dbg/debug_rom/encoding.h	229;"	d
MATCH_BNE	tb/riscv-isa-sim/riscv/encoding.h	233;"	d
MATCH_CSRRC	bootrom/encoding.h	419;"	d
MATCH_CSRRC	src/riscv-dbg/debug_rom/encoding.h	419;"	d
MATCH_CSRRC	tb/riscv-isa-sim/riscv/encoding.h	423;"	d
MATCH_CSRRCI	bootrom/encoding.h	425;"	d
MATCH_CSRRCI	src/riscv-dbg/debug_rom/encoding.h	425;"	d
MATCH_CSRRCI	tb/riscv-isa-sim/riscv/encoding.h	429;"	d
MATCH_CSRRS	bootrom/encoding.h	417;"	d
MATCH_CSRRS	src/riscv-dbg/debug_rom/encoding.h	417;"	d
MATCH_CSRRS	tb/riscv-isa-sim/riscv/encoding.h	421;"	d
MATCH_CSRRSI	bootrom/encoding.h	423;"	d
MATCH_CSRRSI	src/riscv-dbg/debug_rom/encoding.h	423;"	d
MATCH_CSRRSI	tb/riscv-isa-sim/riscv/encoding.h	427;"	d
MATCH_CSRRW	bootrom/encoding.h	415;"	d
MATCH_CSRRW	src/riscv-dbg/debug_rom/encoding.h	415;"	d
MATCH_CSRRW	tb/riscv-isa-sim/riscv/encoding.h	419;"	d
MATCH_CSRRWI	bootrom/encoding.h	421;"	d
MATCH_CSRRWI	src/riscv-dbg/debug_rom/encoding.h	421;"	d
MATCH_CSRRWI	tb/riscv-isa-sim/riscv/encoding.h	425;"	d
MATCH_CUSTOM0	bootrom/encoding.h	703;"	d
MATCH_CUSTOM0	src/riscv-dbg/debug_rom/encoding.h	703;"	d
MATCH_CUSTOM0	tb/riscv-isa-sim/riscv/encoding.h	707;"	d
MATCH_CUSTOM0_RD	bootrom/encoding.h	709;"	d
MATCH_CUSTOM0_RD	src/riscv-dbg/debug_rom/encoding.h	709;"	d
MATCH_CUSTOM0_RD	tb/riscv-isa-sim/riscv/encoding.h	713;"	d
MATCH_CUSTOM0_RD_RS1	bootrom/encoding.h	711;"	d
MATCH_CUSTOM0_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	711;"	d
MATCH_CUSTOM0_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	715;"	d
MATCH_CUSTOM0_RD_RS1_RS2	bootrom/encoding.h	713;"	d
MATCH_CUSTOM0_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	713;"	d
MATCH_CUSTOM0_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	717;"	d
MATCH_CUSTOM0_RS1	bootrom/encoding.h	705;"	d
MATCH_CUSTOM0_RS1	src/riscv-dbg/debug_rom/encoding.h	705;"	d
MATCH_CUSTOM0_RS1	tb/riscv-isa-sim/riscv/encoding.h	709;"	d
MATCH_CUSTOM0_RS1_RS2	bootrom/encoding.h	707;"	d
MATCH_CUSTOM0_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	707;"	d
MATCH_CUSTOM0_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	711;"	d
MATCH_CUSTOM1	bootrom/encoding.h	715;"	d
MATCH_CUSTOM1	src/riscv-dbg/debug_rom/encoding.h	715;"	d
MATCH_CUSTOM1	tb/riscv-isa-sim/riscv/encoding.h	719;"	d
MATCH_CUSTOM1_RD	bootrom/encoding.h	721;"	d
MATCH_CUSTOM1_RD	src/riscv-dbg/debug_rom/encoding.h	721;"	d
MATCH_CUSTOM1_RD	tb/riscv-isa-sim/riscv/encoding.h	725;"	d
MATCH_CUSTOM1_RD_RS1	bootrom/encoding.h	723;"	d
MATCH_CUSTOM1_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	723;"	d
MATCH_CUSTOM1_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	727;"	d
MATCH_CUSTOM1_RD_RS1_RS2	bootrom/encoding.h	725;"	d
MATCH_CUSTOM1_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	725;"	d
MATCH_CUSTOM1_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	729;"	d
MATCH_CUSTOM1_RS1	bootrom/encoding.h	717;"	d
MATCH_CUSTOM1_RS1	src/riscv-dbg/debug_rom/encoding.h	717;"	d
MATCH_CUSTOM1_RS1	tb/riscv-isa-sim/riscv/encoding.h	721;"	d
MATCH_CUSTOM1_RS1_RS2	bootrom/encoding.h	719;"	d
MATCH_CUSTOM1_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	719;"	d
MATCH_CUSTOM1_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	723;"	d
MATCH_CUSTOM2	bootrom/encoding.h	727;"	d
MATCH_CUSTOM2	src/riscv-dbg/debug_rom/encoding.h	727;"	d
MATCH_CUSTOM2	tb/riscv-isa-sim/riscv/encoding.h	731;"	d
MATCH_CUSTOM2_RD	bootrom/encoding.h	733;"	d
MATCH_CUSTOM2_RD	src/riscv-dbg/debug_rom/encoding.h	733;"	d
MATCH_CUSTOM2_RD	tb/riscv-isa-sim/riscv/encoding.h	737;"	d
MATCH_CUSTOM2_RD_RS1	bootrom/encoding.h	735;"	d
MATCH_CUSTOM2_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	735;"	d
MATCH_CUSTOM2_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	739;"	d
MATCH_CUSTOM2_RD_RS1_RS2	bootrom/encoding.h	737;"	d
MATCH_CUSTOM2_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	737;"	d
MATCH_CUSTOM2_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	741;"	d
MATCH_CUSTOM2_RS1	bootrom/encoding.h	729;"	d
MATCH_CUSTOM2_RS1	src/riscv-dbg/debug_rom/encoding.h	729;"	d
MATCH_CUSTOM2_RS1	tb/riscv-isa-sim/riscv/encoding.h	733;"	d
MATCH_CUSTOM2_RS1_RS2	bootrom/encoding.h	731;"	d
MATCH_CUSTOM2_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	731;"	d
MATCH_CUSTOM2_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	735;"	d
MATCH_CUSTOM3	bootrom/encoding.h	739;"	d
MATCH_CUSTOM3	src/riscv-dbg/debug_rom/encoding.h	739;"	d
MATCH_CUSTOM3	tb/riscv-isa-sim/riscv/encoding.h	743;"	d
MATCH_CUSTOM3_RD	bootrom/encoding.h	745;"	d
MATCH_CUSTOM3_RD	src/riscv-dbg/debug_rom/encoding.h	745;"	d
MATCH_CUSTOM3_RD	tb/riscv-isa-sim/riscv/encoding.h	749;"	d
MATCH_CUSTOM3_RD_RS1	bootrom/encoding.h	747;"	d
MATCH_CUSTOM3_RD_RS1	src/riscv-dbg/debug_rom/encoding.h	747;"	d
MATCH_CUSTOM3_RD_RS1	tb/riscv-isa-sim/riscv/encoding.h	751;"	d
MATCH_CUSTOM3_RD_RS1_RS2	bootrom/encoding.h	749;"	d
MATCH_CUSTOM3_RD_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	749;"	d
MATCH_CUSTOM3_RD_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	753;"	d
MATCH_CUSTOM3_RS1	bootrom/encoding.h	741;"	d
MATCH_CUSTOM3_RS1	src/riscv-dbg/debug_rom/encoding.h	741;"	d
MATCH_CUSTOM3_RS1	tb/riscv-isa-sim/riscv/encoding.h	745;"	d
MATCH_CUSTOM3_RS1_RS2	bootrom/encoding.h	743;"	d
MATCH_CUSTOM3_RS1_RS2	src/riscv-dbg/debug_rom/encoding.h	743;"	d
MATCH_CUSTOM3_RS1_RS2	tb/riscv-isa-sim/riscv/encoding.h	747;"	d
MATCH_C_ADD	bootrom/encoding.h	695;"	d
MATCH_C_ADD	src/riscv-dbg/debug_rom/encoding.h	695;"	d
MATCH_C_ADD	tb/riscv-isa-sim/riscv/encoding.h	699;"	d
MATCH_C_ADDI	bootrom/encoding.h	653;"	d
MATCH_C_ADDI	src/riscv-dbg/debug_rom/encoding.h	653;"	d
MATCH_C_ADDI	tb/riscv-isa-sim/riscv/encoding.h	657;"	d
MATCH_C_ADDI16SP	bootrom/encoding.h	621;"	d
MATCH_C_ADDI16SP	src/riscv-dbg/debug_rom/encoding.h	621;"	d
MATCH_C_ADDI16SP	tb/riscv-isa-sim/riscv/encoding.h	625;"	d
MATCH_C_ADDI4SPN	bootrom/encoding.h	639;"	d
MATCH_C_ADDI4SPN	src/riscv-dbg/debug_rom/encoding.h	639;"	d
MATCH_C_ADDI4SPN	tb/riscv-isa-sim/riscv/encoding.h	643;"	d
MATCH_C_ADDIW	bootrom/encoding.h	633;"	d
MATCH_C_ADDIW	src/riscv-dbg/debug_rom/encoding.h	633;"	d
MATCH_C_ADDIW	tb/riscv-isa-sim/riscv/encoding.h	637;"	d
MATCH_C_ADDW	bootrom/encoding.h	677;"	d
MATCH_C_ADDW	src/riscv-dbg/debug_rom/encoding.h	677;"	d
MATCH_C_ADDW	tb/riscv-isa-sim/riscv/encoding.h	681;"	d
MATCH_C_AND	bootrom/encoding.h	673;"	d
MATCH_C_AND	src/riscv-dbg/debug_rom/encoding.h	673;"	d
MATCH_C_AND	tb/riscv-isa-sim/riscv/encoding.h	677;"	d
MATCH_C_ANDI	bootrom/encoding.h	665;"	d
MATCH_C_ANDI	src/riscv-dbg/debug_rom/encoding.h	665;"	d
MATCH_C_ANDI	tb/riscv-isa-sim/riscv/encoding.h	669;"	d
MATCH_C_BEQZ	bootrom/encoding.h	681;"	d
MATCH_C_BEQZ	src/riscv-dbg/debug_rom/encoding.h	681;"	d
MATCH_C_BEQZ	tb/riscv-isa-sim/riscv/encoding.h	685;"	d
MATCH_C_BNEZ	bootrom/encoding.h	683;"	d
MATCH_C_BNEZ	src/riscv-dbg/debug_rom/encoding.h	683;"	d
MATCH_C_BNEZ	tb/riscv-isa-sim/riscv/encoding.h	687;"	d
MATCH_C_EBREAK	bootrom/encoding.h	627;"	d
MATCH_C_EBREAK	src/riscv-dbg/debug_rom/encoding.h	627;"	d
MATCH_C_EBREAK	tb/riscv-isa-sim/riscv/encoding.h	631;"	d
MATCH_C_FLD	bootrom/encoding.h	641;"	d
MATCH_C_FLD	src/riscv-dbg/debug_rom/encoding.h	641;"	d
MATCH_C_FLD	tb/riscv-isa-sim/riscv/encoding.h	645;"	d
MATCH_C_FLDSP	bootrom/encoding.h	687;"	d
MATCH_C_FLDSP	src/riscv-dbg/debug_rom/encoding.h	687;"	d
MATCH_C_FLDSP	tb/riscv-isa-sim/riscv/encoding.h	691;"	d
MATCH_C_FLW	bootrom/encoding.h	645;"	d
MATCH_C_FLW	src/riscv-dbg/debug_rom/encoding.h	645;"	d
MATCH_C_FLW	tb/riscv-isa-sim/riscv/encoding.h	649;"	d
MATCH_C_FLWSP	bootrom/encoding.h	691;"	d
MATCH_C_FLWSP	src/riscv-dbg/debug_rom/encoding.h	691;"	d
MATCH_C_FLWSP	tb/riscv-isa-sim/riscv/encoding.h	695;"	d
MATCH_C_FSD	bootrom/encoding.h	647;"	d
MATCH_C_FSD	src/riscv-dbg/debug_rom/encoding.h	647;"	d
MATCH_C_FSD	tb/riscv-isa-sim/riscv/encoding.h	651;"	d
MATCH_C_FSDSP	bootrom/encoding.h	697;"	d
MATCH_C_FSDSP	src/riscv-dbg/debug_rom/encoding.h	697;"	d
MATCH_C_FSDSP	tb/riscv-isa-sim/riscv/encoding.h	701;"	d
MATCH_C_FSW	bootrom/encoding.h	651;"	d
MATCH_C_FSW	src/riscv-dbg/debug_rom/encoding.h	651;"	d
MATCH_C_FSW	tb/riscv-isa-sim/riscv/encoding.h	655;"	d
MATCH_C_FSWSP	bootrom/encoding.h	701;"	d
MATCH_C_FSWSP	src/riscv-dbg/debug_rom/encoding.h	701;"	d
MATCH_C_FSWSP	tb/riscv-isa-sim/riscv/encoding.h	705;"	d
MATCH_C_J	bootrom/encoding.h	679;"	d
MATCH_C_J	src/riscv-dbg/debug_rom/encoding.h	679;"	d
MATCH_C_J	tb/riscv-isa-sim/riscv/encoding.h	683;"	d
MATCH_C_JAL	bootrom/encoding.h	655;"	d
MATCH_C_JAL	src/riscv-dbg/debug_rom/encoding.h	655;"	d
MATCH_C_JAL	tb/riscv-isa-sim/riscv/encoding.h	659;"	d
MATCH_C_JALR	bootrom/encoding.h	625;"	d
MATCH_C_JALR	src/riscv-dbg/debug_rom/encoding.h	625;"	d
MATCH_C_JALR	tb/riscv-isa-sim/riscv/encoding.h	629;"	d
MATCH_C_JR	bootrom/encoding.h	623;"	d
MATCH_C_JR	src/riscv-dbg/debug_rom/encoding.h	623;"	d
MATCH_C_JR	tb/riscv-isa-sim/riscv/encoding.h	627;"	d
MATCH_C_LD	bootrom/encoding.h	629;"	d
MATCH_C_LD	src/riscv-dbg/debug_rom/encoding.h	629;"	d
MATCH_C_LD	tb/riscv-isa-sim/riscv/encoding.h	633;"	d
MATCH_C_LDSP	bootrom/encoding.h	635;"	d
MATCH_C_LDSP	src/riscv-dbg/debug_rom/encoding.h	635;"	d
MATCH_C_LDSP	tb/riscv-isa-sim/riscv/encoding.h	639;"	d
MATCH_C_LI	bootrom/encoding.h	657;"	d
MATCH_C_LI	src/riscv-dbg/debug_rom/encoding.h	657;"	d
MATCH_C_LI	tb/riscv-isa-sim/riscv/encoding.h	661;"	d
MATCH_C_LUI	bootrom/encoding.h	659;"	d
MATCH_C_LUI	src/riscv-dbg/debug_rom/encoding.h	659;"	d
MATCH_C_LUI	tb/riscv-isa-sim/riscv/encoding.h	663;"	d
MATCH_C_LW	bootrom/encoding.h	643;"	d
MATCH_C_LW	src/riscv-dbg/debug_rom/encoding.h	643;"	d
MATCH_C_LW	tb/riscv-isa-sim/riscv/encoding.h	647;"	d
MATCH_C_LWSP	bootrom/encoding.h	689;"	d
MATCH_C_LWSP	src/riscv-dbg/debug_rom/encoding.h	689;"	d
MATCH_C_LWSP	tb/riscv-isa-sim/riscv/encoding.h	693;"	d
MATCH_C_MV	bootrom/encoding.h	693;"	d
MATCH_C_MV	src/riscv-dbg/debug_rom/encoding.h	693;"	d
MATCH_C_MV	tb/riscv-isa-sim/riscv/encoding.h	697;"	d
MATCH_C_NOP	bootrom/encoding.h	619;"	d
MATCH_C_NOP	src/riscv-dbg/debug_rom/encoding.h	619;"	d
MATCH_C_NOP	tb/riscv-isa-sim/riscv/encoding.h	623;"	d
MATCH_C_OR	bootrom/encoding.h	671;"	d
MATCH_C_OR	src/riscv-dbg/debug_rom/encoding.h	671;"	d
MATCH_C_OR	tb/riscv-isa-sim/riscv/encoding.h	675;"	d
MATCH_C_SD	bootrom/encoding.h	631;"	d
MATCH_C_SD	src/riscv-dbg/debug_rom/encoding.h	631;"	d
MATCH_C_SD	tb/riscv-isa-sim/riscv/encoding.h	635;"	d
MATCH_C_SDSP	bootrom/encoding.h	637;"	d
MATCH_C_SDSP	src/riscv-dbg/debug_rom/encoding.h	637;"	d
MATCH_C_SDSP	tb/riscv-isa-sim/riscv/encoding.h	641;"	d
MATCH_C_SLLI	bootrom/encoding.h	685;"	d
MATCH_C_SLLI	src/riscv-dbg/debug_rom/encoding.h	685;"	d
MATCH_C_SLLI	tb/riscv-isa-sim/riscv/encoding.h	689;"	d
MATCH_C_SRAI	bootrom/encoding.h	663;"	d
MATCH_C_SRAI	src/riscv-dbg/debug_rom/encoding.h	663;"	d
MATCH_C_SRAI	tb/riscv-isa-sim/riscv/encoding.h	667;"	d
MATCH_C_SRLI	bootrom/encoding.h	661;"	d
MATCH_C_SRLI	src/riscv-dbg/debug_rom/encoding.h	661;"	d
MATCH_C_SRLI	tb/riscv-isa-sim/riscv/encoding.h	665;"	d
MATCH_C_SUB	bootrom/encoding.h	667;"	d
MATCH_C_SUB	src/riscv-dbg/debug_rom/encoding.h	667;"	d
MATCH_C_SUB	tb/riscv-isa-sim/riscv/encoding.h	671;"	d
MATCH_C_SUBW	bootrom/encoding.h	675;"	d
MATCH_C_SUBW	src/riscv-dbg/debug_rom/encoding.h	675;"	d
MATCH_C_SUBW	tb/riscv-isa-sim/riscv/encoding.h	679;"	d
MATCH_C_SW	bootrom/encoding.h	649;"	d
MATCH_C_SW	src/riscv-dbg/debug_rom/encoding.h	649;"	d
MATCH_C_SW	tb/riscv-isa-sim/riscv/encoding.h	653;"	d
MATCH_C_SWSP	bootrom/encoding.h	699;"	d
MATCH_C_SWSP	src/riscv-dbg/debug_rom/encoding.h	699;"	d
MATCH_C_SWSP	tb/riscv-isa-sim/riscv/encoding.h	703;"	d
MATCH_C_XOR	bootrom/encoding.h	669;"	d
MATCH_C_XOR	src/riscv-dbg/debug_rom/encoding.h	669;"	d
MATCH_C_XOR	tb/riscv-isa-sim/riscv/encoding.h	673;"	d
MATCH_DIV	bootrom/encoding.h	337;"	d
MATCH_DIV	src/riscv-dbg/debug_rom/encoding.h	337;"	d
MATCH_DIV	tb/riscv-isa-sim/riscv/encoding.h	341;"	d
MATCH_DIVU	bootrom/encoding.h	339;"	d
MATCH_DIVU	src/riscv-dbg/debug_rom/encoding.h	339;"	d
MATCH_DIVU	tb/riscv-isa-sim/riscv/encoding.h	343;"	d
MATCH_DIVUW	bootrom/encoding.h	349;"	d
MATCH_DIVUW	src/riscv-dbg/debug_rom/encoding.h	349;"	d
MATCH_DIVUW	tb/riscv-isa-sim/riscv/encoding.h	353;"	d
MATCH_DIVW	bootrom/encoding.h	347;"	d
MATCH_DIVW	src/riscv-dbg/debug_rom/encoding.h	347;"	d
MATCH_DIVW	tb/riscv-isa-sim/riscv/encoding.h	351;"	d
MATCH_DRET	bootrom/encoding.h	409;"	d
MATCH_DRET	src/riscv-dbg/debug_rom/encoding.h	409;"	d
MATCH_DRET	tb/riscv-isa-sim/riscv/encoding.h	413;"	d
MATCH_EBREAK	bootrom/encoding.h	401;"	d
MATCH_EBREAK	src/riscv-dbg/debug_rom/encoding.h	401;"	d
MATCH_EBREAK	tb/riscv-isa-sim/riscv/encoding.h	405;"	d
MATCH_ECALL	bootrom/encoding.h	399;"	d
MATCH_ECALL	src/riscv-dbg/debug_rom/encoding.h	399;"	d
MATCH_ECALL	tb/riscv-isa-sim/riscv/encoding.h	403;"	d
MATCH_EQUAL	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_EQUAL = MCONTROL_MATCH_EQUAL,$/;"	e	enum:__anon125
MATCH_FADD_D	bootrom/encoding.h	447;"	d
MATCH_FADD_D	src/riscv-dbg/debug_rom/encoding.h	447;"	d
MATCH_FADD_D	tb/riscv-isa-sim/riscv/encoding.h	451;"	d
MATCH_FADD_Q	bootrom/encoding.h	471;"	d
MATCH_FADD_Q	src/riscv-dbg/debug_rom/encoding.h	471;"	d
MATCH_FADD_Q	tb/riscv-isa-sim/riscv/encoding.h	475;"	d
MATCH_FADD_S	bootrom/encoding.h	427;"	d
MATCH_FADD_S	src/riscv-dbg/debug_rom/encoding.h	427;"	d
MATCH_FADD_S	tb/riscv-isa-sim/riscv/encoding.h	431;"	d
MATCH_FCLASS_D	bootrom/encoding.h	539;"	d
MATCH_FCLASS_D	src/riscv-dbg/debug_rom/encoding.h	539;"	d
MATCH_FCLASS_D	tb/riscv-isa-sim/riscv/encoding.h	543;"	d
MATCH_FCLASS_Q	bootrom/encoding.h	551;"	d
MATCH_FCLASS_Q	src/riscv-dbg/debug_rom/encoding.h	551;"	d
MATCH_FCLASS_Q	tb/riscv-isa-sim/riscv/encoding.h	555;"	d
MATCH_FCLASS_S	bootrom/encoding.h	527;"	d
MATCH_FCLASS_S	src/riscv-dbg/debug_rom/encoding.h	527;"	d
MATCH_FCLASS_S	tb/riscv-isa-sim/riscv/encoding.h	531;"	d
MATCH_FCVT_D_L	bootrom/encoding.h	567;"	d
MATCH_FCVT_D_L	src/riscv-dbg/debug_rom/encoding.h	567;"	d
MATCH_FCVT_D_L	tb/riscv-isa-sim/riscv/encoding.h	571;"	d
MATCH_FCVT_D_LU	bootrom/encoding.h	569;"	d
MATCH_FCVT_D_LU	src/riscv-dbg/debug_rom/encoding.h	569;"	d
MATCH_FCVT_D_LU	tb/riscv-isa-sim/riscv/encoding.h	573;"	d
MATCH_FCVT_D_Q	bootrom/encoding.h	493;"	d
MATCH_FCVT_D_Q	src/riscv-dbg/debug_rom/encoding.h	493;"	d
MATCH_FCVT_D_Q	tb/riscv-isa-sim/riscv/encoding.h	497;"	d
MATCH_FCVT_D_S	bootrom/encoding.h	467;"	d
MATCH_FCVT_D_S	src/riscv-dbg/debug_rom/encoding.h	467;"	d
MATCH_FCVT_D_S	tb/riscv-isa-sim/riscv/encoding.h	471;"	d
MATCH_FCVT_D_W	bootrom/encoding.h	563;"	d
MATCH_FCVT_D_W	src/riscv-dbg/debug_rom/encoding.h	563;"	d
MATCH_FCVT_D_W	tb/riscv-isa-sim/riscv/encoding.h	567;"	d
MATCH_FCVT_D_WU	bootrom/encoding.h	565;"	d
MATCH_FCVT_D_WU	src/riscv-dbg/debug_rom/encoding.h	565;"	d
MATCH_FCVT_D_WU	tb/riscv-isa-sim/riscv/encoding.h	569;"	d
MATCH_FCVT_LU_D	bootrom/encoding.h	535;"	d
MATCH_FCVT_LU_D	src/riscv-dbg/debug_rom/encoding.h	535;"	d
MATCH_FCVT_LU_D	tb/riscv-isa-sim/riscv/encoding.h	539;"	d
MATCH_FCVT_LU_Q	bootrom/encoding.h	547;"	d
MATCH_FCVT_LU_Q	src/riscv-dbg/debug_rom/encoding.h	547;"	d
MATCH_FCVT_LU_Q	tb/riscv-isa-sim/riscv/encoding.h	551;"	d
MATCH_FCVT_LU_S	bootrom/encoding.h	523;"	d
MATCH_FCVT_LU_S	src/riscv-dbg/debug_rom/encoding.h	523;"	d
MATCH_FCVT_LU_S	tb/riscv-isa-sim/riscv/encoding.h	527;"	d
MATCH_FCVT_L_D	bootrom/encoding.h	533;"	d
MATCH_FCVT_L_D	src/riscv-dbg/debug_rom/encoding.h	533;"	d
MATCH_FCVT_L_D	tb/riscv-isa-sim/riscv/encoding.h	537;"	d
MATCH_FCVT_L_Q	bootrom/encoding.h	545;"	d
MATCH_FCVT_L_Q	src/riscv-dbg/debug_rom/encoding.h	545;"	d
MATCH_FCVT_L_Q	tb/riscv-isa-sim/riscv/encoding.h	549;"	d
MATCH_FCVT_L_S	bootrom/encoding.h	521;"	d
MATCH_FCVT_L_S	src/riscv-dbg/debug_rom/encoding.h	521;"	d
MATCH_FCVT_L_S	tb/riscv-isa-sim/riscv/encoding.h	525;"	d
MATCH_FCVT_Q_D	bootrom/encoding.h	495;"	d
MATCH_FCVT_Q_D	src/riscv-dbg/debug_rom/encoding.h	495;"	d
MATCH_FCVT_Q_D	tb/riscv-isa-sim/riscv/encoding.h	499;"	d
MATCH_FCVT_Q_L	bootrom/encoding.h	577;"	d
MATCH_FCVT_Q_L	src/riscv-dbg/debug_rom/encoding.h	577;"	d
MATCH_FCVT_Q_L	tb/riscv-isa-sim/riscv/encoding.h	581;"	d
MATCH_FCVT_Q_LU	bootrom/encoding.h	579;"	d
MATCH_FCVT_Q_LU	src/riscv-dbg/debug_rom/encoding.h	579;"	d
MATCH_FCVT_Q_LU	tb/riscv-isa-sim/riscv/encoding.h	583;"	d
MATCH_FCVT_Q_S	bootrom/encoding.h	491;"	d
MATCH_FCVT_Q_S	src/riscv-dbg/debug_rom/encoding.h	491;"	d
MATCH_FCVT_Q_S	tb/riscv-isa-sim/riscv/encoding.h	495;"	d
MATCH_FCVT_Q_W	bootrom/encoding.h	573;"	d
MATCH_FCVT_Q_W	src/riscv-dbg/debug_rom/encoding.h	573;"	d
MATCH_FCVT_Q_W	tb/riscv-isa-sim/riscv/encoding.h	577;"	d
MATCH_FCVT_Q_WU	bootrom/encoding.h	575;"	d
MATCH_FCVT_Q_WU	src/riscv-dbg/debug_rom/encoding.h	575;"	d
MATCH_FCVT_Q_WU	tb/riscv-isa-sim/riscv/encoding.h	579;"	d
MATCH_FCVT_S_D	bootrom/encoding.h	465;"	d
MATCH_FCVT_S_D	src/riscv-dbg/debug_rom/encoding.h	465;"	d
MATCH_FCVT_S_D	tb/riscv-isa-sim/riscv/encoding.h	469;"	d
MATCH_FCVT_S_L	bootrom/encoding.h	557;"	d
MATCH_FCVT_S_L	src/riscv-dbg/debug_rom/encoding.h	557;"	d
MATCH_FCVT_S_L	tb/riscv-isa-sim/riscv/encoding.h	561;"	d
MATCH_FCVT_S_LU	bootrom/encoding.h	559;"	d
MATCH_FCVT_S_LU	src/riscv-dbg/debug_rom/encoding.h	559;"	d
MATCH_FCVT_S_LU	tb/riscv-isa-sim/riscv/encoding.h	563;"	d
MATCH_FCVT_S_Q	bootrom/encoding.h	489;"	d
MATCH_FCVT_S_Q	src/riscv-dbg/debug_rom/encoding.h	489;"	d
MATCH_FCVT_S_Q	tb/riscv-isa-sim/riscv/encoding.h	493;"	d
MATCH_FCVT_S_W	bootrom/encoding.h	553;"	d
MATCH_FCVT_S_W	src/riscv-dbg/debug_rom/encoding.h	553;"	d
MATCH_FCVT_S_W	tb/riscv-isa-sim/riscv/encoding.h	557;"	d
MATCH_FCVT_S_WU	bootrom/encoding.h	555;"	d
MATCH_FCVT_S_WU	src/riscv-dbg/debug_rom/encoding.h	555;"	d
MATCH_FCVT_S_WU	tb/riscv-isa-sim/riscv/encoding.h	559;"	d
MATCH_FCVT_WU_D	bootrom/encoding.h	531;"	d
MATCH_FCVT_WU_D	src/riscv-dbg/debug_rom/encoding.h	531;"	d
MATCH_FCVT_WU_D	tb/riscv-isa-sim/riscv/encoding.h	535;"	d
MATCH_FCVT_WU_Q	bootrom/encoding.h	543;"	d
MATCH_FCVT_WU_Q	src/riscv-dbg/debug_rom/encoding.h	543;"	d
MATCH_FCVT_WU_Q	tb/riscv-isa-sim/riscv/encoding.h	547;"	d
MATCH_FCVT_WU_S	bootrom/encoding.h	519;"	d
MATCH_FCVT_WU_S	src/riscv-dbg/debug_rom/encoding.h	519;"	d
MATCH_FCVT_WU_S	tb/riscv-isa-sim/riscv/encoding.h	523;"	d
MATCH_FCVT_W_D	bootrom/encoding.h	529;"	d
MATCH_FCVT_W_D	src/riscv-dbg/debug_rom/encoding.h	529;"	d
MATCH_FCVT_W_D	tb/riscv-isa-sim/riscv/encoding.h	533;"	d
MATCH_FCVT_W_Q	bootrom/encoding.h	541;"	d
MATCH_FCVT_W_Q	src/riscv-dbg/debug_rom/encoding.h	541;"	d
MATCH_FCVT_W_Q	tb/riscv-isa-sim/riscv/encoding.h	545;"	d
MATCH_FCVT_W_S	bootrom/encoding.h	517;"	d
MATCH_FCVT_W_S	src/riscv-dbg/debug_rom/encoding.h	517;"	d
MATCH_FCVT_W_S	tb/riscv-isa-sim/riscv/encoding.h	521;"	d
MATCH_FDIV_D	bootrom/encoding.h	453;"	d
MATCH_FDIV_D	src/riscv-dbg/debug_rom/encoding.h	453;"	d
MATCH_FDIV_D	tb/riscv-isa-sim/riscv/encoding.h	457;"	d
MATCH_FDIV_Q	bootrom/encoding.h	477;"	d
MATCH_FDIV_Q	src/riscv-dbg/debug_rom/encoding.h	477;"	d
MATCH_FDIV_Q	tb/riscv-isa-sim/riscv/encoding.h	481;"	d
MATCH_FDIV_S	bootrom/encoding.h	433;"	d
MATCH_FDIV_S	src/riscv-dbg/debug_rom/encoding.h	433;"	d
MATCH_FDIV_S	tb/riscv-isa-sim/riscv/encoding.h	437;"	d
MATCH_FENCE	bootrom/encoding.h	325;"	d
MATCH_FENCE	src/riscv-dbg/debug_rom/encoding.h	325;"	d
MATCH_FENCE	tb/riscv-isa-sim/riscv/encoding.h	329;"	d
MATCH_FENCE_I	bootrom/encoding.h	327;"	d
MATCH_FENCE_I	src/riscv-dbg/debug_rom/encoding.h	327;"	d
MATCH_FENCE_I	tb/riscv-isa-sim/riscv/encoding.h	331;"	d
MATCH_FEQ_D	bootrom/encoding.h	509;"	d
MATCH_FEQ_D	src/riscv-dbg/debug_rom/encoding.h	509;"	d
MATCH_FEQ_D	tb/riscv-isa-sim/riscv/encoding.h	513;"	d
MATCH_FEQ_Q	bootrom/encoding.h	515;"	d
MATCH_FEQ_Q	src/riscv-dbg/debug_rom/encoding.h	515;"	d
MATCH_FEQ_Q	tb/riscv-isa-sim/riscv/encoding.h	519;"	d
MATCH_FEQ_S	bootrom/encoding.h	503;"	d
MATCH_FEQ_S	src/riscv-dbg/debug_rom/encoding.h	503;"	d
MATCH_FEQ_S	tb/riscv-isa-sim/riscv/encoding.h	507;"	d
MATCH_FLD	bootrom/encoding.h	585;"	d
MATCH_FLD	src/riscv-dbg/debug_rom/encoding.h	585;"	d
MATCH_FLD	tb/riscv-isa-sim/riscv/encoding.h	589;"	d
MATCH_FLE_D	bootrom/encoding.h	505;"	d
MATCH_FLE_D	src/riscv-dbg/debug_rom/encoding.h	505;"	d
MATCH_FLE_D	tb/riscv-isa-sim/riscv/encoding.h	509;"	d
MATCH_FLE_Q	bootrom/encoding.h	511;"	d
MATCH_FLE_Q	src/riscv-dbg/debug_rom/encoding.h	511;"	d
MATCH_FLE_Q	tb/riscv-isa-sim/riscv/encoding.h	515;"	d
MATCH_FLE_S	bootrom/encoding.h	499;"	d
MATCH_FLE_S	src/riscv-dbg/debug_rom/encoding.h	499;"	d
MATCH_FLE_S	tb/riscv-isa-sim/riscv/encoding.h	503;"	d
MATCH_FLQ	bootrom/encoding.h	587;"	d
MATCH_FLQ	src/riscv-dbg/debug_rom/encoding.h	587;"	d
MATCH_FLQ	tb/riscv-isa-sim/riscv/encoding.h	591;"	d
MATCH_FLT_D	bootrom/encoding.h	507;"	d
MATCH_FLT_D	src/riscv-dbg/debug_rom/encoding.h	507;"	d
MATCH_FLT_D	tb/riscv-isa-sim/riscv/encoding.h	511;"	d
MATCH_FLT_Q	bootrom/encoding.h	513;"	d
MATCH_FLT_Q	src/riscv-dbg/debug_rom/encoding.h	513;"	d
MATCH_FLT_Q	tb/riscv-isa-sim/riscv/encoding.h	517;"	d
MATCH_FLT_S	bootrom/encoding.h	501;"	d
MATCH_FLT_S	src/riscv-dbg/debug_rom/encoding.h	501;"	d
MATCH_FLT_S	tb/riscv-isa-sim/riscv/encoding.h	505;"	d
MATCH_FLW	bootrom/encoding.h	583;"	d
MATCH_FLW	src/riscv-dbg/debug_rom/encoding.h	583;"	d
MATCH_FLW	tb/riscv-isa-sim/riscv/encoding.h	587;"	d
MATCH_FMADD_D	bootrom/encoding.h	603;"	d
MATCH_FMADD_D	src/riscv-dbg/debug_rom/encoding.h	603;"	d
MATCH_FMADD_D	tb/riscv-isa-sim/riscv/encoding.h	607;"	d
MATCH_FMADD_Q	bootrom/encoding.h	611;"	d
MATCH_FMADD_Q	src/riscv-dbg/debug_rom/encoding.h	611;"	d
MATCH_FMADD_Q	tb/riscv-isa-sim/riscv/encoding.h	615;"	d
MATCH_FMADD_S	bootrom/encoding.h	595;"	d
MATCH_FMADD_S	src/riscv-dbg/debug_rom/encoding.h	595;"	d
MATCH_FMADD_S	tb/riscv-isa-sim/riscv/encoding.h	599;"	d
MATCH_FMAX_D	bootrom/encoding.h	463;"	d
MATCH_FMAX_D	src/riscv-dbg/debug_rom/encoding.h	463;"	d
MATCH_FMAX_D	tb/riscv-isa-sim/riscv/encoding.h	467;"	d
MATCH_FMAX_Q	bootrom/encoding.h	487;"	d
MATCH_FMAX_Q	src/riscv-dbg/debug_rom/encoding.h	487;"	d
MATCH_FMAX_Q	tb/riscv-isa-sim/riscv/encoding.h	491;"	d
MATCH_FMAX_S	bootrom/encoding.h	443;"	d
MATCH_FMAX_S	src/riscv-dbg/debug_rom/encoding.h	443;"	d
MATCH_FMAX_S	tb/riscv-isa-sim/riscv/encoding.h	447;"	d
MATCH_FMIN_D	bootrom/encoding.h	461;"	d
MATCH_FMIN_D	src/riscv-dbg/debug_rom/encoding.h	461;"	d
MATCH_FMIN_D	tb/riscv-isa-sim/riscv/encoding.h	465;"	d
MATCH_FMIN_Q	bootrom/encoding.h	485;"	d
MATCH_FMIN_Q	src/riscv-dbg/debug_rom/encoding.h	485;"	d
MATCH_FMIN_Q	tb/riscv-isa-sim/riscv/encoding.h	489;"	d
MATCH_FMIN_S	bootrom/encoding.h	441;"	d
MATCH_FMIN_S	src/riscv-dbg/debug_rom/encoding.h	441;"	d
MATCH_FMIN_S	tb/riscv-isa-sim/riscv/encoding.h	445;"	d
MATCH_FMSUB_D	bootrom/encoding.h	605;"	d
MATCH_FMSUB_D	src/riscv-dbg/debug_rom/encoding.h	605;"	d
MATCH_FMSUB_D	tb/riscv-isa-sim/riscv/encoding.h	609;"	d
MATCH_FMSUB_Q	bootrom/encoding.h	613;"	d
MATCH_FMSUB_Q	src/riscv-dbg/debug_rom/encoding.h	613;"	d
MATCH_FMSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	617;"	d
MATCH_FMSUB_S	bootrom/encoding.h	597;"	d
MATCH_FMSUB_S	src/riscv-dbg/debug_rom/encoding.h	597;"	d
MATCH_FMSUB_S	tb/riscv-isa-sim/riscv/encoding.h	601;"	d
MATCH_FMUL_D	bootrom/encoding.h	451;"	d
MATCH_FMUL_D	src/riscv-dbg/debug_rom/encoding.h	451;"	d
MATCH_FMUL_D	tb/riscv-isa-sim/riscv/encoding.h	455;"	d
MATCH_FMUL_Q	bootrom/encoding.h	475;"	d
MATCH_FMUL_Q	src/riscv-dbg/debug_rom/encoding.h	475;"	d
MATCH_FMUL_Q	tb/riscv-isa-sim/riscv/encoding.h	479;"	d
MATCH_FMUL_S	bootrom/encoding.h	431;"	d
MATCH_FMUL_S	src/riscv-dbg/debug_rom/encoding.h	431;"	d
MATCH_FMUL_S	tb/riscv-isa-sim/riscv/encoding.h	435;"	d
MATCH_FMV_D_X	bootrom/encoding.h	571;"	d
MATCH_FMV_D_X	src/riscv-dbg/debug_rom/encoding.h	571;"	d
MATCH_FMV_D_X	tb/riscv-isa-sim/riscv/encoding.h	575;"	d
MATCH_FMV_Q_X	bootrom/encoding.h	581;"	d
MATCH_FMV_Q_X	src/riscv-dbg/debug_rom/encoding.h	581;"	d
MATCH_FMV_Q_X	tb/riscv-isa-sim/riscv/encoding.h	585;"	d
MATCH_FMV_W_X	bootrom/encoding.h	561;"	d
MATCH_FMV_W_X	src/riscv-dbg/debug_rom/encoding.h	561;"	d
MATCH_FMV_W_X	tb/riscv-isa-sim/riscv/encoding.h	565;"	d
MATCH_FMV_X_D	bootrom/encoding.h	537;"	d
MATCH_FMV_X_D	src/riscv-dbg/debug_rom/encoding.h	537;"	d
MATCH_FMV_X_D	tb/riscv-isa-sim/riscv/encoding.h	541;"	d
MATCH_FMV_X_Q	bootrom/encoding.h	549;"	d
MATCH_FMV_X_Q	src/riscv-dbg/debug_rom/encoding.h	549;"	d
MATCH_FMV_X_Q	tb/riscv-isa-sim/riscv/encoding.h	553;"	d
MATCH_FMV_X_W	bootrom/encoding.h	525;"	d
MATCH_FMV_X_W	src/riscv-dbg/debug_rom/encoding.h	525;"	d
MATCH_FMV_X_W	tb/riscv-isa-sim/riscv/encoding.h	529;"	d
MATCH_FNMADD_D	bootrom/encoding.h	609;"	d
MATCH_FNMADD_D	src/riscv-dbg/debug_rom/encoding.h	609;"	d
MATCH_FNMADD_D	tb/riscv-isa-sim/riscv/encoding.h	613;"	d
MATCH_FNMADD_Q	bootrom/encoding.h	617;"	d
MATCH_FNMADD_Q	src/riscv-dbg/debug_rom/encoding.h	617;"	d
MATCH_FNMADD_Q	tb/riscv-isa-sim/riscv/encoding.h	621;"	d
MATCH_FNMADD_S	bootrom/encoding.h	601;"	d
MATCH_FNMADD_S	src/riscv-dbg/debug_rom/encoding.h	601;"	d
MATCH_FNMADD_S	tb/riscv-isa-sim/riscv/encoding.h	605;"	d
MATCH_FNMSUB_D	bootrom/encoding.h	607;"	d
MATCH_FNMSUB_D	src/riscv-dbg/debug_rom/encoding.h	607;"	d
MATCH_FNMSUB_D	tb/riscv-isa-sim/riscv/encoding.h	611;"	d
MATCH_FNMSUB_Q	bootrom/encoding.h	615;"	d
MATCH_FNMSUB_Q	src/riscv-dbg/debug_rom/encoding.h	615;"	d
MATCH_FNMSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	619;"	d
MATCH_FNMSUB_S	bootrom/encoding.h	599;"	d
MATCH_FNMSUB_S	src/riscv-dbg/debug_rom/encoding.h	599;"	d
MATCH_FNMSUB_S	tb/riscv-isa-sim/riscv/encoding.h	603;"	d
MATCH_FSD	bootrom/encoding.h	591;"	d
MATCH_FSD	src/riscv-dbg/debug_rom/encoding.h	591;"	d
MATCH_FSD	tb/riscv-isa-sim/riscv/encoding.h	595;"	d
MATCH_FSGNJN_D	bootrom/encoding.h	457;"	d
MATCH_FSGNJN_D	src/riscv-dbg/debug_rom/encoding.h	457;"	d
MATCH_FSGNJN_D	tb/riscv-isa-sim/riscv/encoding.h	461;"	d
MATCH_FSGNJN_Q	bootrom/encoding.h	481;"	d
MATCH_FSGNJN_Q	src/riscv-dbg/debug_rom/encoding.h	481;"	d
MATCH_FSGNJN_Q	tb/riscv-isa-sim/riscv/encoding.h	485;"	d
MATCH_FSGNJN_S	bootrom/encoding.h	437;"	d
MATCH_FSGNJN_S	src/riscv-dbg/debug_rom/encoding.h	437;"	d
MATCH_FSGNJN_S	tb/riscv-isa-sim/riscv/encoding.h	441;"	d
MATCH_FSGNJX_D	bootrom/encoding.h	459;"	d
MATCH_FSGNJX_D	src/riscv-dbg/debug_rom/encoding.h	459;"	d
MATCH_FSGNJX_D	tb/riscv-isa-sim/riscv/encoding.h	463;"	d
MATCH_FSGNJX_Q	bootrom/encoding.h	483;"	d
MATCH_FSGNJX_Q	src/riscv-dbg/debug_rom/encoding.h	483;"	d
MATCH_FSGNJX_Q	tb/riscv-isa-sim/riscv/encoding.h	487;"	d
MATCH_FSGNJX_S	bootrom/encoding.h	439;"	d
MATCH_FSGNJX_S	src/riscv-dbg/debug_rom/encoding.h	439;"	d
MATCH_FSGNJX_S	tb/riscv-isa-sim/riscv/encoding.h	443;"	d
MATCH_FSGNJ_D	bootrom/encoding.h	455;"	d
MATCH_FSGNJ_D	src/riscv-dbg/debug_rom/encoding.h	455;"	d
MATCH_FSGNJ_D	tb/riscv-isa-sim/riscv/encoding.h	459;"	d
MATCH_FSGNJ_Q	bootrom/encoding.h	479;"	d
MATCH_FSGNJ_Q	src/riscv-dbg/debug_rom/encoding.h	479;"	d
MATCH_FSGNJ_Q	tb/riscv-isa-sim/riscv/encoding.h	483;"	d
MATCH_FSGNJ_S	bootrom/encoding.h	435;"	d
MATCH_FSGNJ_S	src/riscv-dbg/debug_rom/encoding.h	435;"	d
MATCH_FSGNJ_S	tb/riscv-isa-sim/riscv/encoding.h	439;"	d
MATCH_FSQ	bootrom/encoding.h	593;"	d
MATCH_FSQ	src/riscv-dbg/debug_rom/encoding.h	593;"	d
MATCH_FSQ	tb/riscv-isa-sim/riscv/encoding.h	597;"	d
MATCH_FSQRT_D	bootrom/encoding.h	469;"	d
MATCH_FSQRT_D	src/riscv-dbg/debug_rom/encoding.h	469;"	d
MATCH_FSQRT_D	tb/riscv-isa-sim/riscv/encoding.h	473;"	d
MATCH_FSQRT_Q	bootrom/encoding.h	497;"	d
MATCH_FSQRT_Q	src/riscv-dbg/debug_rom/encoding.h	497;"	d
MATCH_FSQRT_Q	tb/riscv-isa-sim/riscv/encoding.h	501;"	d
MATCH_FSQRT_S	bootrom/encoding.h	445;"	d
MATCH_FSQRT_S	src/riscv-dbg/debug_rom/encoding.h	445;"	d
MATCH_FSQRT_S	tb/riscv-isa-sim/riscv/encoding.h	449;"	d
MATCH_FSUB_D	bootrom/encoding.h	449;"	d
MATCH_FSUB_D	src/riscv-dbg/debug_rom/encoding.h	449;"	d
MATCH_FSUB_D	tb/riscv-isa-sim/riscv/encoding.h	453;"	d
MATCH_FSUB_Q	bootrom/encoding.h	473;"	d
MATCH_FSUB_Q	src/riscv-dbg/debug_rom/encoding.h	473;"	d
MATCH_FSUB_Q	tb/riscv-isa-sim/riscv/encoding.h	477;"	d
MATCH_FSUB_S	bootrom/encoding.h	429;"	d
MATCH_FSUB_S	src/riscv-dbg/debug_rom/encoding.h	429;"	d
MATCH_FSUB_S	tb/riscv-isa-sim/riscv/encoding.h	433;"	d
MATCH_FSW	bootrom/encoding.h	589;"	d
MATCH_FSW	src/riscv-dbg/debug_rom/encoding.h	589;"	d
MATCH_FSW	tb/riscv-isa-sim/riscv/encoding.h	593;"	d
MATCH_GE	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_GE = MCONTROL_MATCH_GE,$/;"	e	enum:__anon125
MATCH_JAL	bootrom/encoding.h	241;"	d
MATCH_JAL	src/riscv-dbg/debug_rom/encoding.h	241;"	d
MATCH_JAL	tb/riscv-isa-sim/riscv/encoding.h	245;"	d
MATCH_JALR	bootrom/encoding.h	239;"	d
MATCH_JALR	src/riscv-dbg/debug_rom/encoding.h	239;"	d
MATCH_JALR	tb/riscv-isa-sim/riscv/encoding.h	243;"	d
MATCH_LB	bootrom/encoding.h	303;"	d
MATCH_LB	src/riscv-dbg/debug_rom/encoding.h	303;"	d
MATCH_LB	tb/riscv-isa-sim/riscv/encoding.h	307;"	d
MATCH_LBU	bootrom/encoding.h	311;"	d
MATCH_LBU	src/riscv-dbg/debug_rom/encoding.h	311;"	d
MATCH_LBU	tb/riscv-isa-sim/riscv/encoding.h	315;"	d
MATCH_LD	bootrom/encoding.h	309;"	d
MATCH_LD	src/riscv-dbg/debug_rom/encoding.h	309;"	d
MATCH_LD	tb/riscv-isa-sim/riscv/encoding.h	313;"	d
MATCH_LH	bootrom/encoding.h	305;"	d
MATCH_LH	src/riscv-dbg/debug_rom/encoding.h	305;"	d
MATCH_LH	tb/riscv-isa-sim/riscv/encoding.h	309;"	d
MATCH_LHU	bootrom/encoding.h	313;"	d
MATCH_LHU	src/riscv-dbg/debug_rom/encoding.h	313;"	d
MATCH_LHU	tb/riscv-isa-sim/riscv/encoding.h	317;"	d
MATCH_LR_D	bootrom/encoding.h	395;"	d
MATCH_LR_D	src/riscv-dbg/debug_rom/encoding.h	395;"	d
MATCH_LR_D	tb/riscv-isa-sim/riscv/encoding.h	399;"	d
MATCH_LR_W	bootrom/encoding.h	373;"	d
MATCH_LR_W	src/riscv-dbg/debug_rom/encoding.h	373;"	d
MATCH_LR_W	tb/riscv-isa-sim/riscv/encoding.h	377;"	d
MATCH_LT	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_LT = MCONTROL_MATCH_LT,$/;"	e	enum:__anon125
MATCH_LUI	bootrom/encoding.h	243;"	d
MATCH_LUI	src/riscv-dbg/debug_rom/encoding.h	243;"	d
MATCH_LUI	tb/riscv-isa-sim/riscv/encoding.h	247;"	d
MATCH_LW	bootrom/encoding.h	307;"	d
MATCH_LW	src/riscv-dbg/debug_rom/encoding.h	307;"	d
MATCH_LW	tb/riscv-isa-sim/riscv/encoding.h	311;"	d
MATCH_LWU	bootrom/encoding.h	315;"	d
MATCH_LWU	src/riscv-dbg/debug_rom/encoding.h	315;"	d
MATCH_LWU	tb/riscv-isa-sim/riscv/encoding.h	319;"	d
MATCH_MASK_HIGH	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_MASK_HIGH = MCONTROL_MATCH_MASK_HIGH$/;"	e	enum:__anon125
MATCH_MASK_LOW	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_MASK_LOW = MCONTROL_MATCH_MASK_LOW,$/;"	e	enum:__anon125
MATCH_MRET	bootrom/encoding.h	407;"	d
MATCH_MRET	src/riscv-dbg/debug_rom/encoding.h	407;"	d
MATCH_MRET	tb/riscv-isa-sim/riscv/encoding.h	411;"	d
MATCH_MUL	bootrom/encoding.h	329;"	d
MATCH_MUL	src/riscv-dbg/debug_rom/encoding.h	329;"	d
MATCH_MUL	tb/riscv-isa-sim/riscv/encoding.h	333;"	d
MATCH_MULH	bootrom/encoding.h	331;"	d
MATCH_MULH	src/riscv-dbg/debug_rom/encoding.h	331;"	d
MATCH_MULH	tb/riscv-isa-sim/riscv/encoding.h	335;"	d
MATCH_MULHSU	bootrom/encoding.h	333;"	d
MATCH_MULHSU	src/riscv-dbg/debug_rom/encoding.h	333;"	d
MATCH_MULHSU	tb/riscv-isa-sim/riscv/encoding.h	337;"	d
MATCH_MULHU	bootrom/encoding.h	335;"	d
MATCH_MULHU	src/riscv-dbg/debug_rom/encoding.h	335;"	d
MATCH_MULHU	tb/riscv-isa-sim/riscv/encoding.h	339;"	d
MATCH_MULW	bootrom/encoding.h	345;"	d
MATCH_MULW	src/riscv-dbg/debug_rom/encoding.h	345;"	d
MATCH_MULW	tb/riscv-isa-sim/riscv/encoding.h	349;"	d
MATCH_NAPOT	tb/riscv-isa-sim/riscv/processor.h	/^  MATCH_NAPOT = MCONTROL_MATCH_NAPOT,$/;"	e	enum:__anon125
MATCH_OR	bootrom/encoding.h	281;"	d
MATCH_OR	src/riscv-dbg/debug_rom/encoding.h	281;"	d
MATCH_OR	tb/riscv-isa-sim/riscv/encoding.h	285;"	d
MATCH_ORI	bootrom/encoding.h	261;"	d
MATCH_ORI	src/riscv-dbg/debug_rom/encoding.h	261;"	d
MATCH_ORI	tb/riscv-isa-sim/riscv/encoding.h	265;"	d
MATCH_REM	bootrom/encoding.h	341;"	d
MATCH_REM	src/riscv-dbg/debug_rom/encoding.h	341;"	d
MATCH_REM	tb/riscv-isa-sim/riscv/encoding.h	345;"	d
MATCH_REMU	bootrom/encoding.h	343;"	d
MATCH_REMU	src/riscv-dbg/debug_rom/encoding.h	343;"	d
MATCH_REMU	tb/riscv-isa-sim/riscv/encoding.h	347;"	d
MATCH_REMUW	bootrom/encoding.h	353;"	d
MATCH_REMUW	src/riscv-dbg/debug_rom/encoding.h	353;"	d
MATCH_REMUW	tb/riscv-isa-sim/riscv/encoding.h	357;"	d
MATCH_REMW	bootrom/encoding.h	351;"	d
MATCH_REMW	src/riscv-dbg/debug_rom/encoding.h	351;"	d
MATCH_REMW	tb/riscv-isa-sim/riscv/encoding.h	355;"	d
MATCH_SB	bootrom/encoding.h	317;"	d
MATCH_SB	src/riscv-dbg/debug_rom/encoding.h	317;"	d
MATCH_SB	tb/riscv-isa-sim/riscv/encoding.h	321;"	d
MATCH_SC_D	bootrom/encoding.h	397;"	d
MATCH_SC_D	src/riscv-dbg/debug_rom/encoding.h	397;"	d
MATCH_SC_D	tb/riscv-isa-sim/riscv/encoding.h	401;"	d
MATCH_SC_W	bootrom/encoding.h	375;"	d
MATCH_SC_W	src/riscv-dbg/debug_rom/encoding.h	375;"	d
MATCH_SC_W	tb/riscv-isa-sim/riscv/encoding.h	379;"	d
MATCH_SD	bootrom/encoding.h	323;"	d
MATCH_SD	src/riscv-dbg/debug_rom/encoding.h	323;"	d
MATCH_SD	tb/riscv-isa-sim/riscv/encoding.h	327;"	d
MATCH_SFENCE_VMA	bootrom/encoding.h	411;"	d
MATCH_SFENCE_VMA	src/riscv-dbg/debug_rom/encoding.h	411;"	d
MATCH_SFENCE_VMA	tb/riscv-isa-sim/riscv/encoding.h	415;"	d
MATCH_SH	bootrom/encoding.h	319;"	d
MATCH_SH	src/riscv-dbg/debug_rom/encoding.h	319;"	d
MATCH_SH	tb/riscv-isa-sim/riscv/encoding.h	323;"	d
MATCH_SLL	bootrom/encoding.h	269;"	d
MATCH_SLL	src/riscv-dbg/debug_rom/encoding.h	269;"	d
MATCH_SLL	tb/riscv-isa-sim/riscv/encoding.h	273;"	d
MATCH_SLLI	bootrom/encoding.h	249;"	d
MATCH_SLLI	src/riscv-dbg/debug_rom/encoding.h	249;"	d
MATCH_SLLI	tb/riscv-isa-sim/riscv/encoding.h	253;"	d
MATCH_SLLIW	bootrom/encoding.h	287;"	d
MATCH_SLLIW	src/riscv-dbg/debug_rom/encoding.h	287;"	d
MATCH_SLLIW	tb/riscv-isa-sim/riscv/encoding.h	291;"	d
MATCH_SLLW	bootrom/encoding.h	297;"	d
MATCH_SLLW	src/riscv-dbg/debug_rom/encoding.h	297;"	d
MATCH_SLLW	tb/riscv-isa-sim/riscv/encoding.h	301;"	d
MATCH_SLT	bootrom/encoding.h	271;"	d
MATCH_SLT	src/riscv-dbg/debug_rom/encoding.h	271;"	d
MATCH_SLT	tb/riscv-isa-sim/riscv/encoding.h	275;"	d
MATCH_SLTI	bootrom/encoding.h	251;"	d
MATCH_SLTI	src/riscv-dbg/debug_rom/encoding.h	251;"	d
MATCH_SLTI	tb/riscv-isa-sim/riscv/encoding.h	255;"	d
MATCH_SLTIU	bootrom/encoding.h	253;"	d
MATCH_SLTIU	src/riscv-dbg/debug_rom/encoding.h	253;"	d
MATCH_SLTIU	tb/riscv-isa-sim/riscv/encoding.h	257;"	d
MATCH_SLTU	bootrom/encoding.h	273;"	d
MATCH_SLTU	src/riscv-dbg/debug_rom/encoding.h	273;"	d
MATCH_SLTU	tb/riscv-isa-sim/riscv/encoding.h	277;"	d
MATCH_SRA	bootrom/encoding.h	279;"	d
MATCH_SRA	src/riscv-dbg/debug_rom/encoding.h	279;"	d
MATCH_SRA	tb/riscv-isa-sim/riscv/encoding.h	283;"	d
MATCH_SRAI	bootrom/encoding.h	259;"	d
MATCH_SRAI	src/riscv-dbg/debug_rom/encoding.h	259;"	d
MATCH_SRAI	tb/riscv-isa-sim/riscv/encoding.h	263;"	d
MATCH_SRAIW	bootrom/encoding.h	291;"	d
MATCH_SRAIW	src/riscv-dbg/debug_rom/encoding.h	291;"	d
MATCH_SRAIW	tb/riscv-isa-sim/riscv/encoding.h	295;"	d
MATCH_SRAW	bootrom/encoding.h	301;"	d
MATCH_SRAW	src/riscv-dbg/debug_rom/encoding.h	301;"	d
MATCH_SRAW	tb/riscv-isa-sim/riscv/encoding.h	305;"	d
MATCH_SRET	bootrom/encoding.h	405;"	d
MATCH_SRET	src/riscv-dbg/debug_rom/encoding.h	405;"	d
MATCH_SRET	tb/riscv-isa-sim/riscv/encoding.h	409;"	d
MATCH_SRL	bootrom/encoding.h	277;"	d
MATCH_SRL	src/riscv-dbg/debug_rom/encoding.h	277;"	d
MATCH_SRL	tb/riscv-isa-sim/riscv/encoding.h	281;"	d
MATCH_SRLI	bootrom/encoding.h	257;"	d
MATCH_SRLI	src/riscv-dbg/debug_rom/encoding.h	257;"	d
MATCH_SRLI	tb/riscv-isa-sim/riscv/encoding.h	261;"	d
MATCH_SRLIW	bootrom/encoding.h	289;"	d
MATCH_SRLIW	src/riscv-dbg/debug_rom/encoding.h	289;"	d
MATCH_SRLIW	tb/riscv-isa-sim/riscv/encoding.h	293;"	d
MATCH_SRLW	bootrom/encoding.h	299;"	d
MATCH_SRLW	src/riscv-dbg/debug_rom/encoding.h	299;"	d
MATCH_SRLW	tb/riscv-isa-sim/riscv/encoding.h	303;"	d
MATCH_SUB	bootrom/encoding.h	267;"	d
MATCH_SUB	src/riscv-dbg/debug_rom/encoding.h	267;"	d
MATCH_SUB	tb/riscv-isa-sim/riscv/encoding.h	271;"	d
MATCH_SUBW	bootrom/encoding.h	295;"	d
MATCH_SUBW	src/riscv-dbg/debug_rom/encoding.h	295;"	d
MATCH_SUBW	tb/riscv-isa-sim/riscv/encoding.h	299;"	d
MATCH_SW	bootrom/encoding.h	321;"	d
MATCH_SW	src/riscv-dbg/debug_rom/encoding.h	321;"	d
MATCH_SW	tb/riscv-isa-sim/riscv/encoding.h	325;"	d
MATCH_URET	bootrom/encoding.h	403;"	d
MATCH_URET	src/riscv-dbg/debug_rom/encoding.h	403;"	d
MATCH_URET	tb/riscv-isa-sim/riscv/encoding.h	407;"	d
MATCH_WFI	bootrom/encoding.h	413;"	d
MATCH_WFI	src/riscv-dbg/debug_rom/encoding.h	413;"	d
MATCH_WFI	tb/riscv-isa-sim/riscv/encoding.h	417;"	d
MATCH_XOR	bootrom/encoding.h	275;"	d
MATCH_XOR	src/riscv-dbg/debug_rom/encoding.h	275;"	d
MATCH_XOR	tb/riscv-isa-sim/riscv/encoding.h	279;"	d
MATCH_XORI	bootrom/encoding.h	255;"	d
MATCH_XORI	src/riscv-dbg/debug_rom/encoding.h	255;"	d
MATCH_XORI	tb/riscv-isa-sim/riscv/encoding.h	259;"	d
MAX_CONFIG_SPACE_SIZE	tb/dromajo/src/virtio.cpp	111;"	d	file:
MAX_CPUS	tb/dromajo/src/riscv_machine.h	51;"	d
MAX_DRIVE_DEVICE	tb/dromajo/src/machine.h	71;"	d
MAX_ETH_DEVICE	tb/dromajo/src/machine.h	73;"	d
MAX_EXEC_CYCLE	tb/dromajo/src/dromajo_main.cpp	342;"	d	file:
MAX_FS_DEVICE	tb/dromajo/src/machine.h	72;"	d
MAX_HARTS	fpga/src/bootrom/src/smp.h	11;"	d
MAX_HARTS	fpga/src/paper_test/src/smp.h	11;"	d
MAX_HARTS	openpiton/bootrom/linux/Makefile	/^MAX_HARTS ?= 1$/;"	m
MAX_HARTS	openpiton/bootrom/linux/src/smp.h	13;"	d
MAX_INSN_LENGTH	tb/riscv-isa-sim/riscv/decode.h	62;"	d
MAX_QUEUE	tb/dromajo/src/virtio.cpp	110;"	d	file:
MAX_QUEUE_NUM	tb/dromajo/src/virtio.cpp	112;"	d	file:
MAX_SLEEP_TIME	tb/dromajo/src/dromajo_main.cpp	343;"	d	file:
MAX_TRIGGERS	tb/dromajo/src/riscv_cpu.h	128;"	d
MCAUSE_MASK	tb/dromajo/src/riscv.h	74;"	d
MCONTROL_ACTION	bootrom/encoding.h	71;"	d
MCONTROL_ACTION	src/riscv-dbg/debug_rom/encoding.h	71;"	d
MCONTROL_ACTION	tb/riscv-isa-sim/riscv/encoding.h	71;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	bootrom/encoding.h	85;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	src/riscv-dbg/debug_rom/encoding.h	85;"	d
MCONTROL_ACTION_DEBUG_EXCEPTION	tb/riscv-isa-sim/riscv/encoding.h	85;"	d
MCONTROL_ACTION_DEBUG_MODE	bootrom/encoding.h	86;"	d
MCONTROL_ACTION_DEBUG_MODE	src/riscv-dbg/debug_rom/encoding.h	86;"	d
MCONTROL_ACTION_DEBUG_MODE	tb/riscv-isa-sim/riscv/encoding.h	86;"	d
MCONTROL_ACTION_TRACE_EMIT	bootrom/encoding.h	89;"	d
MCONTROL_ACTION_TRACE_EMIT	src/riscv-dbg/debug_rom/encoding.h	89;"	d
MCONTROL_ACTION_TRACE_EMIT	tb/riscv-isa-sim/riscv/encoding.h	89;"	d
MCONTROL_ACTION_TRACE_START	bootrom/encoding.h	87;"	d
MCONTROL_ACTION_TRACE_START	src/riscv-dbg/debug_rom/encoding.h	87;"	d
MCONTROL_ACTION_TRACE_START	tb/riscv-isa-sim/riscv/encoding.h	87;"	d
MCONTROL_ACTION_TRACE_STOP	bootrom/encoding.h	88;"	d
MCONTROL_ACTION_TRACE_STOP	src/riscv-dbg/debug_rom/encoding.h	88;"	d
MCONTROL_ACTION_TRACE_STOP	tb/riscv-isa-sim/riscv/encoding.h	88;"	d
MCONTROL_CHAIN	bootrom/encoding.h	72;"	d
MCONTROL_CHAIN	src/riscv-dbg/debug_rom/encoding.h	72;"	d
MCONTROL_CHAIN	tb/riscv-isa-sim/riscv/encoding.h	72;"	d
MCONTROL_DMODE	bootrom/encoding.h	66;"	d
MCONTROL_DMODE	src/riscv-dbg/debug_rom/encoding.h	66;"	d
MCONTROL_DMODE	tb/riscv-isa-sim/riscv/encoding.h	66;"	d
MCONTROL_EXECUTE	bootrom/encoding.h	78;"	d
MCONTROL_EXECUTE	src/riscv-dbg/debug_rom/encoding.h	78;"	d
MCONTROL_EXECUTE	tb/dromajo/src/riscv.h	130;"	d
MCONTROL_EXECUTE	tb/riscv-isa-sim/riscv/encoding.h	78;"	d
MCONTROL_H	bootrom/encoding.h	75;"	d
MCONTROL_H	src/riscv-dbg/debug_rom/encoding.h	75;"	d
MCONTROL_H	tb/riscv-isa-sim/riscv/encoding.h	75;"	d
MCONTROL_LOAD	bootrom/encoding.h	80;"	d
MCONTROL_LOAD	src/riscv-dbg/debug_rom/encoding.h	80;"	d
MCONTROL_LOAD	tb/dromajo/src/riscv.h	132;"	d
MCONTROL_LOAD	tb/riscv-isa-sim/riscv/encoding.h	80;"	d
MCONTROL_M	bootrom/encoding.h	74;"	d
MCONTROL_M	src/riscv-dbg/debug_rom/encoding.h	74;"	d
MCONTROL_M	tb/dromajo/src/riscv.h	127;"	d
MCONTROL_M	tb/riscv-isa-sim/riscv/encoding.h	74;"	d
MCONTROL_MASKMAX	bootrom/encoding.h	67;"	d
MCONTROL_MASKMAX	src/riscv-dbg/debug_rom/encoding.h	67;"	d
MCONTROL_MASKMAX	tb/riscv-isa-sim/riscv/encoding.h	67;"	d
MCONTROL_MATCH	bootrom/encoding.h	73;"	d
MCONTROL_MATCH	src/riscv-dbg/debug_rom/encoding.h	73;"	d
MCONTROL_MATCH	tb/riscv-isa-sim/riscv/encoding.h	73;"	d
MCONTROL_MATCH_EQUAL	bootrom/encoding.h	91;"	d
MCONTROL_MATCH_EQUAL	src/riscv-dbg/debug_rom/encoding.h	91;"	d
MCONTROL_MATCH_EQUAL	tb/riscv-isa-sim/riscv/encoding.h	91;"	d
MCONTROL_MATCH_GE	bootrom/encoding.h	93;"	d
MCONTROL_MATCH_GE	src/riscv-dbg/debug_rom/encoding.h	93;"	d
MCONTROL_MATCH_GE	tb/riscv-isa-sim/riscv/encoding.h	93;"	d
MCONTROL_MATCH_LT	bootrom/encoding.h	94;"	d
MCONTROL_MATCH_LT	src/riscv-dbg/debug_rom/encoding.h	94;"	d
MCONTROL_MATCH_LT	tb/riscv-isa-sim/riscv/encoding.h	94;"	d
MCONTROL_MATCH_MASK_HIGH	bootrom/encoding.h	96;"	d
MCONTROL_MATCH_MASK_HIGH	src/riscv-dbg/debug_rom/encoding.h	96;"	d
MCONTROL_MATCH_MASK_HIGH	tb/riscv-isa-sim/riscv/encoding.h	96;"	d
MCONTROL_MATCH_MASK_LOW	bootrom/encoding.h	95;"	d
MCONTROL_MATCH_MASK_LOW	src/riscv-dbg/debug_rom/encoding.h	95;"	d
MCONTROL_MATCH_MASK_LOW	tb/riscv-isa-sim/riscv/encoding.h	95;"	d
MCONTROL_MATCH_NAPOT	bootrom/encoding.h	92;"	d
MCONTROL_MATCH_NAPOT	src/riscv-dbg/debug_rom/encoding.h	92;"	d
MCONTROL_MATCH_NAPOT	tb/riscv-isa-sim/riscv/encoding.h	92;"	d
MCONTROL_S	bootrom/encoding.h	76;"	d
MCONTROL_S	src/riscv-dbg/debug_rom/encoding.h	76;"	d
MCONTROL_S	tb/dromajo/src/riscv.h	128;"	d
MCONTROL_S	tb/riscv-isa-sim/riscv/encoding.h	76;"	d
MCONTROL_SELECT	bootrom/encoding.h	69;"	d
MCONTROL_SELECT	src/riscv-dbg/debug_rom/encoding.h	69;"	d
MCONTROL_SELECT	tb/riscv-isa-sim/riscv/encoding.h	69;"	d
MCONTROL_STORE	bootrom/encoding.h	79;"	d
MCONTROL_STORE	src/riscv-dbg/debug_rom/encoding.h	79;"	d
MCONTROL_STORE	tb/dromajo/src/riscv.h	131;"	d
MCONTROL_STORE	tb/riscv-isa-sim/riscv/encoding.h	79;"	d
MCONTROL_TIMING	bootrom/encoding.h	70;"	d
MCONTROL_TIMING	src/riscv-dbg/debug_rom/encoding.h	70;"	d
MCONTROL_TIMING	tb/riscv-isa-sim/riscv/encoding.h	70;"	d
MCONTROL_TYPE	bootrom/encoding.h	65;"	d
MCONTROL_TYPE	src/riscv-dbg/debug_rom/encoding.h	65;"	d
MCONTROL_TYPE	tb/riscv-isa-sim/riscv/encoding.h	65;"	d
MCONTROL_TYPE_MATCH	bootrom/encoding.h	83;"	d
MCONTROL_TYPE_MATCH	src/riscv-dbg/debug_rom/encoding.h	83;"	d
MCONTROL_TYPE_MATCH	tb/riscv-isa-sim/riscv/encoding.h	83;"	d
MCONTROL_TYPE_NONE	bootrom/encoding.h	82;"	d
MCONTROL_TYPE_NONE	src/riscv-dbg/debug_rom/encoding.h	82;"	d
MCONTROL_TYPE_NONE	tb/riscv-isa-sim/riscv/encoding.h	82;"	d
MCONTROL_U	bootrom/encoding.h	77;"	d
MCONTROL_U	src/riscv-dbg/debug_rom/encoding.h	77;"	d
MCONTROL_U	tb/dromajo/src/riscv.h	129;"	d
MCONTROL_U	tb/riscv-isa-sim/riscv/encoding.h	77;"	d
MCPUID_A	tb/dromajo/src/riscv.h	87;"	d
MCPUID_C	tb/dromajo/src/riscv.h	91;"	d
MCPUID_D	tb/dromajo/src/riscv.h	89;"	d
MCPUID_F	tb/dromajo/src/riscv.h	88;"	d
MCPUID_I	tb/dromajo/src/riscv.h	85;"	d
MCPUID_M	tb/dromajo/src/riscv.h	86;"	d
MCPUID_Q	tb/dromajo/src/riscv.h	90;"	d
MCPUID_SUPER	tb/dromajo/src/riscv.h	83;"	d
MCPUID_USER	tb/dromajo/src/riscv.h	84;"	d
MCPUID_X	tb/dromajo/src/riscv.h	92;"	d
MCR	tb/riscv-isa-sim/riscv/uart.cc	10;"	d	file:
MEPC_TRUNCATE	tb/dromajo/src/riscv_cpu.cpp	77;"	d	file:
MIE_MCIP	tb/dromajo/src/riscv.h	54;"	d
MIE_MEIE	tb/dromajo/src/riscv.h	53;"	d
MIE_MSIE	tb/dromajo/src/riscv.h	47;"	d
MIE_MTIE	tb/dromajo/src/riscv.h	50;"	d
MIE_SEIE	tb/dromajo/src/riscv.h	52;"	d
MIE_SSIE	tb/dromajo/src/riscv.h	46;"	d
MIE_STIE	tb/dromajo/src/riscv.h	49;"	d
MIE_UEIE	tb/dromajo/src/riscv.h	51;"	d
MIE_USIE	tb/dromajo/src/riscv.h	45;"	d
MIE_UTIE	tb/dromajo/src/riscv.h	48;"	d
MIP_HEIP	bootrom/encoding.h	105;"	d
MIP_HEIP	src/riscv-dbg/debug_rom/encoding.h	105;"	d
MIP_HEIP	tb/riscv-isa-sim/riscv/encoding.h	105;"	d
MIP_HSIP	bootrom/encoding.h	99;"	d
MIP_HSIP	src/riscv-dbg/debug_rom/encoding.h	99;"	d
MIP_HSIP	tb/riscv-isa-sim/riscv/encoding.h	99;"	d
MIP_HTIP	bootrom/encoding.h	102;"	d
MIP_HTIP	src/riscv-dbg/debug_rom/encoding.h	102;"	d
MIP_HTIP	tb/riscv-isa-sim/riscv/encoding.h	102;"	d
MIP_MCIP	tb/dromajo/src/riscv.h	43;"	d
MIP_MEIP	bootrom/encoding.h	106;"	d
MIP_MEIP	src/riscv-dbg/debug_rom/encoding.h	106;"	d
MIP_MEIP	tb/dromajo/src/riscv.h	39;"	d
MIP_MEIP	tb/riscv-isa-sim/riscv/encoding.h	106;"	d
MIP_MSIP	bootrom/encoding.h	100;"	d
MIP_MSIP	src/riscv-dbg/debug_rom/encoding.h	100;"	d
MIP_MSIP	tb/dromajo/src/riscv.h	31;"	d
MIP_MSIP	tb/riscv-isa-sim/riscv/encoding.h	100;"	d
MIP_MTIP	bootrom/encoding.h	103;"	d
MIP_MTIP	src/riscv-dbg/debug_rom/encoding.h	103;"	d
MIP_MTIP	tb/dromajo/src/riscv.h	35;"	d
MIP_MTIP	tb/riscv-isa-sim/riscv/encoding.h	103;"	d
MIP_SEIP	bootrom/encoding.h	104;"	d
MIP_SEIP	src/riscv-dbg/debug_rom/encoding.h	104;"	d
MIP_SEIP	tb/dromajo/src/riscv.h	37;"	d
MIP_SEIP	tb/riscv-isa-sim/riscv/encoding.h	104;"	d
MIP_SSIP	bootrom/encoding.h	98;"	d
MIP_SSIP	src/riscv-dbg/debug_rom/encoding.h	98;"	d
MIP_SSIP	tb/dromajo/src/riscv.h	29;"	d
MIP_SSIP	tb/riscv-isa-sim/riscv/encoding.h	98;"	d
MIP_STIP	bootrom/encoding.h	101;"	d
MIP_STIP	src/riscv-dbg/debug_rom/encoding.h	101;"	d
MIP_STIP	tb/dromajo/src/riscv.h	33;"	d
MIP_STIP	tb/riscv-isa-sim/riscv/encoding.h	101;"	d
MIP_UEIP	tb/dromajo/src/riscv.h	36;"	d
MIP_USIP	tb/dromajo/src/riscv.h	28;"	d
MIP_UTIP	tb/dromajo/src/riscv.h	32;"	d
MLEN	tb/dromajo/src/riscv_cpu.h	100;"	d
MLEN	tb/dromajo/src/riscv_cpu.h	102;"	d
MLEN	tb/dromajo/src/riscv_cpu.h	104;"	d
MMU	tb/riscv-isa-sim/riscv/decode.h	129;"	d
MODE_1080p60	src/PAPER_hw/sw/common/adv_defines.h	125;"	d
MODE_1280x800x60	src/PAPER_hw/sw/common/adv_defines.h	108;"	d
MODE_1280x800x60_RB	src/PAPER_hw/sw/common/adv_defines.h	92;"	d
MODE_720p60	src/PAPER_hw/sw/common/adv_defines.h	142;"	d
MODE_SVGA60	src/PAPER_hw/sw/common/adv_defines.h	174;"	d
MODE_WUXGA60	src/PAPER_hw/sw/common/adv_defines.h	158;"	d
MSIP_BASE	tb/riscv-isa-sim/riscv/clint.cc	19;"	d	file:
MSR	tb/riscv-isa-sim/riscv/uart.cc	12;"	d	file:
MSTATUS32_SD	bootrom/encoding.h	25;"	d
MSTATUS32_SD	src/riscv-dbg/debug_rom/encoding.h	25;"	d
MSTATUS32_SD	tb/riscv-isa-sim/riscv/encoding.h	25;"	d
MSTATUS64_SD	bootrom/encoding.h	28;"	d
MSTATUS64_SD	src/riscv-dbg/debug_rom/encoding.h	28;"	d
MSTATUS64_SD	tb/riscv-isa-sim/riscv/encoding.h	28;"	d
MSTATUS_FS	bootrom/encoding.h	17;"	d
MSTATUS_FS	src/riscv-dbg/debug_rom/encoding.h	17;"	d
MSTATUS_FS	tb/dromajo/src/riscv.h	115;"	d
MSTATUS_FS	tb/riscv-isa-sim/riscv/encoding.h	17;"	d
MSTATUS_FS_SHIFT	tb/dromajo/src/riscv.h	100;"	d
MSTATUS_HIE	bootrom/encoding.h	8;"	d
MSTATUS_HIE	src/riscv-dbg/debug_rom/encoding.h	8;"	d
MSTATUS_HIE	tb/dromajo/src/riscv.h	106;"	d
MSTATUS_HIE	tb/riscv-isa-sim/riscv/encoding.h	8;"	d
MSTATUS_HPIE	bootrom/encoding.h	12;"	d
MSTATUS_HPIE	src/riscv-dbg/debug_rom/encoding.h	12;"	d
MSTATUS_HPIE	tb/dromajo/src/riscv.h	110;"	d
MSTATUS_HPIE	tb/riscv-isa-sim/riscv/encoding.h	12;"	d
MSTATUS_HPP	bootrom/encoding.h	15;"	d
MSTATUS_HPP	src/riscv-dbg/debug_rom/encoding.h	15;"	d
MSTATUS_HPP	tb/dromajo/src/riscv.h	113;"	d
MSTATUS_HPP	tb/riscv-isa-sim/riscv/encoding.h	15;"	d
MSTATUS_MASK	tb/dromajo/src/riscv_cpu.cpp	871;"	d	file:
MSTATUS_MIE	bootrom/encoding.h	9;"	d
MSTATUS_MIE	src/riscv-dbg/debug_rom/encoding.h	9;"	d
MSTATUS_MIE	tb/dromajo/src/riscv.h	107;"	d
MSTATUS_MIE	tb/riscv-isa-sim/riscv/encoding.h	9;"	d
MSTATUS_MPIE	bootrom/encoding.h	13;"	d
MSTATUS_MPIE	src/riscv-dbg/debug_rom/encoding.h	13;"	d
MSTATUS_MPIE	tb/dromajo/src/riscv.h	111;"	d
MSTATUS_MPIE	tb/riscv-isa-sim/riscv/encoding.h	13;"	d
MSTATUS_MPIE_SHIFT	tb/dromajo/src/riscv.h	97;"	d
MSTATUS_MPP	bootrom/encoding.h	16;"	d
MSTATUS_MPP	src/riscv-dbg/debug_rom/encoding.h	16;"	d
MSTATUS_MPP	tb/dromajo/src/riscv.h	114;"	d
MSTATUS_MPP	tb/riscv-isa-sim/riscv/encoding.h	16;"	d
MSTATUS_MPP_SHIFT	tb/dromajo/src/riscv.h	99;"	d
MSTATUS_MPRV	bootrom/encoding.h	19;"	d
MSTATUS_MPRV	src/riscv-dbg/debug_rom/encoding.h	19;"	d
MSTATUS_MPRV	tb/dromajo/src/riscv.h	117;"	d
MSTATUS_MPRV	tb/riscv-isa-sim/riscv/encoding.h	19;"	d
MSTATUS_MXR	bootrom/encoding.h	21;"	d
MSTATUS_MXR	src/riscv-dbg/debug_rom/encoding.h	21;"	d
MSTATUS_MXR	tb/dromajo/src/riscv.h	119;"	d
MSTATUS_MXR	tb/riscv-isa-sim/riscv/encoding.h	21;"	d
MSTATUS_SD	bootrom/encoding.h	177;"	d
MSTATUS_SD	bootrom/encoding.h	182;"	d
MSTATUS_SD	src/riscv-dbg/debug_rom/encoding.h	177;"	d
MSTATUS_SD	src/riscv-dbg/debug_rom/encoding.h	182;"	d
MSTATUS_SD	tb/riscv-isa-sim/riscv/encoding.h	181;"	d
MSTATUS_SD	tb/riscv-isa-sim/riscv/encoding.h	186;"	d
MSTATUS_SIE	bootrom/encoding.h	7;"	d
MSTATUS_SIE	src/riscv-dbg/debug_rom/encoding.h	7;"	d
MSTATUS_SIE	tb/dromajo/src/riscv.h	105;"	d
MSTATUS_SIE	tb/riscv-isa-sim/riscv/encoding.h	7;"	d
MSTATUS_SPIE	bootrom/encoding.h	11;"	d
MSTATUS_SPIE	src/riscv-dbg/debug_rom/encoding.h	11;"	d
MSTATUS_SPIE	tb/dromajo/src/riscv.h	109;"	d
MSTATUS_SPIE	tb/riscv-isa-sim/riscv/encoding.h	11;"	d
MSTATUS_SPIE_SHIFT	tb/dromajo/src/riscv.h	96;"	d
MSTATUS_SPP	bootrom/encoding.h	14;"	d
MSTATUS_SPP	src/riscv-dbg/debug_rom/encoding.h	14;"	d
MSTATUS_SPP	tb/dromajo/src/riscv.h	112;"	d
MSTATUS_SPP	tb/riscv-isa-sim/riscv/encoding.h	14;"	d
MSTATUS_SPP_SHIFT	tb/dromajo/src/riscv.h	98;"	d
MSTATUS_SUM	bootrom/encoding.h	20;"	d
MSTATUS_SUM	src/riscv-dbg/debug_rom/encoding.h	20;"	d
MSTATUS_SUM	tb/dromajo/src/riscv.h	118;"	d
MSTATUS_SUM	tb/riscv-isa-sim/riscv/encoding.h	20;"	d
MSTATUS_SXL	bootrom/encoding.h	27;"	d
MSTATUS_SXL	src/riscv-dbg/debug_rom/encoding.h	27;"	d
MSTATUS_SXL	tb/riscv-isa-sim/riscv/encoding.h	27;"	d
MSTATUS_SXL_MASK	tb/dromajo/src/riscv.h	124;"	d
MSTATUS_SXL_SHIFT	tb/dromajo/src/riscv.h	102;"	d
MSTATUS_TSR	bootrom/encoding.h	24;"	d
MSTATUS_TSR	src/riscv-dbg/debug_rom/encoding.h	24;"	d
MSTATUS_TSR	tb/dromajo/src/riscv.h	122;"	d
MSTATUS_TSR	tb/riscv-isa-sim/riscv/encoding.h	24;"	d
MSTATUS_TVM	bootrom/encoding.h	22;"	d
MSTATUS_TVM	src/riscv-dbg/debug_rom/encoding.h	22;"	d
MSTATUS_TVM	tb/dromajo/src/riscv.h	120;"	d
MSTATUS_TVM	tb/riscv-isa-sim/riscv/encoding.h	22;"	d
MSTATUS_TW	bootrom/encoding.h	23;"	d
MSTATUS_TW	src/riscv-dbg/debug_rom/encoding.h	23;"	d
MSTATUS_TW	tb/dromajo/src/riscv.h	121;"	d
MSTATUS_TW	tb/riscv-isa-sim/riscv/encoding.h	23;"	d
MSTATUS_UIE	bootrom/encoding.h	6;"	d
MSTATUS_UIE	src/riscv-dbg/debug_rom/encoding.h	6;"	d
MSTATUS_UIE	tb/dromajo/src/riscv.h	104;"	d
MSTATUS_UIE	tb/riscv-isa-sim/riscv/encoding.h	6;"	d
MSTATUS_UPIE	bootrom/encoding.h	10;"	d
MSTATUS_UPIE	src/riscv-dbg/debug_rom/encoding.h	10;"	d
MSTATUS_UPIE	tb/dromajo/src/riscv.h	108;"	d
MSTATUS_UPIE	tb/riscv-isa-sim/riscv/encoding.h	10;"	d
MSTATUS_UXL	bootrom/encoding.h	26;"	d
MSTATUS_UXL	src/riscv-dbg/debug_rom/encoding.h	26;"	d
MSTATUS_UXL	tb/riscv-isa-sim/riscv/encoding.h	26;"	d
MSTATUS_UXL_MASK	tb/dromajo/src/riscv.h	123;"	d
MSTATUS_UXL_SHIFT	tb/dromajo/src/riscv.h	101;"	d
MSTATUS_XS	bootrom/encoding.h	18;"	d
MSTATUS_XS	src/riscv-dbg/debug_rom/encoding.h	18;"	d
MSTATUS_XS	tb/dromajo/src/riscv.h	116;"	d
MSTATUS_XS	tb/riscv-isa-sim/riscv/encoding.h	18;"	d
MTIMECMP_BASE	tb/riscv-isa-sim/riscv/clint.cc	20;"	d	file:
MTIME_BASE	tb/riscv-isa-sim/riscv/clint.cc	21;"	d	file:
MTI_INCLUDED_TYPEDEF_colors	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	26;"	d
MTI_INCLUDED_TYPEDEF_simvect_params	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	36;"	d
MTRACE	tb/dromajo/src/LiveCache.cpp	57;"	d	file:
MTVAL_TRUNCATE	tb/dromajo/src/riscv_cpu.cpp	78;"	d	file:
Magic	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	USHORT		Magic;				\/* Magic identifier: "BM" *\/$/;"	m	struct:_BMP_Header	file:
MyTest	src/fpu/tb/flexfloat/test/value_representation_half.cpp	/^class MyTest$/;"	c	file:
NCSR	tb/riscv-isa-sim/riscv/decode.h	/^const int NCSR = 4096;$/;"	v
NEAR_IMM_REF	tb/dromajo/src/LiveCacheCore.h	72;"	d
NEG	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {POS, NEG} sync_pol;$/;"	e	enum:__anon20
NEW_PS7_ERR_CODE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	64;"	d
NEW_PS7_ERR_CODE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	64;"	d
NEXT_INSN	tb/dromajo/src/dromajo_template.h	210;"	d
NFPR	tb/riscv-isa-sim/riscv/decode.h	/^const int NFPR = 32;$/;"	v
NONSMP_HART	fpga/src/bootrom/src/smp.h	5;"	d
NONSMP_HART	fpga/src/paper_test/src/smp.h	5;"	d
NONSMP_HART	openpiton/bootrom/linux/src/smp.h	5;"	d
NUM_BITS	src/fpu/tb/flexfloat/include/flexfloat.h	51;"	d
NUM_BITS	src/fpu/tb/flexfloat/include/flexfloat.h	69;"	d
NUM_BITS	src/fpu/tb/flexfloat/include/flexfloat.h	95;"	d
NUM_BITS_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	52;"	d
NUM_BITS_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	70;"	d
NUM_BITS_EXP	src/fpu/tb/flexfloat/include/flexfloat.h	96;"	d
NUM_BITS_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	53;"	d
NUM_BITS_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	71;"	d
NUM_BITS_FRAC	src/fpu/tb/flexfloat/include/flexfloat.h	97;"	d
NXPR	tb/riscv-isa-sim/riscv/decode.h	/^const int NXPR = 32;$/;"	v
OBJCOPY	src/riscv-dbg/debug_rom/Makefile	/^OBJCOPY?=riscv64-unknown-elf-objcopy$/;"	m
OBJCOPY	tb/riscv-isa-sim/debug_rom/Makefile	/^OBJCOPY = $(RISCV)\/bin\/riscv64-unknown-elf-objcopy$/;"	m
OBJDUMP	src/riscv-dbg/debug_rom/Makefile	/^OBJDUMP?=riscv64-unknown-elf-objdump$/;"	m
OBJS_C	fpga/src/bootrom/Makefile	/^OBJS_C = $(SRCS_C:.c=.o)$/;"	m
OBJS_C	fpga/src/paper_test/Makefile	/^OBJS_C = $(SRCS_C:.c=.o)$/;"	m
OBJS_C	openpiton/bootrom/linux/Makefile	/^OBJS_C = $(SRCS_C:.c=.o)$/;"	m
OBJS_S	fpga/src/bootrom/Makefile	/^OBJS_S = $(SRCS_ASM:.S=.o)$/;"	m
OBJS_S	fpga/src/paper_test/Makefile	/^OBJS_S = $(SRCS_ASM:.S=.o)$/;"	m
OBJS_S	openpiton/bootrom/linux/Makefile	/^OBJS_S = $(SRCS_ASM:.S=.o)$/;"	m
ONE	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {ZERO, ONE} interpol_order;$/;"	e	enum:__anon18
OPCODE_CACHE_SIZE	tb/riscv-isa-sim/riscv/processor.h	/^  static const size_t OPCODE_CACHE_SIZE = 8191;$/;"	m	class:processor_t
OPCODE_CLEAR	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	59;"	d
OPCODE_CLEAR	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	59;"	d
OPCODE_EXIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	58;"	d
OPCODE_EXIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	58;"	d
OPCODE_MASKDELAY	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	63;"	d
OPCODE_MASKDELAY	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	63;"	d
OPCODE_MASKPOLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	62;"	d
OPCODE_MASKPOLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	62;"	d
OPCODE_MASKWRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	61;"	d
OPCODE_MASKWRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	61;"	d
OPCODE_WRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	60;"	d
OPCODE_WRITE	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	60;"	d
OPEN	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	23;"	d	file:
OPEN	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	40;"	d	file:
OPEN	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	47;"	d	file:
OPERATION_EXECUTE	tb/riscv-isa-sim/riscv/processor.h	/^  OPERATION_EXECUTE,$/;"	e	enum:__anon128
OPERATION_LOAD	tb/riscv-isa-sim/riscv/processor.h	/^  OPERATION_LOAD,$/;"	e	enum:__anon128
OPERATION_STORE	tb/riscv-isa-sim/riscv/processor.h	/^  OPERATION_STORE,$/;"	e	enum:__anon128
OPID	tb/dromajo/src/dromajo_fp_template.h	323;"	d
OPID	tb/dromajo/src/dromajo_fp_template.h	41;"	d
OPID	tb/dromajo/src/dromajo_fp_template.h	44;"	d
OPID	tb/dromajo/src/dromajo_fp_template.h	47;"	d
OP_A	tb/dromajo/src/dromajo_template.h	1499;"	d
OP_A	tb/dromajo/src/dromajo_template.h	1885;"	d
OpStats	src/fpu/tb/flexfloat/include/flexfloat.h	/^} OpStats;$/;"	t	typeref:struct:__anon12
OpsStats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    OpsStats(): minus(0), add(0), sub(0), mul(0), div(0), cmp(0) { }$/;"	f	struct:OpsStats
OpsStats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^struct OpsStats {$/;"	s
P9OpenInfo	tb/dromajo/src/virtio.cpp	/^} P9OpenInfo;$/;"	t	typeref:struct:__anon41	file:
P9_EEXIST	tb/dromajo/src/fs.h	102;"	d
P9_EINVAL	tb/dromajo/src/fs.h	104;"	d
P9_EIO	tb/dromajo/src/fs.h	101;"	d
P9_ENOENT	tb/dromajo/src/fs.h	100;"	d
P9_ENOSPC	tb/dromajo/src/fs.h	105;"	d
P9_ENOTDIR	tb/dromajo/src/fs.h	103;"	d
P9_ENOTEMPTY	tb/dromajo/src/fs.h	106;"	d
P9_ENOTSUP	tb/dromajo/src/fs.h	108;"	d
P9_EPERM	tb/dromajo/src/fs.h	99;"	d
P9_EPROTO	tb/dromajo/src/fs.h	107;"	d
P9_LOCK_BLOCKED	tb/dromajo/src/fs.h	154;"	d
P9_LOCK_ERROR	tb/dromajo/src/fs.h	155;"	d
P9_LOCK_FLAGS_BLOCK	tb/dromajo/src/fs.h	150;"	d
P9_LOCK_FLAGS_RECLAIM	tb/dromajo/src/fs.h	151;"	d
P9_LOCK_GRACE	tb/dromajo/src/fs.h	156;"	d
P9_LOCK_SUCCESS	tb/dromajo/src/fs.h	153;"	d
P9_LOCK_TYPE_RDLCK	tb/dromajo/src/fs.h	146;"	d
P9_LOCK_TYPE_UNLCK	tb/dromajo/src/fs.h	148;"	d
P9_LOCK_TYPE_WRLCK	tb/dromajo/src/fs.h	147;"	d
P9_O_APPEND	tb/dromajo/src/fs.h	76;"	d
P9_O_CLOEXEC	tb/dromajo/src/fs.h	85;"	d
P9_O_CREAT	tb/dromajo/src/fs.h	72;"	d
P9_O_DIRECT	tb/dromajo/src/fs.h	80;"	d
P9_O_DIRECTORY	tb/dromajo/src/fs.h	82;"	d
P9_O_DSYNC	tb/dromajo/src/fs.h	78;"	d
P9_O_EXCL	tb/dromajo/src/fs.h	73;"	d
P9_O_FASYNC	tb/dromajo/src/fs.h	79;"	d
P9_O_LARGEFILE	tb/dromajo/src/fs.h	81;"	d
P9_O_NOACCESS	tb/dromajo/src/fs.h	71;"	d
P9_O_NOATIME	tb/dromajo/src/fs.h	84;"	d
P9_O_NOCTTY	tb/dromajo/src/fs.h	74;"	d
P9_O_NOFOLLOW	tb/dromajo/src/fs.h	83;"	d
P9_O_NONBLOCK	tb/dromajo/src/fs.h	77;"	d
P9_O_RDONLY	tb/dromajo/src/fs.h	68;"	d
P9_O_RDWR	tb/dromajo/src/fs.h	70;"	d
P9_O_SYNC	tb/dromajo/src/fs.h	86;"	d
P9_O_TRUNC	tb/dromajo/src/fs.h	75;"	d
P9_O_WRONLY	tb/dromajo/src/fs.h	69;"	d
P9_QTAPPEND	tb/dromajo/src/fs.h	43;"	d
P9_QTAUTH	tb/dromajo/src/fs.h	46;"	d
P9_QTDIR	tb/dromajo/src/fs.h	42;"	d
P9_QTEXCL	tb/dromajo/src/fs.h	44;"	d
P9_QTFILE	tb/dromajo/src/fs.h	50;"	d
P9_QTLINK	tb/dromajo/src/fs.h	49;"	d
P9_QTMOUNT	tb/dromajo/src/fs.h	45;"	d
P9_QTSYMLINK	tb/dromajo/src/fs.h	48;"	d
P9_QTTMP	tb/dromajo/src/fs.h	47;"	d
P9_SETATTR_ATIME	tb/dromajo/src/fs.h	93;"	d
P9_SETATTR_ATIME_SET	tb/dromajo/src/fs.h	96;"	d
P9_SETATTR_CTIME	tb/dromajo/src/fs.h	95;"	d
P9_SETATTR_GID	tb/dromajo/src/fs.h	91;"	d
P9_SETATTR_MODE	tb/dromajo/src/fs.h	89;"	d
P9_SETATTR_MTIME	tb/dromajo/src/fs.h	94;"	d
P9_SETATTR_MTIME_SET	tb/dromajo/src/fs.h	97;"	d
P9_SETATTR_SIZE	tb/dromajo/src/fs.h	92;"	d
P9_SETATTR_UID	tb/dromajo/src/fs.h	90;"	d
P9_S_IFBLK	tb/dromajo/src/fs.h	62;"	d
P9_S_IFCHR	tb/dromajo/src/fs.h	60;"	d
P9_S_IFDIR	tb/dromajo/src/fs.h	61;"	d
P9_S_IFIFO	tb/dromajo/src/fs.h	59;"	d
P9_S_IFLNK	tb/dromajo/src/fs.h	64;"	d
P9_S_IFMT	tb/dromajo/src/fs.h	58;"	d
P9_S_IFREG	tb/dromajo/src/fs.h	63;"	d
P9_S_IFSOCK	tb/dromajo/src/fs.h	65;"	d
P9_S_IRWXUGO	tb/dromajo/src/fs.h	53;"	d
P9_S_ISGID	tb/dromajo/src/fs.h	55;"	d
P9_S_ISUID	tb/dromajo/src/fs.h	56;"	d
P9_S_ISVTX	tb/dromajo/src/fs.h	54;"	d
PACK	src/fpu/tb/flexfloat/include/flexfloat.h	109;"	d
PAPER_BASE	fpga/src/paper_test/src/main.c	16;"	d	file:
PAUSE_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  PAUSE_DR,$/;"	e	enum:__anon129
PAUSE_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  PAUSE_IR,$/;"	e	enum:__anon129
PCAP_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	109;"	d
PCAP_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	109;"	d
PCIBarSetFunc	tb/dromajo/src/pci.h	/^typedef void PCIBarSetFunc(void *opaque, int bar_num, uint32_t addr,$/;"	t
PCIBus	tb/dromajo/src/pci.cpp	/^struct PCIBus {$/;"	s	file:
PCIBus	tb/dromajo/src/pci.h	/^typedef struct PCIBus PCIBus;$/;"	t	typeref:struct:PCIBus
PCIDevice	tb/dromajo/src/pci.cpp	/^struct PCIDevice {$/;"	s	file:
PCIDevice	tb/dromajo/src/pci.h	/^typedef struct PCIDevice PCIDevice;$/;"	t	typeref:struct:PCIDevice
PCIIORegion	tb/dromajo/src/pci.cpp	/^} PCIIORegion;$/;"	t	typeref:struct:__anon54	file:
PCI_ADDRESS_SPACE_IO	tb/dromajo/src/pci.h	50;"	d
PCI_ADDRESS_SPACE_MEM	tb/dromajo/src/pci.h	49;"	d
PCI_ADDRESS_SPACE_MEM_PREFETCH	tb/dromajo/src/pci.h	51;"	d
PCI_CAPABILITY_LIST	tb/dromajo/src/pci.h	67;"	d
PCI_CLASS_PROG	tb/dromajo/src/pci.h	64;"	d
PCI_COMMAND	tb/dromajo/src/pci.h	59;"	d
PCI_COMMAND_IO	tb/dromajo/src/pci.h	60;"	d
PCI_COMMAND_MEMORY	tb/dromajo/src/pci.h	61;"	d
PCI_DEVICE_ID	tb/dromajo/src/pci.h	58;"	d
PCI_H	tb/dromajo/src/pci.h	41;"	d
PCI_INTERRUPT_LINE	tb/dromajo/src/pci.h	68;"	d
PCI_INTERRUPT_PIN	tb/dromajo/src/pci.h	69;"	d
PCI_NUM_REGIONS	tb/dromajo/src/pci.h	54;"	d
PCI_ROM_SLOT	tb/dromajo/src/pci.h	53;"	d
PCI_STATUS	tb/dromajo/src/pci.h	62;"	d
PCI_STATUS_CAP_LIST	tb/dromajo/src/pci.h	63;"	d
PCI_SUBSYSTEM_ID	tb/dromajo/src/pci.h	66;"	d
PCI_SUBSYSTEM_VENDOR_ID	tb/dromajo/src/pci.h	65;"	d
PCI_VENDOR_ID	tb/dromajo/src/pci.h	57;"	d
PCW_SILICON_VERSION_1	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	84;"	d
PCW_SILICON_VERSION_1	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	84;"	d
PCW_SILICON_VERSION_2	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	85;"	d
PCW_SILICON_VERSION_2	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	85;"	d
PCW_SILICON_VERSION_3	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	86;"	d
PCW_SILICON_VERSION_3	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	86;"	d
PC_ALIGN	tb/riscv-isa-sim/riscv/decode.h	63;"	d
PC_SERIALIZE_AFTER	tb/riscv-isa-sim/riscv/decode.h	225;"	d
PC_SERIALIZE_BEFORE	tb/riscv-isa-sim/riscv/decode.h	224;"	d
PC_SERIALIZE_WFI	tb/riscv-isa-sim/riscv/decode.h	226;"	d
PGMASK	tb/riscv-isa-sim/riscv/mmu.h	/^const reg_t PGMASK = ~(PGSIZE-1);$/;"	v
PGSHIFT	tb/riscv-isa-sim/riscv/mmu.h	17;"	d
PGSIZE	tb/riscv-isa-sim/riscv/mmu.h	/^const reg_t PGSIZE = 1 << PGSHIFT;$/;"	v
PG_MASK	tb/dromajo/src/riscv_cpu.h	121;"	d
PG_SHIFT	tb/dromajo/src/riscv_cpu.h	120;"	d
PHYSICAL_ADDR_LEN_DEFAULT	tb/dromajo/src/riscv.h	134;"	d
PHYS_MEM_RANGE_MAX	tb/dromajo/src/iomem.h	84;"	d
PHYS_MEM_READ_WRITE	tb/dromajo/src/riscv_cpu.cpp	234;"	d	file:
PHYS_MEM_READ_WRITE	tb/dromajo/src/riscv_cpu.h	315;"	d
PHYS_MEM_READ_WRITE	tb/dromajo/src/riscv_cpu.h	323;"	d
PITON_SD_BASE_ADDR	openpiton/bootrom/linux/src/sd.c	5;"	d	file:
PITON_SD_LENGTH	openpiton/bootrom/linux/src/sd.c	9;"	d	file:
PKGS	src/fpga-support/behav/BramDwc/Makefile	/^PKGS = $(CF_MATH_PKG_PATH)\/CfMath.sv$/;"	m
PKGS	src/fpga-support/behav/common/Makefile	/^PKGS = $(CF_MATH_PKG_PATH)\/CfMath.sv$/;"	m
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	313;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	316;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	319;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	322;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	325;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	328;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	331;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	334;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	337;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	340;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	343;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	346;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	349;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	352;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	355;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	358;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	361;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	364;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	367;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	370;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	373;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	376;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	379;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	382;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	385;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	389;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	392;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	395;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	398;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	401;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	405;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	298;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	301;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	304;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	307;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	310;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	313;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	316;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	319;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	322;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	325;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	328;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	331;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	334;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	337;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	340;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	343;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	346;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	349;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	352;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	355;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	358;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	361;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	364;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	367;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	370;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	374;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	377;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	380;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	383;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	386;"	d	file:
PLATFORM_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	390;"	d	file:
PLIC_BASE_ADDR	tb/dromajo/src/riscv_machine.h	115;"	d
PLIC_BITFIELD_WORDS	tb/dromajo/src/riscv.h	183;"	d
PLIC_CONTEXT_BASE	tb/dromajo/src/riscv.h	180;"	d
PLIC_CONTEXT_STRIDE	tb/dromajo/src/riscv.h	181;"	d
PLIC_ENABLE_BASE	tb/dromajo/src/riscv.h	178;"	d
PLIC_ENABLE_STRIDE	tb/dromajo/src/riscv.h	179;"	d
PLIC_HART_CONFIG	tb/dromajo/src/riscv.h	173;"	d
PLIC_NUM_PRIORITIES	tb/dromajo/src/riscv.h	175;"	d
PLIC_NUM_SOURCES	tb/dromajo/src/riscv.h	174;"	d
PLIC_PENDING_BASE	tb/dromajo/src/riscv.h	177;"	d
PLIC_PRIORITY_BASE	tb/dromajo/src/riscv.h	176;"	d
PLIC_SIZE	tb/dromajo/src/riscv_machine.h	116;"	d
PMPADDR_MASK	tb/dromajo/src/riscv_cpu.cpp	83;"	d	file:
PMPCFG_A_MASK	tb/dromajo/src/riscv.h	/^    PMPCFG_A_MASK  = 0x18,$/;"	e	enum:__anon76
PMPCFG_A_NA4	tb/dromajo/src/riscv.h	/^    PMPCFG_A_NA4   = 0x10,$/;"	e	enum:__anon76
PMPCFG_A_NAPOT	tb/dromajo/src/riscv.h	/^    PMPCFG_A_NAPOT = 0x18,$/;"	e	enum:__anon76
PMPCFG_A_OFF	tb/dromajo/src/riscv.h	/^    PMPCFG_A_OFF   =    0,$/;"	e	enum:__anon76
PMPCFG_A_TOR	tb/dromajo/src/riscv.h	/^    PMPCFG_A_TOR   =    8,$/;"	e	enum:__anon76
PMPCFG_L	tb/dromajo/src/riscv.h	/^    PMPCFG_L       = 0x80,$/;"	e	enum:__anon76
PMPCFG_R	tb/dromajo/src/riscv.h	/^    PMPCFG_R       =    1, \/\/ NB: the three bottom bits follow the standard permissions order$/;"	e	enum:__anon76
PMPCFG_RES	tb/dromajo/src/riscv.h	/^    PMPCFG_RES     = 0x60,$/;"	e	enum:__anon76
PMPCFG_W	tb/dromajo/src/riscv.h	/^    PMPCFG_W       =    2,$/;"	e	enum:__anon76
PMPCFG_X	tb/dromajo/src/riscv.h	/^    PMPCFG_X       =    4,$/;"	e	enum:__anon76
PMP_A	bootrom/encoding.h	133;"	d
PMP_A	src/riscv-dbg/debug_rom/encoding.h	133;"	d
PMP_A	tb/riscv-isa-sim/riscv/encoding.h	133;"	d
PMP_L	bootrom/encoding.h	134;"	d
PMP_L	src/riscv-dbg/debug_rom/encoding.h	134;"	d
PMP_L	tb/riscv-isa-sim/riscv/encoding.h	134;"	d
PMP_N	tb/dromajo/src/riscv.h	157;"	d
PMP_NA4	bootrom/encoding.h	138;"	d
PMP_NA4	src/riscv-dbg/debug_rom/encoding.h	138;"	d
PMP_NA4	tb/riscv-isa-sim/riscv/encoding.h	138;"	d
PMP_NAPOT	bootrom/encoding.h	139;"	d
PMP_NAPOT	src/riscv-dbg/debug_rom/encoding.h	139;"	d
PMP_NAPOT	tb/riscv-isa-sim/riscv/encoding.h	139;"	d
PMP_R	bootrom/encoding.h	130;"	d
PMP_R	src/riscv-dbg/debug_rom/encoding.h	130;"	d
PMP_R	tb/riscv-isa-sim/riscv/encoding.h	130;"	d
PMP_SHIFT	bootrom/encoding.h	135;"	d
PMP_SHIFT	src/riscv-dbg/debug_rom/encoding.h	135;"	d
PMP_SHIFT	tb/riscv-isa-sim/riscv/encoding.h	135;"	d
PMP_TOR	bootrom/encoding.h	137;"	d
PMP_TOR	src/riscv-dbg/debug_rom/encoding.h	137;"	d
PMP_TOR	tb/riscv-isa-sim/riscv/encoding.h	137;"	d
PMP_W	bootrom/encoding.h	131;"	d
PMP_W	src/riscv-dbg/debug_rom/encoding.h	131;"	d
PMP_W	tb/riscv-isa-sim/riscv/encoding.h	131;"	d
PMP_X	bootrom/encoding.h	132;"	d
PMP_X	src/riscv-dbg/debug_rom/encoding.h	132;"	d
PMP_X	tb/riscv-isa-sim/riscv/encoding.h	132;"	d
POINTERQ_ADDR	fpga/src/paper_test/src/main.c	18;"	d	file:
POS	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {POS, NEG} sync_pol;$/;"	e	enum:__anon20
POWERREG	fpga/src/paper_test/src/main.c	23;"	d	file:
PRINTF_FORMAT	src/fpu/tb/flexfloat/include/flexfloat.h	101;"	d
PRINTF_FORMAT	src/fpu/tb/flexfloat/include/flexfloat.h	57;"	d
PRINTF_FORMAT	src/fpu/tb/flexfloat/include/flexfloat.h	75;"	d
PROGS	tb/dromajo/src/Makefile	/^PROGS=dromajo libdromajo_cosim.a$/;"	m
PROJECT	fpga/xilinx/xlnx_axi_clock_converter/Makefile	/^PROJECT:=xlnx_axi_clock_converter$/;"	m
PROJECT	fpga/xilinx/xlnx_axi_dwidth_converter/Makefile	/^PROJECT:=xlnx_axi_dwidth_converter$/;"	m
PROJECT	fpga/xilinx/xlnx_axi_gpio/Makefile	/^PROJECT:=xlnx_axi_gpio$/;"	m
PROJECT	fpga/xilinx/xlnx_axi_quad_spi/Makefile	/^PROJECT:=xlnx_axi_quad_spi$/;"	m
PROJECT	fpga/xilinx/xlnx_clk_gen/Makefile	/^PROJECT:=xlnx_clk_gen$/;"	m
PROJECT	fpga/xilinx/xlnx_ila/Makefile	/^PROJECT:=xlnx_ila$/;"	m
PROJECT	fpga/xilinx/xlnx_mig_7_ddr3/Makefile	/^PROJECT:=xlnx_mig_7_ddr3$/;"	m
PROJECT	fpga/xilinx/xlnx_protocol_checker/Makefile	/^PROJECT:=xlnx_protocol_checker$/;"	m
PRV_H	bootrom/encoding.h	113;"	d
PRV_H	src/riscv-dbg/debug_rom/encoding.h	113;"	d
PRV_H	tb/dromajo/src/riscv.h	79;"	d
PRV_H	tb/riscv-isa-sim/riscv/encoding.h	113;"	d
PRV_M	bootrom/encoding.h	114;"	d
PRV_M	src/riscv-dbg/debug_rom/encoding.h	114;"	d
PRV_M	tb/dromajo/src/riscv.h	80;"	d
PRV_M	tb/riscv-isa-sim/riscv/encoding.h	114;"	d
PRV_M	tb/riscv-isa-sim/riscv/insns/dret.h	/^require_privilege(PRV_M);$/;"	v
PRV_M	tb/riscv-isa-sim/riscv/insns/mret.h	/^require_privilege(PRV_M);$/;"	v
PRV_S	bootrom/encoding.h	112;"	d
PRV_S	src/riscv-dbg/debug_rom/encoding.h	112;"	d
PRV_S	tb/dromajo/src/riscv.h	78;"	d
PRV_S	tb/riscv-isa-sim/riscv/encoding.h	112;"	d
PRV_S	tb/riscv-isa-sim/riscv/insns/sfence_vma.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TVM) ? PRV_M : PRV_S);$/;"	v
PRV_S	tb/riscv-isa-sim/riscv/insns/sret.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TSR) ? PRV_M : PRV_S);$/;"	v
PRV_S	tb/riscv-isa-sim/riscv/insns/wfi.h	/^require_privilege(get_field(STATE.mstatus, MSTATUS_TW) ? PRV_M : PRV_S);$/;"	v
PRV_U	bootrom/encoding.h	111;"	d
PRV_U	src/riscv-dbg/debug_rom/encoding.h	111;"	d
PRV_U	tb/dromajo/src/riscv.h	77;"	d
PRV_U	tb/riscv-isa-sim/riscv/encoding.h	111;"	d
PR_target_ulong	tb/dromajo/src/riscv_cpu.h	78;"	d
PS7_INIT_CORRUPT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	76;"	d
PS7_INIT_CORRUPT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	76;"	d
PS7_INIT_SUCCESS	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	75;"	d
PS7_INIT_SUCCESS	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	75;"	d
PS7_INIT_TIMEOUT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	77;"	d
PS7_INIT_TIMEOUT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	77;"	d
PS7_MASK_POLL_TIME	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	10402;"	d	file:
PS7_MASK_POLL_TIME	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	10393;"	d	file:
PS7_POLL_FAILED_DDR_INIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	78;"	d
PS7_POLL_FAILED_DDR_INIT	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	78;"	d
PS7_POLL_FAILED_DMA	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	79;"	d
PS7_POLL_FAILED_DMA	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	79;"	d
PS7_POLL_FAILED_PLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	80;"	d
PS7_POLL_FAILED_PLL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	80;"	d
PS7_POST_CONFIG	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	89;"	d
PS7_POST_CONFIG	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	89;"	d
PSF2_HAS_UNICODE_TABLE	src/PAPER_hw/sim/csrc/libpsf/psf.h	8;"	d
PSF_MODE_512	src/PAPER_hw/sim/csrc/libpsf/psf.h	3;"	d
PSF_MODE_HAS_SEQ	src/PAPER_hw/sim/csrc/libpsf/psf.h	5;"	d
PSF_MODE_HAS_TAB	src/PAPER_hw/sim/csrc/libpsf/psf.h	4;"	d
PSF_MODE_MAX	src/PAPER_hw/sim/csrc/libpsf/psf.h	6;"	d
PSF_TYPE_1	src/PAPER_hw/sim/csrc/libpsf/psf.h	10;"	d
PSF_TYPE_2	src/PAPER_hw/sim/csrc/libpsf/psf.h	11;"	d
PSF_TYPE_UNKNOWN	src/PAPER_hw/sim/csrc/libpsf/psf.h	12;"	d
PTE_A	bootrom/encoding.h	166;"	d
PTE_A	src/riscv-dbg/debug_rom/encoding.h	166;"	d
PTE_A	tb/riscv-isa-sim/riscv/encoding.h	170;"	d
PTE_A_MASK	tb/dromajo/src/riscv_cpu.cpp	324;"	d	file:
PTE_D	bootrom/encoding.h	167;"	d
PTE_D	src/riscv-dbg/debug_rom/encoding.h	167;"	d
PTE_D	tb/riscv-isa-sim/riscv/encoding.h	171;"	d
PTE_D_MASK	tb/dromajo/src/riscv_cpu.cpp	325;"	d	file:
PTE_G	bootrom/encoding.h	165;"	d
PTE_G	src/riscv-dbg/debug_rom/encoding.h	165;"	d
PTE_G	tb/riscv-isa-sim/riscv/encoding.h	169;"	d
PTE_PPN_SHIFT	bootrom/encoding.h	170;"	d
PTE_PPN_SHIFT	src/riscv-dbg/debug_rom/encoding.h	170;"	d
PTE_PPN_SHIFT	tb/riscv-isa-sim/riscv/encoding.h	174;"	d
PTE_R	bootrom/encoding.h	161;"	d
PTE_R	src/riscv-dbg/debug_rom/encoding.h	161;"	d
PTE_R	tb/riscv-isa-sim/riscv/encoding.h	165;"	d
PTE_SOFT	bootrom/encoding.h	168;"	d
PTE_SOFT	src/riscv-dbg/debug_rom/encoding.h	168;"	d
PTE_SOFT	tb/riscv-isa-sim/riscv/encoding.h	172;"	d
PTE_TABLE	bootrom/encoding.h	172;"	d
PTE_TABLE	src/riscv-dbg/debug_rom/encoding.h	172;"	d
PTE_TABLE	tb/riscv-isa-sim/riscv/encoding.h	176;"	d
PTE_U	bootrom/encoding.h	164;"	d
PTE_U	src/riscv-dbg/debug_rom/encoding.h	164;"	d
PTE_U	tb/riscv-isa-sim/riscv/encoding.h	168;"	d
PTE_U_MASK	tb/dromajo/src/riscv_cpu.cpp	323;"	d	file:
PTE_V	bootrom/encoding.h	160;"	d
PTE_V	src/riscv-dbg/debug_rom/encoding.h	160;"	d
PTE_V	tb/riscv-isa-sim/riscv/encoding.h	164;"	d
PTE_V_MASK	tb/dromajo/src/riscv_cpu.cpp	322;"	d	file:
PTE_W	bootrom/encoding.h	162;"	d
PTE_W	src/riscv-dbg/debug_rom/encoding.h	162;"	d
PTE_W	tb/riscv-isa-sim/riscv/encoding.h	166;"	d
PTE_X	bootrom/encoding.h	163;"	d
PTE_X	src/riscv-dbg/debug_rom/encoding.h	163;"	d
PTE_X	tb/riscv-isa-sim/riscv/encoding.h	167;"	d
PX_BYTE_SIZE	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	10;"	d	file:
PYTHON	bootrom/Makefile	/^PYTHON=python$/;"	m
PYTHON	fpga/src/bootrom/Makefile	/^PYTHON=python$/;"	m
PYTHON	fpga/src/paper_test/Makefile	/^PYTHON=python$/;"	m
PYTHON	openpiton/bootrom/baremetal/Makefile	/^PYTHON=python$/;"	m
PYTHON	openpiton/bootrom/linux/Makefile	/^PYTHON=python$/;"	m
PYTHON	src/riscv-dbg/debug_rom/Makefile	/^PYTHON?=python$/;"	m
Palette	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UCHAR*		Palette;$/;"	m	struct:_BMP	file:
PhysMemoryMap	tb/dromajo/src/iomem.h	/^struct PhysMemoryMap {$/;"	s
PhysMemoryMap	tb/dromajo/src/iomem.h	/^typedef struct PhysMemoryMap PhysMemoryMap;$/;"	t	typeref:struct:PhysMemoryMap
PhysMemoryRange	tb/dromajo/src/iomem.h	/^} PhysMemoryRange;$/;"	t	typeref:struct:__anon48
Planes	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	USHORT		Planes;				\/* Number of color planes in the bitmap *\/$/;"	m	struct:_BMP_Header	file:
PrecisionHash	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^struct PrecisionHash {$/;"	s
PrecisionPairHash	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^struct PrecisionPairHash {$/;"	s
QDBMP_VERSION_MAJOR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	62;"	d
QDBMP_VERSION_MINOR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	63;"	d
QDBMP_VERSION_PATCH	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	64;"	d
QNAN_MASK	tb/dromajo/src/softfp_template.h	1144;"	d
QNAN_MASK	tb/dromajo/src/softfp_template.h	67;"	d
QSPI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	96;"	d
QSPI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	96;"	d
QueueState	tb/dromajo/src/virtio.cpp	/^} QueueState;$/;"	t	typeref:struct:__anon33	file:
RAM_BASE_ADDR	tb/dromajo/src/riscv_cpu.h	51;"	d
RANDOM	tb/dromajo/src/LiveCacheCore.h	/^enum ReplacementPolicy { LRU, LRUp, RANDOM};$/;"	e	enum:ReplacementPolicy
RANDY_DATA	src/PAPER_hw/sw/common/randy_bobandy.h	/^static u64 RANDY_DATA[] = {$/;"	v
RBR	tb/riscv-isa-sim/riscv/uart.cc	4;"	d	file:
READ	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	24;"	d	file:
READ	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	41;"	d	file:
READ	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	48;"	d	file:
READ_FREG	tb/riscv-isa-sim/riscv/decode.h	132;"	d
READ_REG	tb/riscv-isa-sim/riscv/decode.h	131;"	d
RED	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	18;"	d	file:
RED	src/PAPER_hw/sw/common/ah_video.h	/^  RED = 4,$/;"	e	enum:__anon22
REGISTER_EXTENSION	tb/riscv-isa-sim/riscv/extension.h	33;"	d
REGISTER_INSN	tb/riscv-isa-sim/riscv/processor.h	345;"	d
REL_WHEEL	tb/dromajo/src/virtio.cpp	1392;"	d	file:
REL_X	tb/dromajo/src/virtio.cpp	1389;"	d	file:
REL_Y	tb/dromajo/src/virtio.cpp	1390;"	d	file:
REL_Z	tb/dromajo/src/virtio.cpp	1391;"	d	file:
REMOTE_BITBANG_H	tb/dpi/remote_bitbang.h	4;"	d
REMOTE_BITBANG_H	tb/riscv-isa-sim/riscv/remote_bitbang.h	2;"	d
RGB	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {RGB, FOURFOURFOUR, FOURTWOTWO} color_format;$/;"	e	enum:__anon16
RISCVCPUState	tb/dromajo/src/riscv_cpu.h	/^typedef struct RISCVCPUState {$/;"	s
RISCVCPUState	tb/dromajo/src/riscv_cpu.h	/^} RISCVCPUState;$/;"	t	typeref:struct:RISCVCPUState
RISCVCTFInfo	tb/dromajo/src/riscv_cpu.h	/^} RISCVCTFInfo;$/;"	t	typeref:enum:__anon56
RISCVMachine	tb/dromajo/src/machine.h	/^typedef struct RISCVMachine RISCVMachine;$/;"	t	typeref:struct:RISCVMachine
RISCVMachine	tb/dromajo/src/riscv_machine.h	/^struct RISCVMachine {$/;"	s
RISCVMachineHooks	tb/dromajo/src/riscv_machine.h	/^typedef struct RISCVMachineHooks {$/;"	s
RISCVMachineHooks	tb/dromajo/src/riscv_machine.h	/^} RISCVMachineHooks;$/;"	t	typeref:struct:RISCVMachineHooks
RISCV_CPU_H	tb/dromajo/src/riscv_cpu.h	41;"	d
RISCV_CSR_ENCODING_H	bootrom/encoding.h	4;"	d
RISCV_CSR_ENCODING_H	src/riscv-dbg/debug_rom/encoding.h	4;"	d
RISCV_CSR_ENCODING_H	tb/riscv-isa-sim/riscv/encoding.h	4;"	d
RISCV_ENCODING_H	bootrom/encoding.h	226;"	d
RISCV_ENCODING_H	src/riscv-dbg/debug_rom/encoding.h	226;"	d
RISCV_ENCODING_H	tb/riscv-isa-sim/riscv/encoding.h	230;"	d
RISCV_GCC	bootrom/Makefile	/^RISCV_GCC?=riscv64-unknown-elf-gcc$/;"	m
RISCV_GCC	openpiton/bootrom/baremetal/Makefile	/^RISCV_GCC?=riscv64-unknown-elf-gcc$/;"	m
RISCV_H	tb/dromajo/src/riscv.h	26;"	d
RISCV_MACHINE_H	tb/dromajo/src/riscv_machine.h	41;"	d
RISCV_OBJCOPY	bootrom/Makefile	/^RISCV_OBJCOPY?=riscv64-unknown-elf-objcopy$/;"	m
RISCV_OBJCOPY	openpiton/bootrom/baremetal/Makefile	/^RISCV_OBJCOPY?=riscv64-unknown-elf-objcopy$/;"	m
RISCV_PGLEVEL_BITS	bootrom/encoding.h	179;"	d
RISCV_PGLEVEL_BITS	bootrom/encoding.h	184;"	d
RISCV_PGLEVEL_BITS	src/riscv-dbg/debug_rom/encoding.h	179;"	d
RISCV_PGLEVEL_BITS	src/riscv-dbg/debug_rom/encoding.h	184;"	d
RISCV_PGLEVEL_BITS	tb/riscv-isa-sim/riscv/encoding.h	183;"	d
RISCV_PGLEVEL_BITS	tb/riscv-isa-sim/riscv/encoding.h	188;"	d
RISCV_PGSHIFT	bootrom/encoding.h	187;"	d
RISCV_PGSHIFT	src/riscv-dbg/debug_rom/encoding.h	187;"	d
RISCV_PGSHIFT	tb/riscv-isa-sim/riscv/encoding.h	191;"	d
RISCV_PGSIZE	bootrom/encoding.h	188;"	d
RISCV_PGSIZE	src/riscv-dbg/debug_rom/encoding.h	188;"	d
RISCV_PGSIZE	tb/riscv-isa-sim/riscv/encoding.h	192;"	d
RM	src/PAPER_hw/ips/common_cells/formal/Makefile	/^RM	?= rm$/;"	m
RM	src/PAPER_hw/sim/csrc/build/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^RM = \/usr\/bin\/cmake -E remove -f$/;"	m
RM	src/common_cells/formal/Makefile	/^RM	?= rm$/;"	m
RM	tb/riscv-isa-sim/riscv/decode.h	178;"	d
RM_RDN	tb/dromajo/src/softfp.h	/^    RM_RDN, \/* Round Down *\/$/;"	e	enum:__anon62
RM_RMM	tb/dromajo/src/softfp.h	/^    RM_RMM, \/* Round to Nearest, ties to Max Magnitude *\/$/;"	e	enum:__anon62
RM_RNE	tb/dromajo/src/softfp.h	/^    RM_RNE, \/* Round to Nearest, ties to Even *\/$/;"	e	enum:__anon62
RM_RTZ	tb/dromajo/src/softfp.h	/^    RM_RTZ, \/* Round towards Zero *\/$/;"	e	enum:__anon62
RM_RUP	tb/dromajo/src/softfp.h	/^    RM_RUP, \/* Round Up *\/$/;"	e	enum:__anon62
RND_SIZE	tb/dromajo/src/softfp_template.h	1143;"	d
RND_SIZE	tb/dromajo/src/softfp_template.h	66;"	d
ROM_BASE_ADDR	tb/dromajo/src/riscv_cpu.h	47;"	d
ROM_SIZE	tb/dromajo/src/riscv_cpu.h	46;"	d
ROOT_FILENAME	tb/dromajo/src/fs_utils.h	41;"	d
RRIP_M	tb/dromajo/src/LiveCacheCore.h	68;"	d
RS1	tb/riscv-isa-sim/riscv/decode.h	133;"	d
RS2	tb/riscv-isa-sim/riscv/decode.h	134;"	d
RS2	tb/riscv-isa-sim/riscv/insns/and.h	/^WRITE_RD(RS1 & RS2);$/;"	v
RTC_FREQ	tb/dromajo/src/riscv_machine.h	136;"	d
RTC_FREQ_DIV	tb/dromajo/src/riscv_machine.h	121;"	d
RUNSCRIPT_GUI	src/fpga-support/behav/BramDwc/Makefile	/^RUNSCRIPT_GUI	= .\/scripts\/run_gui.tcl$/;"	m
RUNSCRIPT_GUI	src/fpga-support/behav/common/Makefile	/^RUNSCRIPT_GUI	= .\/scripts\/run_gui.tcl$/;"	m
RUNSCRIPT_NOGUI	src/fpga-support/behav/BramDwc/Makefile	/^RUNSCRIPT_NOGUI	= .\/scripts\/run.tcl$/;"	m
RUNSCRIPT_NOGUI	src/fpga-support/behav/common/Makefile	/^RUNSCRIPT_NOGUI	= .\/scripts\/run.tcl$/;"	m
RUN_TEST_IDLE	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  RUN_TEST_IDLE,$/;"	e	enum:__anon129
RVC_FRS2	tb/riscv-isa-sim/riscv/decode.h	161;"	d
RVC_FRS2S	tb/riscv-isa-sim/riscv/decode.h	162;"	d
RVC_RS1	tb/riscv-isa-sim/riscv/decode.h	157;"	d
RVC_RS1S	tb/riscv-isa-sim/riscv/decode.h	159;"	d
RVC_RS2	tb/riscv-isa-sim/riscv/decode.h	158;"	d
RVC_RS2	tb/riscv-isa-sim/riscv/insns/c_mv.h	/^WRITE_RD(RVC_RS2);$/;"	v
RVC_RS2S	tb/riscv-isa-sim/riscv/decode.h	160;"	d
RVC_RS2S	tb/riscv-isa-sim/riscv/insns/c_and.h	/^WRITE_RVC_RS1S(RVC_RS1S & RVC_RS2S);$/;"	v
RVC_SP	tb/riscv-isa-sim/riscv/decode.h	163;"	d
ReadHeader	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	ReadHeader( BMP* bmp, FILE* f )$/;"	f
ReadUINT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	ReadUINT( UINT* x, FILE* f )$/;"	f
ReadUSHORT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	ReadUSHORT( USHORT *x, FILE* f )$/;"	f
ReplacementPolicy	tb/dromajo/src/LiveCacheCore.h	/^enum ReplacementPolicy { LRU, LRUp, RANDOM};$/;"	g
Reserved1	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	USHORT		Reserved1;			\/* Reserved *\/$/;"	m	struct:_BMP_Header	file:
Reserved2	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	USHORT		Reserved2;			\/* Reserved *\/$/;"	m	struct:_BMP_Header	file:
RoundingModeEnum	tb/dromajo/src/softfp.h	/^} RoundingModeEnum;$/;"	t	typeref:enum:__anon62
S	tb/dromajo/src/LiveCache.h	/^    enum StateType { M, E, S, I };$/;"	e	enum:LiveCache::CState::StateType
S0	tb/riscv-isa-sim/riscv/opcodes.h	5;"	d
S1	tb/riscv-isa-sim/riscv/opcodes.h	6;"	d
SAAB_FILE	src/PAPER_hw/sim/csrc/main.c	12;"	d	file:
SATP32_ASID	bootrom/encoding.h	117;"	d
SATP32_ASID	src/riscv-dbg/debug_rom/encoding.h	117;"	d
SATP32_ASID	tb/riscv-isa-sim/riscv/encoding.h	117;"	d
SATP32_MODE	bootrom/encoding.h	116;"	d
SATP32_MODE	src/riscv-dbg/debug_rom/encoding.h	116;"	d
SATP32_MODE	tb/riscv-isa-sim/riscv/encoding.h	116;"	d
SATP32_PPN	bootrom/encoding.h	118;"	d
SATP32_PPN	src/riscv-dbg/debug_rom/encoding.h	118;"	d
SATP32_PPN	tb/riscv-isa-sim/riscv/encoding.h	118;"	d
SATP64_ASID	bootrom/encoding.h	120;"	d
SATP64_ASID	src/riscv-dbg/debug_rom/encoding.h	120;"	d
SATP64_ASID	tb/riscv-isa-sim/riscv/encoding.h	120;"	d
SATP64_MODE	bootrom/encoding.h	119;"	d
SATP64_MODE	src/riscv-dbg/debug_rom/encoding.h	119;"	d
SATP64_MODE	tb/riscv-isa-sim/riscv/encoding.h	119;"	d
SATP64_PPN	bootrom/encoding.h	121;"	d
SATP64_PPN	src/riscv-dbg/debug_rom/encoding.h	121;"	d
SATP64_PPN	tb/riscv-isa-sim/riscv/encoding.h	121;"	d
SATP_MASK	tb/dromajo/src/riscv_cpu.h	125;"	d
SATP_MODE	bootrom/encoding.h	180;"	d
SATP_MODE	bootrom/encoding.h	185;"	d
SATP_MODE	src/riscv-dbg/debug_rom/encoding.h	180;"	d
SATP_MODE	src/riscv-dbg/debug_rom/encoding.h	185;"	d
SATP_MODE	tb/riscv-isa-sim/riscv/encoding.h	184;"	d
SATP_MODE	tb/riscv-isa-sim/riscv/encoding.h	189;"	d
SATP_MODE_OFF	bootrom/encoding.h	123;"	d
SATP_MODE_OFF	src/riscv-dbg/debug_rom/encoding.h	123;"	d
SATP_MODE_OFF	tb/riscv-isa-sim/riscv/encoding.h	123;"	d
SATP_MODE_SV32	bootrom/encoding.h	124;"	d
SATP_MODE_SV32	src/riscv-dbg/debug_rom/encoding.h	124;"	d
SATP_MODE_SV32	tb/riscv-isa-sim/riscv/encoding.h	124;"	d
SATP_MODE_SV39	bootrom/encoding.h	125;"	d
SATP_MODE_SV39	src/riscv-dbg/debug_rom/encoding.h	125;"	d
SATP_MODE_SV39	tb/riscv-isa-sim/riscv/encoding.h	125;"	d
SATP_MODE_SV48	bootrom/encoding.h	126;"	d
SATP_MODE_SV48	src/riscv-dbg/debug_rom/encoding.h	126;"	d
SATP_MODE_SV48	tb/riscv-isa-sim/riscv/encoding.h	126;"	d
SATP_MODE_SV57	bootrom/encoding.h	127;"	d
SATP_MODE_SV57	src/riscv-dbg/debug_rom/encoding.h	127;"	d
SATP_MODE_SV57	tb/riscv-isa-sim/riscv/encoding.h	127;"	d
SATP_MODE_SV64	bootrom/encoding.h	128;"	d
SATP_MODE_SV64	src/riscv-dbg/debug_rom/encoding.h	128;"	d
SATP_MODE_SV64	tb/riscv-isa-sim/riscv/encoding.h	128;"	d
SBI_CLEAR_IPI	tb/dromajo/src/riscv.h	/^    SBI_CLEAR_IPI,$/;"	e	enum:__anon75
SBI_CONSOLE_GETCHAR	tb/dromajo/src/riscv.h	/^    SBI_CONSOLE_GETCHAR,$/;"	e	enum:__anon75
SBI_CONSOLE_PUTCHAR	tb/dromajo/src/riscv.h	/^    SBI_CONSOLE_PUTCHAR,$/;"	e	enum:__anon75
SBI_DISK_READ	tb/dromajo/src/riscv.h	/^    SBI_DISK_READ,$/;"	e	enum:__anon75
SBI_DISK_SIZE	tb/dromajo/src/riscv.h	/^    SBI_DISK_SIZE,$/;"	e	enum:__anon75
SBI_DISK_WRITE	tb/dromajo/src/riscv.h	/^    SBI_DISK_WRITE,$/;"	e	enum:__anon75
SBI_REMOTE_FENCE_I	tb/dromajo/src/riscv.h	/^    SBI_REMOTE_FENCE_I,$/;"	e	enum:__anon75
SBI_REMOTE_SFENCE_VMA	tb/dromajo/src/riscv.h	/^    SBI_REMOTE_SFENCE_VMA,$/;"	e	enum:__anon75
SBI_REMOTE_SFENCE_VMA_ASID	tb/dromajo/src/riscv.h	/^    SBI_REMOTE_SFENCE_VMA_ASID,$/;"	e	enum:__anon75
SBI_SEND_IPI	tb/dromajo/src/riscv.h	/^    SBI_SEND_IPI,$/;"	e	enum:__anon75
SBI_SET_TIMER	tb/dromajo/src/riscv.h	/^    SBI_SET_TIMER,$/;"	e	enum:__anon75
SBI_SHUTDOWN	tb/dromajo/src/riscv.h	/^    SBI_SHUTDOWN,$/;"	e	enum:__anon75
SBY	src/PAPER_hw/ips/common_cells/formal/Makefile	/^SBY	?= sby$/;"	m
SBY	src/common_cells/formal/Makefile	/^SBY	?= sby$/;"	m
SCAUSE_MASK	tb/dromajo/src/riscv.h	73;"	d
SCR	tb/riscv-isa-sim/riscv/uart.cc	13;"	d	file:
SCU_GLOBAL_TIMER_AUTO_INC	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	121;"	d
SCU_GLOBAL_TIMER_AUTO_INC	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	121;"	d
SCU_GLOBAL_TIMER_CONTROL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	120;"	d
SCU_GLOBAL_TIMER_CONTROL	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	120;"	d
SCU_GLOBAL_TIMER_COUNT_L32	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	118;"	d
SCU_GLOBAL_TIMER_COUNT_L32	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	118;"	d
SCU_GLOBAL_TIMER_COUNT_U32	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	119;"	d
SCU_GLOBAL_TIMER_COUNT_U32	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	119;"	d
SDIO_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	102;"	d
SDIO_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	102;"	d
SDR	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {DDR, SDR} data_rate;$/;"	e	enum:__anon15
SD_CMD_READ_BLOCK_MULTIPLE	fpga/src/bootrom/src/sd.h	6;"	d
SD_CMD_READ_BLOCK_MULTIPLE	fpga/src/paper_test/src/sd.h	6;"	d
SD_CMD_READ_BLOCK_MULTIPLE	openpiton/bootrom/linux/src/sd.h	6;"	d
SD_CMD_STOP_TRANSMISSION	fpga/src/bootrom/src/sd.h	5;"	d
SD_CMD_STOP_TRANSMISSION	fpga/src/paper_test/src/sd.h	5;"	d
SD_CMD_STOP_TRANSMISSION	openpiton/bootrom/linux/src/sd.h	5;"	d
SD_COPY_ERROR_CMD18	fpga/src/bootrom/src/sd.h	8;"	d
SD_COPY_ERROR_CMD18	fpga/src/paper_test/src/sd.h	8;"	d
SD_COPY_ERROR_CMD18	openpiton/bootrom/linux/src/sd.h	8;"	d
SD_COPY_ERROR_CMD18_CRC	fpga/src/bootrom/src/sd.h	9;"	d
SD_COPY_ERROR_CMD18_CRC	fpga/src/paper_test/src/sd.h	9;"	d
SD_COPY_ERROR_CMD18_CRC	openpiton/bootrom/linux/src/sd.h	9;"	d
SD_DATA_TOKEN	fpga/src/bootrom/src/sd.h	7;"	d
SD_DATA_TOKEN	fpga/src/paper_test/src/sd.h	7;"	d
SD_DATA_TOKEN	openpiton/bootrom/linux/src/sd.h	7;"	d
SD_INIT_ERROR_ACMD41	fpga/src/bootrom/src/sd.h	14;"	d
SD_INIT_ERROR_ACMD41	fpga/src/paper_test/src/sd.h	14;"	d
SD_INIT_ERROR_ACMD41	openpiton/bootrom/linux/src/sd.h	14;"	d
SD_INIT_ERROR_CMD0	fpga/src/bootrom/src/sd.h	12;"	d
SD_INIT_ERROR_CMD0	fpga/src/paper_test/src/sd.h	12;"	d
SD_INIT_ERROR_CMD0	openpiton/bootrom/linux/src/sd.h	12;"	d
SD_INIT_ERROR_CMD8	fpga/src/bootrom/src/sd.h	13;"	d
SD_INIT_ERROR_CMD8	fpga/src/paper_test/src/sd.h	13;"	d
SD_INIT_ERROR_CMD8	openpiton/bootrom/linux/src/sd.h	13;"	d
SECTOR_SIZE	tb/dromajo/src/dromajo_main.cpp	212;"	d	file:
SECTOR_SIZE	tb/dromajo/src/virtio.cpp	1020;"	d	file:
SEEK	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	26;"	d	file:
SEEK	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	43;"	d	file:
SEEK2	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	27;"	d	file:
SEEK2	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	50;"	d	file:
SELECT_DR_SCAN	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  SELECT_DR_SCAN,$/;"	e	enum:__anon129
SELECT_IR_SCAN	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  SELECT_IR_SCAN,$/;"	e	enum:__anon129
SEPARATE	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SEPARATE, EMBEDDED} sync_type;$/;"	e	enum:__anon17
SEPC_TRUNCATE	tb/dromajo/src/riscv_cpu.cpp	79;"	d	file:
SHAMT	tb/riscv-isa-sim/riscv/decode.h	175;"	d
SHELL	src/PAPER_hw/sim/csrc/build/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHELL	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^SHELL = \/bin\/sh$/;"	m
SHIFT_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  SHIFT_DR,$/;"	e	enum:__anon129
SHIFT_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  SHIFT_IR,$/;"	e	enum:__anon129
SHORTNAME	tb/riscv-isa-sim/riscv/debug_defines.h	1328;"	d
SHORTNAME_FIELD	tb/riscv-isa-sim/riscv/debug_defines.h	1334;"	d
SHORTNAME_FIELD_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1333;"	d
SHORTNAME_FIELD_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1332;"	d
SHT_GROUP	tb/dpi/elfloader.cc	20;"	d	file:
SHT_GROUP	tb/dpi/spike.cc	29;"	d	file:
SHT_PROGBITS	tb/dpi/elfloader.cc	19;"	d	file:
SHT_PROGBITS	tb/dpi/spike.cc	28;"	d	file:
SIFIVE_UART_DIV	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_DIV           = 24,$/;"	e	enum:__anon44	file:
SIFIVE_UART_IE	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IE            = 16,$/;"	e	enum:__anon44	file:
SIFIVE_UART_IE_RXWM	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IE_RXWM       = 2  \/* Receive watermark interrupt enable *\/$/;"	e	enum:__anon45	file:
SIFIVE_UART_IE_TXWM	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IE_TXWM       = 1, \/* Transmit watermark interrupt enable *\/$/;"	e	enum:__anon45	file:
SIFIVE_UART_IP	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IP            = 20,$/;"	e	enum:__anon44	file:
SIFIVE_UART_IP_RXWM	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IP_RXWM       = 2  \/* Receive watermark interrupt pending *\/$/;"	e	enum:__anon46	file:
SIFIVE_UART_IP_TXWM	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_IP_TXWM       = 1, \/* Transmit watermark interrupt pending *\/$/;"	e	enum:__anon46	file:
SIFIVE_UART_MAX	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_MAX           = 32$/;"	e	enum:__anon44	file:
SIFIVE_UART_RXCTRL	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_RXCTRL        = 12,$/;"	e	enum:__anon44	file:
SIFIVE_UART_RXFIFO	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_RXFIFO        = 4,$/;"	e	enum:__anon44	file:
SIFIVE_UART_RXMARK	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_RXMARK        = 14,$/;"	e	enum:__anon44	file:
SIFIVE_UART_TXCTRL	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_TXCTRL        = 8,$/;"	e	enum:__anon44	file:
SIFIVE_UART_TXFIFO	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_TXFIFO        = 0,$/;"	e	enum:__anon44	file:
SIFIVE_UART_TXMARK	tb/dromajo/src/riscv_machine.cpp	/^    SIFIVE_UART_TXMARK        = 10,$/;"	e	enum:__anon44	file:
SIGN	src/fpu/tb/flexfloat/include/flexfloat.h	107;"	d
SIGN_MASK	tb/dromajo/src/softfp_template.h	1141;"	d
SIGN_MASK	tb/dromajo/src/softfp_template.h	64;"	d
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	163;"	d	file:
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	178;"	d	file:
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	21;"	d	file:
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	157;"	d	file:
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	172;"	d	file:
SIMULATE_ID	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	21;"	d	file:
SIMULATE_LOG	src/fpga-support/behav/BramDwc/Makefile	/^SIMULATE_LOG    = simulate.log$/;"	m
SIMULATE_LOG	src/fpga-support/behav/common/Makefile	/^SIMULATE_LOG    = simulate.log$/;"	m
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	170;"	d	file:
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	185;"	d	file:
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	37;"	d	file:
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	164;"	d	file:
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	179;"	d	file:
SIMULATE_VERSION_MAJOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	37;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	171;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	186;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	38;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	165;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	180;"	d	file:
SIMULATE_VERSION_MINOR	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	38;"	d	file:
SIP_SSIP	bootrom/encoding.h	108;"	d
SIP_SSIP	src/riscv-dbg/debug_rom/encoding.h	108;"	d
SIP_SSIP	tb/riscv-isa-sim/riscv/encoding.h	108;"	d
SIP_STIP	bootrom/encoding.h	109;"	d
SIP_STIP	src/riscv-dbg/debug_rom/encoding.h	109;"	d
SIP_STIP	tb/riscv-isa-sim/riscv/encoding.h	109;"	d
SIXTEEN_NINE	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SIXTEEN_NINE, FOUR_THREE} aspect_ratio;$/;"	e	enum:__anon21
SMALLEST_NORM_NEG	src/fpu/tb/flexfloat/include/flexfloat.h	48;"	d
SMALLEST_NORM_NEG	src/fpu/tb/flexfloat/include/flexfloat.h	66;"	d
SMALLEST_NORM_NEG	src/fpu/tb/flexfloat/include/flexfloat.h	92;"	d
SMALLEST_NORM_POS	src/fpu/tb/flexfloat/include/flexfloat.h	47;"	d
SMALLEST_NORM_POS	src/fpu/tb/flexfloat/include/flexfloat.h	65;"	d
SMALLEST_NORM_POS	src/fpu/tb/flexfloat/include/flexfloat.h	90;"	d
SMC_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	97;"	d
SMC_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	97;"	d
SMP_BARRIER_ADDR	openpiton/bootrom/linux/src/smp.h	11;"	d
SOFTFLOAT_FAST_DIV64TO32	tb/riscv-isa-sim/softfloat/platform.h	43;"	d
SOFTFLOAT_FAST_INT64	tb/riscv-isa-sim/softfloat/platform.h	42;"	d
SOFTFP_H	tb/dromajo/src/softfp.h	40;"	d
SOURCEDIR	docs/Makefile	/^SOURCEDIR     = .$/;"	m
SPHINXBUILD	docs/Makefile	/^SPHINXBUILD   ?= sphinx-build$/;"	m
SPHINXOPTS	docs/Makefile	/^SPHINXOPTS    ?=$/;"	m
SPI_BASE	fpga/src/bootrom/src/spi.h	5;"	d
SPI_BASE	fpga/src/paper_test/src/spi.h	5;"	d
SPI_BASE	openpiton/bootrom/linux/src/spi.h	5;"	d
SPI_CONTROL_REG	fpga/src/bootrom/src/spi.h	8;"	d
SPI_CONTROL_REG	fpga/src/paper_test/src/spi.h	8;"	d
SPI_CONTROL_REG	openpiton/bootrom/linux/src/spi.h	8;"	d
SPI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	104;"	d
SPI_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	104;"	d
SPI_INTERRUPT_ENABLE_REG	fpga/src/bootrom/src/spi.h	17;"	d
SPI_INTERRUPT_ENABLE_REG	fpga/src/paper_test/src/spi.h	17;"	d
SPI_INTERRUPT_ENABLE_REG	openpiton/bootrom/linux/src/spi.h	17;"	d
SPI_INTERRUPT_GLOBAL_ENABLE_REG	fpga/src/bootrom/src/spi.h	15;"	d
SPI_INTERRUPT_GLOBAL_ENABLE_REG	fpga/src/paper_test/src/spi.h	15;"	d
SPI_INTERRUPT_GLOBAL_ENABLE_REG	openpiton/bootrom/linux/src/spi.h	15;"	d
SPI_INTERRUPT_STATUS_REG	fpga/src/bootrom/src/spi.h	16;"	d
SPI_INTERRUPT_STATUS_REG	fpga/src/paper_test/src/spi.h	16;"	d
SPI_INTERRUPT_STATUS_REG	openpiton/bootrom/linux/src/spi.h	16;"	d
SPI_RECEIVE_OCCUPANCY	fpga/src/bootrom/src/spi.h	14;"	d
SPI_RECEIVE_OCCUPANCY	fpga/src/paper_test/src/spi.h	14;"	d
SPI_RECEIVE_OCCUPANCY	openpiton/bootrom/linux/src/spi.h	14;"	d
SPI_RECEIVE_REG	fpga/src/bootrom/src/spi.h	11;"	d
SPI_RECEIVE_REG	fpga/src/paper_test/src/spi.h	11;"	d
SPI_RECEIVE_REG	openpiton/bootrom/linux/src/spi.h	11;"	d
SPI_RESET_REG	fpga/src/bootrom/src/spi.h	7;"	d
SPI_RESET_REG	fpga/src/paper_test/src/spi.h	7;"	d
SPI_RESET_REG	openpiton/bootrom/linux/src/spi.h	7;"	d
SPI_SLAVE_SELECT_REG	fpga/src/bootrom/src/spi.h	12;"	d
SPI_SLAVE_SELECT_REG	fpga/src/paper_test/src/spi.h	12;"	d
SPI_SLAVE_SELECT_REG	openpiton/bootrom/linux/src/spi.h	12;"	d
SPI_STATUS_REG	fpga/src/bootrom/src/spi.h	9;"	d
SPI_STATUS_REG	fpga/src/paper_test/src/spi.h	9;"	d
SPI_STATUS_REG	openpiton/bootrom/linux/src/spi.h	9;"	d
SPI_TRANSMIT_OCCUPANCY	fpga/src/bootrom/src/spi.h	13;"	d
SPI_TRANSMIT_OCCUPANCY	fpga/src/paper_test/src/spi.h	13;"	d
SPI_TRANSMIT_OCCUPANCY	openpiton/bootrom/linux/src/spi.h	13;"	d
SPI_TRANSMIT_REG	fpga/src/bootrom/src/spi.h	10;"	d
SPI_TRANSMIT_REG	fpga/src/paper_test/src/spi.h	10;"	d
SPI_TRANSMIT_REG	openpiton/bootrom/linux/src/spi.h	10;"	d
SRCS	src/fpga-support/behav/BramDwc/Makefile	/^SRCS = $(wildcard ..\/common\/modules\/*.sv) $(wildcard ..\/..\/rtl\/*.sv)$/;"	m
SRCS	src/fpga-support/behav/common/Makefile	/^SRCS = $(wildcard ..\/common\/modules\/*.sv) $(wildcard ..\/..\/rtl\/*.sv)$/;"	m
SRCS_ASM	fpga/src/bootrom/Makefile	/^SRCS_ASM = startup.S$/;"	m
SRCS_ASM	fpga/src/paper_test/Makefile	/^SRCS_ASM = startup.S$/;"	m
SRCS_ASM	openpiton/bootrom/linux/Makefile	/^SRCS_ASM = startup.S$/;"	m
SRCS_C	fpga/src/bootrom/Makefile	/^SRCS_C = src\/main.c src\/uart.c src\/spi.c src\/sd.c src\/gpt.c$/;"	m
SRCS_C	fpga/src/paper_test/Makefile	/^SRCS_C = src\/main.c src\/uart.c #src\/spi.c src\/sd.c src\/gpt.c$/;"	m
SRCS_C	openpiton/bootrom/linux/Makefile	/^SRCS_C = src\/main.c src\/uart.c src\/spi.c src\/sd.c src\/gpt.c$/;"	m
SRC_ADV7511_COMM_H_	src/PAPER_hw/sw/common/adv7511_comm.h	9;"	d
SSTATUS32_SD	bootrom/encoding.h	39;"	d
SSTATUS32_SD	src/riscv-dbg/debug_rom/encoding.h	39;"	d
SSTATUS32_SD	tb/riscv-isa-sim/riscv/encoding.h	39;"	d
SSTATUS64_SD	bootrom/encoding.h	41;"	d
SSTATUS64_SD	src/riscv-dbg/debug_rom/encoding.h	41;"	d
SSTATUS64_SD	tb/riscv-isa-sim/riscv/encoding.h	41;"	d
SSTATUS_FS	bootrom/encoding.h	35;"	d
SSTATUS_FS	src/riscv-dbg/debug_rom/encoding.h	35;"	d
SSTATUS_FS	tb/riscv-isa-sim/riscv/encoding.h	35;"	d
SSTATUS_MASK	tb/dromajo/src/riscv_cpu.cpp	863;"	d	file:
SSTATUS_MXR	bootrom/encoding.h	38;"	d
SSTATUS_MXR	src/riscv-dbg/debug_rom/encoding.h	38;"	d
SSTATUS_MXR	tb/riscv-isa-sim/riscv/encoding.h	38;"	d
SSTATUS_SD	bootrom/encoding.h	178;"	d
SSTATUS_SD	bootrom/encoding.h	183;"	d
SSTATUS_SD	src/riscv-dbg/debug_rom/encoding.h	178;"	d
SSTATUS_SD	src/riscv-dbg/debug_rom/encoding.h	183;"	d
SSTATUS_SD	tb/riscv-isa-sim/riscv/encoding.h	182;"	d
SSTATUS_SD	tb/riscv-isa-sim/riscv/encoding.h	187;"	d
SSTATUS_SIE	bootrom/encoding.h	31;"	d
SSTATUS_SIE	src/riscv-dbg/debug_rom/encoding.h	31;"	d
SSTATUS_SIE	tb/riscv-isa-sim/riscv/encoding.h	31;"	d
SSTATUS_SPIE	bootrom/encoding.h	33;"	d
SSTATUS_SPIE	src/riscv-dbg/debug_rom/encoding.h	33;"	d
SSTATUS_SPIE	tb/riscv-isa-sim/riscv/encoding.h	33;"	d
SSTATUS_SPP	bootrom/encoding.h	34;"	d
SSTATUS_SPP	src/riscv-dbg/debug_rom/encoding.h	34;"	d
SSTATUS_SPP	tb/riscv-isa-sim/riscv/encoding.h	34;"	d
SSTATUS_SUM	bootrom/encoding.h	37;"	d
SSTATUS_SUM	src/riscv-dbg/debug_rom/encoding.h	37;"	d
SSTATUS_SUM	tb/riscv-isa-sim/riscv/encoding.h	37;"	d
SSTATUS_UIE	bootrom/encoding.h	30;"	d
SSTATUS_UIE	src/riscv-dbg/debug_rom/encoding.h	30;"	d
SSTATUS_UIE	tb/riscv-isa-sim/riscv/encoding.h	30;"	d
SSTATUS_UPIE	bootrom/encoding.h	32;"	d
SSTATUS_UPIE	src/riscv-dbg/debug_rom/encoding.h	32;"	d
SSTATUS_UPIE	tb/riscv-isa-sim/riscv/encoding.h	32;"	d
SSTATUS_UXL	bootrom/encoding.h	40;"	d
SSTATUS_UXL	src/riscv-dbg/debug_rom/encoding.h	40;"	d
SSTATUS_UXL	tb/riscv-isa-sim/riscv/encoding.h	40;"	d
SSTATUS_XS	bootrom/encoding.h	36;"	d
SSTATUS_XS	src/riscv-dbg/debug_rom/encoding.h	36;"	d
SSTATUS_XS	tb/riscv-isa-sim/riscv/encoding.h	36;"	d
STATE	tb/riscv-isa-sim/riscv/decode.h	130;"	d
STATE	tb/riscv-isa-sim/riscv/processor.cc	19;"	d	file:
STATE	tb/riscv-isa-sim/riscv/processor.cc	20;"	d	file:
STATIC_BUF_TOTSIZE	src/PAPER_hw/sw/text_disp/text_disp.c	12;"	d	file:
STDIODevice	tb/dromajo/src/dromajo_main.cpp	/^} STDIODevice;$/;"	t	typeref:struct:__anon51	file:
STEP_NONE	tb/riscv-isa-sim/riscv/processor.h	/^      STEP_NONE,$/;"	e	enum:state_t::__anon127
STEP_STEPPED	tb/riscv-isa-sim/riscv/processor.h	/^      STEP_STEPPED$/;"	e	enum:state_t::__anon127
STEP_STEPPING	tb/riscv-isa-sim/riscv/processor.h	/^      STEP_STEPPING,$/;"	e	enum:state_t::__anon127
STIM_FILE	src/PAPER_hw/sim/csrc/main.c	11;"	d	file:
STORE	tb/riscv-isa-sim/riscv/memtracer.h	/^  STORE,$/;"	e	enum:access_type
STRINGIFY	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	309;"	d	file:
STRINGIFY	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	294;"	d	file:
STRINGIFY_HELPER	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	308;"	d	file:
STRINGIFY_HELPER	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	293;"	d	file:
STR_BUF_SIZE	tb/dromajo/src/LiveCacheCore.h	/^  static const int32_t STR_BUF_SIZE = 1024;$/;"	m	class:CacheGeneric
STVAL_TRUNCATE	tb/dromajo/src/riscv_cpu.cpp	80;"	d	file:
SUFFIXES	src/PAPER_hw/sim/csrc/build/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/PAPER_hw/sim/csrc/build/axi2hdmi_utils/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/PAPER_hw/sim/csrc/build/dpi/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/PAPER_hw/sim/csrc/build/fontutils/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/PAPER_hw/sim/csrc/build/libpsf/Makefile	/^SUFFIXES =$/;"	m
SUFFIXES	src/PAPER_hw/sim/csrc/build/qdbmp/Makefile	/^SUFFIXES =$/;"	m
SV_GET_SIGNED_BITS	src/PAPER_hw/sim/csrc/dpi/svdpi.h	119;"	d
SV_GET_UNSIGNED_BITS	src/PAPER_hw/sim/csrc/dpi/svdpi.h	116;"	d
SV_MASK	src/PAPER_hw/sim/csrc/dpi/svdpi.h	114;"	d
SV_PACKED_DATA_NELEMS	src/PAPER_hw/sim/csrc/dpi/svdpi.h	108;"	d
SYNCADJUST_720p60	src/PAPER_hw/sw/common/adv_defines.h	/^static const uint8_t SYNCADJUST_720p60[5] = {0x1B, 0x82, 0x80, 0x14, 0x05};$/;"	v
SYS_CLK	src/PAPER_hw/sw/kerbin/kerbin_iic.h	14;"	d
SetIRQFunc	tb/dromajo/src/iomem.h	/^typedef void SetIRQFunc(void *opaque, int irq_num, int level);$/;"	t
SiFiveUARTState	tb/dromajo/src/riscv_machine.cpp	/^typedef struct SiFiveUARTState {$/;"	s	file:
SiFiveUARTState	tb/dromajo/src/riscv_machine.cpp	/^} SiFiveUARTState;$/;"	t	typeref:struct:SiFiveUARTState	file:
SimpleFBDrawFunc	tb/dromajo/src/machine.h	/^typedef void SimpleFBDrawFunc(FBDevice *fb_dev, void *opaque,$/;"	t
SimpleFBState	tb/dromajo/src/machine.h	/^typedef struct SimpleFBState SimpleFBState;$/;"	t	typeref:struct:SimpleFBState
StateGeneric	tb/dromajo/src/LiveCacheCore.h	/^template <class Addr_t> class StateGeneric {$/;"	c
StateType	tb/dromajo/src/LiveCache.h	/^    enum StateType { M, E, S, I };$/;"	g	class:LiveCache::CState
StatsEnabled	src/fpu/tb/flexfloat/src/flexfloat.c	/^bool StatsEnabled = 1;$/;"	v
T0	tb/riscv-isa-sim/riscv/opcodes.h	4;"	d
TARGETS	src/fpga-support/behav/Makefile	/^TARGETS = $(filter-out common\/.,$(wildcard *\/.))$/;"	m
TARGET_READ_WRITE	tb/dromajo/src/riscv_cpu.cpp	268;"	d	file:
TC	src/PAPER_hw/sw/kerbin/main2.c	11;"	d	file:
TEMT	tb/riscv-isa-sim/riscv/uart.cc	18;"	d	file:
TEST	src/fpu/tb/flexfloat/test/NanInf.cpp	/^TEST(FloatxNanInfTest, DIV_2_47_simple)$/;"	f	namespace:__anon7
TEST	src/fpu/tb/flexfloat/test/NanInf.cpp	/^TEST(FloatxNanInfTest, DIV_3_3_simple)$/;"	f	namespace:__anon7
TEST	src/fpu/tb/flexfloat/test/NanInf.cpp	/^TEST(FloatxNanInfTest, DIV_3_3_simple_inf)$/;"	f	namespace:__anon7
TEST	src/fpu/tb/flexfloat/test/NanInf.cpp	/^TEST(FloatxNanInfTest, cast_nans)$/;"	f	namespace:__anon7
TEST	src/fpu/tb/flexfloat/test/NanInf.cpp	/^TEST(FloatxNanInfTest, system_nans)$/;"	f	namespace:__anon7
TEST	src/fpu/tb/flexfloat/test/arithmetic.cpp	/^TEST(floatffArithmeticTest, ResultHasCorrectType)$/;"	f	namespace:__anon9
TEST	src/fpu/tb/flexfloat/test/assignment.cpp	/^TEST(FlexFloatAssignmentTest, AssignsBetweenFormats) {$/;"	f	namespace:__anon5
TEST	src/fpu/tb/flexfloat/test/assignment.cpp	/^TEST(FlexFloatAssignmentTest, LowersPrecision) {$/;"	f	namespace:__anon5
TEST	src/fpu/tb/flexfloat/test/assignment.cpp	/^TEST(FlexFloatAssignmentTest, PreservesPrecision) {$/;"	f	namespace:__anon5
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, ConvertsBetweenFlexFloat) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, ConvertsToBits) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, ConvertsToString) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, HandlesDenormals) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, LowersPrecision) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/conversion.cpp	/^TEST(FlexFloatConversionTest, PreservesPrecision) {$/;"	f	namespace:__anon4
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Denormal1Bit) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Denormal2Bits) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Denormal2BitsNeg) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Denormal3Bits) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DenormalSmallest) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DoubleDenormal) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DoubleNeg) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DoubleToApproximate1) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DoubleToApproximate2) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, DoubleToApproximate3) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Inf) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, LessThanDenormalSmallest1) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, LessThanDenormalSmallest2) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, LessThanDenormalSmallest3) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Nan1) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, Nan2) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, RoundToInf) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, RoundToMinusInf) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, SmallDouble) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/downward_rounding.cpp	/^TEST(FlexFloatDownwardRoundingTest, SmallestDoubleDenormal) {$/;"	f	namespace:__anon2
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal1Bit) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal2Bits) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal2BitsNeg) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal3Bits) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DenormalSmallest) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleDenormal) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleNeg) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate1) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate2) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate3) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Inf) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest1) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest2) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest3) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Nan1) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Nan2) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, RoundToInf) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, RoundToMinusInf) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, SmallDouble) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/nearest_rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, SmallestDoubleDenormal) {$/;"	f	namespace:__anon3
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, Equal)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, GreaterOrEqual)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, GreaterThan)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, LessOrEqual)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, LessThan)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^TEST(flexfloatRelOpsTest, NotEqual)$/;"	f	namespace:__anon6
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal1Bit) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal2Bits) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal2BitsNeg) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Denormal3Bits) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DenormalSmallest) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleDenormal) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleNeg) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate1) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate2) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, DoubleToApproximate3) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Inf) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest1) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest2) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, LessThanDenormalSmallest3) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Nan1) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, Nan2) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, RoundToInf) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, RoundToMinusInf) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, SmallDouble) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/rounding.cpp	/^TEST(FlexFloatNearestRoundingTest, SmallestDoubleDenormal) {$/;"	f	namespace:__anon1
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Denormal1Bit) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Denormal2Bits) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Denormal2BitsNeg) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Denormal3Bits) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DenormalSmallest) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DoubleDenormal) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DoubleNeg) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DoubleToApproximate1) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DoubleToApproximate2) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, DoubleToApproximate3) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Inf) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, LessThanDenormalSmallest1) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, LessThanDenormalSmallest2) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, LessThanDenormalSmallest3) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Nan1) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, Nan2) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, RoundToInf) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, RoundToMinusInf) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, SmallDouble) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/sanitize.cpp	/^TEST(FlexFloatSanitizeTest, SmallestDoubleDenormal) {$/;"	f	namespace:__anon10
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Denormal1Bit) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Denormal2Bits) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Denormal2BitsNeg) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Denormal3Bits) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DenormalSmallest) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DoubleDenormal) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DoubleNeg) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DoubleToApproximate1) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DoubleToApproximate2) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, DoubleToApproximate3) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Inf) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, LessThanDenormalSmallest1) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, LessThanDenormalSmallest2) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, LessThanDenormalSmallest3) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Nan1) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, Nan2) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, RoundToInf) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, RoundToMinusInf) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, SmallDouble) {$/;"	f	namespace:__anon8
TEST	src/fpu/tb/flexfloat/test/upward_rounding.cpp	/^TEST(FlexFloatUpwardRoundingTest, SmallestDoubleDenormal) {$/;"	f	namespace:__anon8
TEST_LOGIC_RESET	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  TEST_LOGIC_RESET,$/;"	e	enum:__anon129
TEST_P	src/fpu/tb/flexfloat/test/value_representation.cpp	/^TEST_P(CheckValidRepresentationOfFlexfloat4_8, regular)$/;"	f
TEST_P	src/fpu/tb/flexfloat/test/value_representation.cpp	/^TEST_P(CheckValidRepresentationOfFlexfloat4_8, subnormal)$/;"	f
TEST_P	src/fpu/tb/flexfloat/test/value_representation.cpp	/^TEST_P(CheckValidRepresentationOfFlexfloat5_10, regular)$/;"	f
TEST_P	src/fpu/tb/flexfloat/test/value_representation.cpp	/^TEST_P(CheckValidRepresentationOfFlexfloat5_10, subnormal)$/;"	f
TEST_P	src/fpu/tb/flexfloat/test/value_representation_half.cpp	/^TEST_P(MyTest, TestFormula)$/;"	f
TEXTMEM_FILE	src/PAPER_hw/sim/csrc/main.c	9;"	d	file:
THR	tb/riscv-isa-sim/riscv/uart.cc	5;"	d	file:
THRE	tb/riscv-isa-sim/riscv/uart.cc	17;"	d	file:
THREAD_LOCAL	tb/riscv-isa-sim/softfloat/softfloat.h	54;"	d
THREAD_LOCAL	tb/riscv-isa-sim/softfloat/softfloat_state.c	44;"	d	file:
TIMINGS_1080p60	src/PAPER_hw/sw/common/adv_defines.h	115;"	d
TIMINGS_1280x800x60	src/PAPER_hw/sw/common/adv_defines.h	98;"	d
TIMINGS_1280x800x60_RB	src/PAPER_hw/sw/common/adv_defines.h	82;"	d
TIMINGS_720p60	src/PAPER_hw/sw/common/adv_defines.h	132;"	d
TIMINGS_SVGA60	src/PAPER_hw/sw/common/adv_defines.h	164;"	d
TIMINGS_WUXGA60	src/PAPER_hw/sw/common/adv_defines.h	148;"	d
TLBEntry	tb/dromajo/src/riscv_cpu.h	/^} TLBEntry;$/;"	t	typeref:struct:__anon55
TLB_CHECK_TRIGGERS	tb/riscv-isa-sim/riscv/mmu.h	/^  static const reg_t TLB_CHECK_TRIGGERS = reg_t(1) << 63;$/;"	m	class:mmu_t
TLB_ENTRIES	tb/riscv-isa-sim/riscv/mmu.h	/^  static const reg_t TLB_ENTRIES = 256;$/;"	m	class:mmu_t
TLB_SIZE	tb/dromajo/src/riscv_cpu.h	117;"	d
TPIU_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	110;"	d
TPIU_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	110;"	d
TR	src/PAPER_hw/sw/kerbin/main2.c	10;"	d	file:
TRUE	tb/dromajo/src/cutils.h	/^    TRUE = 1,$/;"	e	enum:__anon42
TRUE	tb/dromajo/src/cutils.h	65;"	d
TTC_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	107;"	d
TTC_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	107;"	d
TunState	tb/dromajo/src/dromajo_main.cpp	/^} TunState;$/;"	t	typeref:struct:__anon53	file:
UART0_BASE_ADDR	tb/dromajo/src/riscv_machine.h	132;"	d
UART0_IRQ	tb/dromajo/src/riscv_machine.h	134;"	d
UART0_SIZE	tb/dromajo/src/riscv_machine.h	133;"	d
UART_BASE	fpga/src/bootrom/src/uart.h	5;"	d
UART_BASE	fpga/src/paper_test/src/main.c	15;"	d	file:
UART_BASE	fpga/src/paper_test/src/uart.h	5;"	d
UART_BASE	openpiton/bootrom/linux/src/uart.h	5;"	d
UART_BASE	tb/riscv-isa-sim/riscv/encoding.h	156;"	d
UART_BUFFER_SIZE	src/PAPER_hw/sw/zynq/main.c	28;"	d	file:
UART_DEVICE_ID	src/PAPER_hw/sw/zynq/main.c	26;"	d	file:
UART_DLAB_LSB	fpga/src/bootrom/src/uart.h	16;"	d
UART_DLAB_LSB	fpga/src/paper_test/src/uart.h	16;"	d
UART_DLAB_LSB	openpiton/bootrom/linux/src/uart.h	16;"	d
UART_DLAB_MSB	fpga/src/bootrom/src/uart.h	17;"	d
UART_DLAB_MSB	fpga/src/paper_test/src/uart.h	17;"	d
UART_DLAB_MSB	openpiton/bootrom/linux/src/uart.h	17;"	d
UART_FIFO_CONTROL	fpga/src/bootrom/src/uart.h	11;"	d
UART_FIFO_CONTROL	fpga/src/paper_test/src/uart.h	11;"	d
UART_FIFO_CONTROL	openpiton/bootrom/linux/src/uart.h	11;"	d
UART_FREQ	openpiton/bootrom/linux/Makefile	/^UART_FREQ ?= 30000000$/;"	m
UART_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	103;"	d
UART_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	103;"	d
UART_INTERRUPT_ENABLE	fpga/src/bootrom/src/uart.h	9;"	d
UART_INTERRUPT_ENABLE	fpga/src/paper_test/src/uart.h	9;"	d
UART_INTERRUPT_ENABLE	openpiton/bootrom/linux/src/uart.h	9;"	d
UART_INTERRUPT_IDENT	fpga/src/bootrom/src/uart.h	10;"	d
UART_INTERRUPT_IDENT	fpga/src/paper_test/src/uart.h	10;"	d
UART_INTERRUPT_IDENT	openpiton/bootrom/linux/src/uart.h	10;"	d
UART_LINE_CONTROL	fpga/src/bootrom/src/uart.h	12;"	d
UART_LINE_CONTROL	fpga/src/paper_test/src/uart.h	12;"	d
UART_LINE_CONTROL	openpiton/bootrom/linux/src/uart.h	12;"	d
UART_LINE_STATUS	fpga/src/bootrom/src/uart.h	14;"	d
UART_LINE_STATUS	fpga/src/paper_test/src/uart.h	14;"	d
UART_LINE_STATUS	openpiton/bootrom/linux/src/uart.h	14;"	d
UART_MODEM_CONTROL	fpga/src/bootrom/src/uart.h	13;"	d
UART_MODEM_CONTROL	fpga/src/paper_test/src/uart.h	13;"	d
UART_MODEM_CONTROL	openpiton/bootrom/linux/src/uart.h	13;"	d
UART_MODEM_STATUS	fpga/src/bootrom/src/uart.h	15;"	d
UART_MODEM_STATUS	fpga/src/paper_test/src/uart.h	15;"	d
UART_MODEM_STATUS	openpiton/bootrom/linux/src/uart.h	15;"	d
UART_RBR	fpga/src/bootrom/src/uart.h	7;"	d
UART_RBR	fpga/src/paper_test/src/uart.h	7;"	d
UART_RBR	openpiton/bootrom/linux/src/uart.h	7;"	d
UART_SIZE	tb/riscv-isa-sim/riscv/encoding.h	157;"	d
UART_THR	fpga/src/bootrom/src/uart.h	8;"	d
UART_THR	fpga/src/paper_test/src/uart.h	8;"	d
UART_THR	openpiton/bootrom/linux/src/uart.h	8;"	d
UCHAR	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	57;"	d
UHALF	tb/dromajo/src/dromajo_template.h	132;"	d
UHALF	tb/dromajo/src/dromajo_template.h	135;"	d
UHALF	tb/dromajo/src/dromajo_template.h	166;"	d
UHALF_LEN	tb/dromajo/src/dromajo_template.h	133;"	d
UHALF_LEN	tb/dromajo/src/dromajo_template.h	136;"	d
UINT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	49;"	d
UINT64_MAX	tb/riscv-isa-sim/riscv/insns/div.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	tb/riscv-isa-sim/riscv/insns/divu.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	tb/riscv-isa-sim/riscv/insns/divuw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT64_MAX	tb/riscv-isa-sim/riscv/insns/divw.h	/^  WRITE_RD(UINT64_MAX);$/;"	v
UINT_C	src/fpu/tb/flexfloat/include/flexfloat.h	43;"	d
UINT_C	src/fpu/tb/flexfloat/include/flexfloat.h	61;"	d
UINT_C	src/fpu/tb/flexfloat/include/flexfloat.h	82;"	d
UNAME_S	tb/dromajo/src/Makefile	/^UNAME_S := $(shell uname -s)$/;"	m
UPDATE_DR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  UPDATE_DR,$/;"	e	enum:__anon129
UPDATE_IR	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  UPDATE_IR$/;"	e	enum:__anon129
USB0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	100;"	d
USB0_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	100;"	d
USB1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	101;"	d
USB1_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	101;"	d
USE_SIFIVE_UART	tb/dromajo/src/riscv_machine.cpp	67;"	d	file:
USHORT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	53;"	d
VALID	tb/riscv-isa-sim/riscv/cachesim.h	/^  static const uint64_t VALID = 1ULL << 63;$/;"	m	class:cache_sim_t
VER	src/fpga-support/behav/BramDwc/Makefile	/^VER             = 10.5c$/;"	m
VER	src/fpga-support/behav/common/Makefile	/^VER             = 10.5c$/;"	m
VER	src/fpga-support/synth/BramDwc/Makefile	/^VER                 = 2016.1$/;"	m
VER	src/fpga-support/synth/common/Makefile	/^VER                 = 2016.1$/;"	m
VERILATOR	src/PAPER_hw/ips/common_cells/Makefile	/^VERILATOR ?= verilator$/;"	m
VERSION	tb/dromajo/src/Makefile	/^VERSION=Dromajo-0.1$/;"	m
VGAState	tb/dromajo/src/machine.h	/^typedef struct VGAState VGAState;$/;"	t	typeref:struct:VGAState
VIRTIO9PDevice	tb/dromajo/src/virtio.cpp	/^typedef struct VIRTIO9PDevice {$/;"	s	file:
VIRTIO9PDevice	tb/dromajo/src/virtio.cpp	/^} VIRTIO9PDevice;$/;"	t	typeref:struct:VIRTIO9PDevice	file:
VIRTIOBlockDevice	tb/dromajo/src/virtio.cpp	/^typedef struct VIRTIOBlockDevice {$/;"	s	file:
VIRTIOBlockDevice	tb/dromajo/src/virtio.cpp	/^} VIRTIOBlockDevice;$/;"	t	typeref:struct:VIRTIOBlockDevice	file:
VIRTIOBusDef	tb/dromajo/src/virtio.h	/^} VIRTIOBusDef;$/;"	t	typeref:struct:__anon30
VIRTIOConsoleDevice	tb/dromajo/src/virtio.cpp	/^typedef struct VIRTIOConsoleDevice {$/;"	s	file:
VIRTIOConsoleDevice	tb/dromajo/src/virtio.cpp	/^} VIRTIOConsoleDevice;$/;"	t	typeref:struct:VIRTIOConsoleDevice	file:
VIRTIODesc	tb/dromajo/src/virtio.cpp	/^} VIRTIODesc;$/;"	t	typeref:struct:__anon34	file:
VIRTIODevice	tb/dromajo/src/virtio.cpp	/^struct VIRTIODevice {$/;"	s	file:
VIRTIODevice	tb/dromajo/src/virtio.h	/^typedef struct VIRTIODevice VIRTIODevice;$/;"	t	typeref:struct:VIRTIODevice
VIRTIODeviceRecvFunc	tb/dromajo/src/virtio.cpp	/^typedef int VIRTIODeviceRecvFunc(VIRTIODevice *s1, int queue_idx,$/;"	t	file:
VIRTIOGetRAMPtrFunc	tb/dromajo/src/virtio.cpp	/^typedef uint8_t *VIRTIOGetRAMPtrFunc(VIRTIODevice *s, virtio_phys_addr_t paddr);$/;"	t	file:
VIRTIOInputDevice	tb/dromajo/src/virtio.cpp	/^typedef struct VIRTIOInputDevice {$/;"	s	file:
VIRTIOInputDevice	tb/dromajo/src/virtio.cpp	/^} VIRTIOInputDevice;$/;"	t	typeref:struct:VIRTIOInputDevice	file:
VIRTIONetDevice	tb/dromajo/src/virtio.cpp	/^typedef struct VIRTIONetDevice {$/;"	s	file:
VIRTIONetDevice	tb/dromajo/src/virtio.cpp	/^} VIRTIONetDevice;$/;"	t	typeref:struct:VIRTIONetDevice	file:
VIRTIONetHeader	tb/dromajo/src/virtio.cpp	/^} VIRTIONetHeader;$/;"	t	typeref:struct:__anon37	file:
VIRTIO_ADDR_BITS	tb/dromajo/src/virtio.h	48;"	d
VIRTIO_BASE_ADDR	tb/dromajo/src/riscv_machine.h	126;"	d
VIRTIO_BLK_S_IOERR	tb/dromajo/src/virtio.cpp	1017;"	d	file:
VIRTIO_BLK_S_OK	tb/dromajo/src/virtio.cpp	1016;"	d	file:
VIRTIO_BLK_S_UNSUPP	tb/dromajo/src/virtio.cpp	1018;"	d	file:
VIRTIO_BLK_T_FLUSH	tb/dromajo/src/virtio.cpp	1013;"	d	file:
VIRTIO_BLK_T_FLUSH_OUT	tb/dromajo/src/virtio.cpp	1014;"	d	file:
VIRTIO_BLK_T_IN	tb/dromajo/src/virtio.cpp	1011;"	d	file:
VIRTIO_BLK_T_OUT	tb/dromajo/src/virtio.cpp	1012;"	d	file:
VIRTIO_DEBUG_9P	tb/dromajo/src/virtio.h	64;"	d
VIRTIO_DEBUG_IO	tb/dromajo/src/virtio.h	63;"	d
VIRTIO_H	tb/dromajo/src/virtio.h	41;"	d
VIRTIO_INPUT_ABS_SCALE	tb/dromajo/src/virtio.h	134;"	d
VIRTIO_INPUT_CFG_ABS_INFO	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_ABS_INFO   = 0x12,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_EV_BITS	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_EV_BITS    = 0x11,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_ID_DEVIDS	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_ID_DEVIDS  = 0x03,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_ID_NAME	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_ID_NAME    = 0x01,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_ID_SERIAL	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_ID_SERIAL  = 0x02,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_PROP_BITS	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_PROP_BITS  = 0x10,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_CFG_UNSET	tb/dromajo/src/virtio.cpp	/^    VIRTIO_INPUT_CFG_UNSET      = 0x00,$/;"	e	enum:__anon38	file:
VIRTIO_INPUT_EV_ABS	tb/dromajo/src/virtio.cpp	1380;"	d	file:
VIRTIO_INPUT_EV_KEY	tb/dromajo/src/virtio.cpp	1378;"	d	file:
VIRTIO_INPUT_EV_REL	tb/dromajo/src/virtio.cpp	1379;"	d	file:
VIRTIO_INPUT_EV_REP	tb/dromajo/src/virtio.cpp	1381;"	d	file:
VIRTIO_INPUT_EV_SYN	tb/dromajo/src/virtio.cpp	1377;"	d	file:
VIRTIO_INPUT_TYPE_KEYBOARD	tb/dromajo/src/virtio.h	/^    VIRTIO_INPUT_TYPE_KEYBOARD,$/;"	e	enum:__anon32
VIRTIO_INPUT_TYPE_MOUSE	tb/dromajo/src/virtio.h	/^    VIRTIO_INPUT_TYPE_MOUSE,$/;"	e	enum:__anon32
VIRTIO_INPUT_TYPE_TABLET	tb/dromajo/src/virtio.h	/^    VIRTIO_INPUT_TYPE_TABLET,$/;"	e	enum:__anon32
VIRTIO_IRQ	tb/dromajo/src/riscv_machine.h	128;"	d
VIRTIO_MMIO_CONFIG	tb/dromajo/src/virtio.cpp	80;"	d	file:
VIRTIO_MMIO_CONFIG_GENERATION	tb/dromajo/src/virtio.cpp	79;"	d	file:
VIRTIO_MMIO_DEVICE_FEATURES	tb/dromajo/src/virtio.cpp	58;"	d	file:
VIRTIO_MMIO_DEVICE_FEATURES_SEL	tb/dromajo/src/virtio.cpp	59;"	d	file:
VIRTIO_MMIO_DEVICE_ID	tb/dromajo/src/virtio.cpp	56;"	d	file:
VIRTIO_MMIO_DRIVER_FEATURES	tb/dromajo/src/virtio.cpp	60;"	d	file:
VIRTIO_MMIO_DRIVER_FEATURES_SEL	tb/dromajo/src/virtio.cpp	61;"	d	file:
VIRTIO_MMIO_GUEST_PAGE_SIZE	tb/dromajo/src/virtio.cpp	62;"	d	file:
VIRTIO_MMIO_INTERRUPT_ACK	tb/dromajo/src/virtio.cpp	71;"	d	file:
VIRTIO_MMIO_INTERRUPT_STATUS	tb/dromajo/src/virtio.cpp	70;"	d	file:
VIRTIO_MMIO_MAGIC_VALUE	tb/dromajo/src/virtio.cpp	54;"	d	file:
VIRTIO_MMIO_QUEUE_ALIGN	tb/dromajo/src/virtio.cpp	66;"	d	file:
VIRTIO_MMIO_QUEUE_AVAIL_HIGH	tb/dromajo/src/virtio.cpp	76;"	d	file:
VIRTIO_MMIO_QUEUE_AVAIL_LOW	tb/dromajo/src/virtio.cpp	75;"	d	file:
VIRTIO_MMIO_QUEUE_DESC_HIGH	tb/dromajo/src/virtio.cpp	74;"	d	file:
VIRTIO_MMIO_QUEUE_DESC_LOW	tb/dromajo/src/virtio.cpp	73;"	d	file:
VIRTIO_MMIO_QUEUE_NOTIFY	tb/dromajo/src/virtio.cpp	69;"	d	file:
VIRTIO_MMIO_QUEUE_NUM	tb/dromajo/src/virtio.cpp	65;"	d	file:
VIRTIO_MMIO_QUEUE_NUM_MAX	tb/dromajo/src/virtio.cpp	64;"	d	file:
VIRTIO_MMIO_QUEUE_PFN	tb/dromajo/src/virtio.cpp	67;"	d	file:
VIRTIO_MMIO_QUEUE_READY	tb/dromajo/src/virtio.cpp	68;"	d	file:
VIRTIO_MMIO_QUEUE_SEL	tb/dromajo/src/virtio.cpp	63;"	d	file:
VIRTIO_MMIO_QUEUE_USED_HIGH	tb/dromajo/src/virtio.cpp	78;"	d	file:
VIRTIO_MMIO_QUEUE_USED_LOW	tb/dromajo/src/virtio.cpp	77;"	d	file:
VIRTIO_MMIO_STATUS	tb/dromajo/src/virtio.cpp	72;"	d	file:
VIRTIO_MMIO_VENDOR_ID	tb/dromajo/src/virtio.cpp	57;"	d	file:
VIRTIO_MMIO_VERSION	tb/dromajo/src/virtio.cpp	55;"	d	file:
VIRTIO_PAGE_SIZE	tb/dromajo/src/virtio.h	47;"	d
VIRTIO_PCI_CAP_LEN	tb/dromajo/src/virtio.cpp	108;"	d	file:
VIRTIO_PCI_CFG_OFFSET	tb/dromajo/src/virtio.cpp	103;"	d	file:
VIRTIO_PCI_CONFIG_GENERATION	tb/dromajo/src/virtio.cpp	90;"	d	file:
VIRTIO_PCI_CONFIG_OFFSET	tb/dromajo/src/virtio.cpp	105;"	d	file:
VIRTIO_PCI_DEVICE_FEATURE	tb/dromajo/src/virtio.cpp	84;"	d	file:
VIRTIO_PCI_DEVICE_FEATURE_SEL	tb/dromajo/src/virtio.cpp	83;"	d	file:
VIRTIO_PCI_DEVICE_STATUS	tb/dromajo/src/virtio.cpp	89;"	d	file:
VIRTIO_PCI_GUEST_FEATURE	tb/dromajo/src/virtio.cpp	86;"	d	file:
VIRTIO_PCI_GUEST_FEATURE_SEL	tb/dromajo/src/virtio.cpp	85;"	d	file:
VIRTIO_PCI_ISR_OFFSET	tb/dromajo/src/virtio.cpp	104;"	d	file:
VIRTIO_PCI_MSIX_CONFIG	tb/dromajo/src/virtio.cpp	87;"	d	file:
VIRTIO_PCI_NOTIFY_OFFSET	tb/dromajo/src/virtio.cpp	106;"	d	file:
VIRTIO_PCI_NUM_QUEUES	tb/dromajo/src/virtio.cpp	88;"	d	file:
VIRTIO_PCI_QUEUE_AVAIL_HIGH	tb/dromajo/src/virtio.cpp	99;"	d	file:
VIRTIO_PCI_QUEUE_AVAIL_LOW	tb/dromajo/src/virtio.cpp	98;"	d	file:
VIRTIO_PCI_QUEUE_DESC_HIGH	tb/dromajo/src/virtio.cpp	97;"	d	file:
VIRTIO_PCI_QUEUE_DESC_LOW	tb/dromajo/src/virtio.cpp	96;"	d	file:
VIRTIO_PCI_QUEUE_ENABLE	tb/dromajo/src/virtio.cpp	94;"	d	file:
VIRTIO_PCI_QUEUE_MSIX_VECTOR	tb/dromajo/src/virtio.cpp	93;"	d	file:
VIRTIO_PCI_QUEUE_NOTIFY_OFF	tb/dromajo/src/virtio.cpp	95;"	d	file:
VIRTIO_PCI_QUEUE_SEL	tb/dromajo/src/virtio.cpp	91;"	d	file:
VIRTIO_PCI_QUEUE_SIZE	tb/dromajo/src/virtio.cpp	92;"	d	file:
VIRTIO_PCI_QUEUE_USED_HIGH	tb/dromajo/src/virtio.cpp	101;"	d	file:
VIRTIO_PCI_QUEUE_USED_LOW	tb/dromajo/src/virtio.cpp	100;"	d	file:
VIRTIO_SIZE	tb/dromajo/src/riscv_machine.h	127;"	d
VIRT_PRIV	tb/riscv-isa-sim/riscv/debug_defines.h	1404;"	d
VIRT_PRIV_PRV	tb/riscv-isa-sim/riscv/debug_defines.h	1414;"	d
VIRT_PRIV_PRV_LENGTH	tb/riscv-isa-sim/riscv/debug_defines.h	1413;"	d
VIRT_PRIV_PRV_OFFSET	tb/riscv-isa-sim/riscv/debug_defines.h	1412;"	d
VIVADO	fpga/Makefile	/^VIVADO ?= vivado$/;"	m
VIVADOFLAGS	fpga/Makefile	/^VIVADOFLAGS ?= -nojournal -mode gui -source scripts\/prologue.tcl $/;"	m
VIVADO_SOURCE_CMDS	src/fpga-support/synth/BramDwc/Makefile	/^VIVADO_SOURCE_CMDS  = -source scripts\/setup.tcl -source scripts\/synthesize.tcl$/;"	m
VIVADO_SOURCE_CMDS	src/fpga-support/synth/common/Makefile	/^VIVADO_SOURCE_CMDS  = -source scripts\/setup.tcl -source scripts\/synthesize.tcl$/;"	m
VLOG_OPTS	src/fpga-support/behav/BramDwc/Makefile	/^VLOG_OPTS       = -work $(LIB) +incdir+..\/common\/include$/;"	m
VLOG_OPTS	src/fpga-support/behav/common/Makefile	/^VLOG_OPTS       = -work $(LIB) +incdir+..\/common\/include$/;"	m
VMConfigLoadState	tb/dromajo/src/machine.cpp	/^} VMConfigLoadState;$/;"	t	typeref:struct:__anon66	file:
VMDriveEntry	tb/dromajo/src/machine.h	/^} VMDriveEntry;$/;"	t	typeref:struct:__anon69
VMEthEntry	tb/dromajo/src/machine.h	/^} VMEthEntry;$/;"	t	typeref:struct:__anon71
VMFSEntry	tb/dromajo/src/machine.h	/^} VMFSEntry;$/;"	t	typeref:struct:__anon70
VMFileEntry	tb/dromajo/src/machine.h	/^} VMFileEntry;$/;"	t	typeref:struct:__anon68
VMFileTypeEnum	tb/dromajo/src/machine.h	/^} VMFileTypeEnum;$/;"	t	typeref:enum:__anon67
VM_CONFIG_VERSION	tb/dromajo/src/machine.h	75;"	d
VM_FILE_BIOS	tb/dromajo/src/machine.h	/^    VM_FILE_BIOS,$/;"	e	enum:__anon67
VM_FILE_COUNT	tb/dromajo/src/machine.h	/^    VM_FILE_COUNT,$/;"	e	enum:__anon67
VM_FILE_INITRD	tb/dromajo/src/machine.h	/^    VM_FILE_INITRD,$/;"	e	enum:__anon67
VM_FILE_KERNEL	tb/dromajo/src/machine.h	/^    VM_FILE_KERNEL,$/;"	e	enum:__anon67
VM_FILE_VGA_BIOS	tb/dromajo/src/machine.h	/^    VM_FILE_VGA_BIOS,$/;"	e	enum:__anon67
VPI_VECVAL	src/PAPER_hw/sim/csrc/dpi/svdpi.h	89;"	d
VPixelsPerMeter	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		VPixelsPerMeter;	\/* Vertical resolution (pixels per meter) *\/$/;"	m	struct:_BMP_Header	file:
VRING_DESC_F_INDIRECT	tb/dromajo/src/virtio.cpp	126;"	d	file:
VRING_DESC_F_NEXT	tb/dromajo/src/virtio.cpp	124;"	d	file:
VRING_DESC_F_WRITE	tb/dromajo/src/virtio.cpp	125;"	d	file:
VerilatedVcdFILE	tb/dpi/verilator.h	/^  VerilatedVcdFILE(FILE* file) : file(file) {}$/;"	f	class:VerilatedVcdFILE
VerilatedVcdFILE	tb/dpi/verilator.h	/^class VerilatedVcdFILE : public VerilatedVcdFile {$/;"	c
VirtMachine	tb/dromajo/src/machine.h	/^typedef struct VirtMachine {$/;"	s
VirtMachine	tb/dromajo/src/machine.h	/^} VirtMachine;$/;"	t	typeref:struct:VirtMachine
VirtMachineParams	tb/dromajo/src/machine.h	/^} VirtMachineParams;$/;"	t	typeref:struct:__anon72
Virtio9POPName	tb/dromajo/src/virtio.cpp	/^} Virtio9POPName;$/;"	t	typeref:struct:__anon40	file:
VirtioInputTypeEnum	tb/dromajo/src/virtio.h	/^} VirtioInputTypeEnum;$/;"	t	typeref:enum:__anon32
WDT_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.h	106;"	d
WDT_FREQ	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.h	106;"	d
WHITE	src/PAPER_hw/sw/common/ah_video.h	/^  WHITE = 15$/;"	e	enum:__anon22
WRITE_FRD	tb/riscv-isa-sim/riscv/decode.h	173;"	d
WRITE_FREG	tb/riscv-isa-sim/riscv/decode.h	139;"	d
WRITE_FREG	tb/riscv-isa-sim/riscv/decode.h	146;"	d
WRITE_RD	tb/riscv-isa-sim/riscv/decode.h	135;"	d
WRITE_REG	tb/riscv-isa-sim/riscv/decode.h	138;"	d
WRITE_REG	tb/riscv-isa-sim/riscv/decode.h	141;"	d
WRITE_RVC_FRS2S	tb/riscv-isa-sim/riscv/decode.h	156;"	d
WRITE_RVC_RS1S	tb/riscv-isa-sim/riscv/decode.h	154;"	d
WRITE_RVC_RS2S	tb/riscv-isa-sim/riscv/decode.h	155;"	d
Width	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^	UINT		Width;				\/* Bitmap's width *\/$/;"	m	struct:_BMP_Header	file:
WriteHeader	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	WriteHeader( BMP* bmp, FILE* f )$/;"	f
WriteUINT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	WriteUINT( UINT x, FILE* f )$/;"	f
WriteUSHORT	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^int	WriteUSHORT( USHORT x, FILE* f )$/;"	f
XILINX_BOARD	Makefile	/^	XILINX_BOARD             := digilentinc.com:genesys2:part0:1.1$/;"	m
XILINX_BOARD	Makefile	/^	XILINX_BOARD             := xilinx.com:kc705:part0:1.5$/;"	m
XILINX_BOARD	Makefile	/^	XILINX_BOARD             := xilinx.com:vc707:part0:1.3$/;"	m
XILINX_PART	Makefile	/^	XILINX_PART              := xc7k325tffg900-2$/;"	m
XILINX_PART	Makefile	/^	XILINX_PART              := xc7vx485tffg1761-2$/;"	m
XLEN	tb/dromajo/src/dromajo_template.h	1884;"	d
XLEN	tb/dromajo/src/riscv_cpu.cpp	1836;"	d	file:
XLEN	tb/dromajo/src/riscv_cpu.cpp	1839;"	d	file:
XPR	tb/riscv-isa-sim/riscv/processor.h	/^  regfile_t<reg_t, NXPR, true> XPR;$/;"	m	struct:state_t
XSLCR_FPGA_RST_CTRL_ADDR	src/PAPER_hw/sw/zynq/AH_zynq.h	11;"	d
XSLCR_LOCK_ADDR	src/PAPER_hw/sw/zynq/AH_zynq.h	10;"	d
XSLCR_LOCK_CODE	src/PAPER_hw/sw/zynq/AH_zynq.h	12;"	d
XXTERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	382;"	d
XXTERN	src/PAPER_hw/sim/csrc/dpi/svdpi.h	65;"	d
X_RA	tb/riscv-isa-sim/riscv/decode.h	31;"	d
X_SP	tb/riscv-isa-sim/riscv/decode.h	32;"	d
YELLOW	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	29;"	d	file:
YELLOW	src/PAPER_hw/sw/common/ah_video.h	/^  YELLOW = 14,$/;"	e	enum:__anon22
YOSYS	src/PAPER_hw/ips/common_cells/formal/Makefile	/^YOSYS	?= yosys$/;"	m
YOSYS	src/common_cells/formal/Makefile	/^YOSYS	?= yosys$/;"	m
ZERO	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {ZERO, ONE} interpol_order;$/;"	e	enum:__anon18
ZERO	tb/riscv-isa-sim/riscv/opcodes.h	3;"	d
_A2H_UTILS_H	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	2;"	d
_ADV_DEFINES_H	src/PAPER_hw/sw/common/adv_defines.h	2;"	d
_AH_GENERIC_H	src/PAPER_hw/sw/common/AH_generic.h	7;"	d
_AH_KERBIN_H	src/PAPER_hw/sw/kerbin/AH_kerbin.h	2;"	d
_AH_VIDEO_H	src/PAPER_hw/sw/common/ah_video.h	4;"	d
_AH_ZYNQ_H	src/PAPER_hw/sw/zynq/AH_zynq.h	2;"	d
_BMP	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^struct _BMP$/;"	s	file:
_BMP_H_	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.h	2;"	d
_BMP_Header	src/PAPER_hw/sim/csrc/qdbmp/qdbmp.c	/^typedef struct _BMP_Header$/;"	s	file:
_BOOL_defined	tb/dromajo/src/cutils.h	63;"	d
_DROMAJO_COSIM_H	tb/dromajo/src/dromajo_cosim.h	19;"	d
_ELF64_H	tb/dromajo/src/elf64.h	19;"	d
_FONTUTILS_H	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	2;"	d
_IIC_DRV_H	src/PAPER_hw/sw/i2c/iic_drv.h	2;"	d
_KERBIN_IIC_H	src/PAPER_hw/sw/kerbin/kerbin_iic.h	2;"	d
_KERBIN_IO_H	src/PAPER_hw/sw/kerbin/kerbin_io.h	2;"	d
_MEMTRACER_H	tb/riscv-isa-sim/riscv/memtracer.h	4;"	d
_MSIM_HELPER_H	tb/dpi/msim_helper.h	4;"	d
_Nnormal	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    long long int _Nnormal;$/;"	m	class:IEEEHelper
_NnormalExp	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    long long int _NnormalExp;$/;"	m	class:IEEEHelper
_Nsubnormal	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    long long int _Nsubnormal;$/;"	m	class:IEEEHelper
_PSF_H	src/PAPER_hw/sim/csrc/libpsf/psf.h	2;"	d
_RISCV_CACHE_SIM_H	tb/riscv-isa-sim/riscv/cachesim.h	4;"	d
_RISCV_COMMON_H	tb/riscv-isa-sim/riscv/common.h	4;"	d
_RISCV_COPROCESSOR_H	tb/riscv-isa-sim/riscv/extension.h	4;"	d
_RISCV_DEBUG_MODULE_H	tb/riscv-isa-sim/riscv/debug_module.h	3;"	d
_RISCV_DECODE_H	tb/riscv-isa-sim/riscv/decode.h	4;"	d
_RISCV_DEVICES_H	tb/riscv-isa-sim/riscv/devices.h	2;"	d
_RISCV_DISASM_H	tb/riscv-isa-sim/riscv/disasm.h	4;"	d
_RISCV_DTS_H	tb/riscv-isa-sim/riscv/dts.h	3;"	d
_RISCV_MMU_H	tb/riscv-isa-sim/riscv/mmu.h	4;"	d
_RISCV_MULHI_H	tb/riscv-isa-sim/riscv/mulhi.h	4;"	d
_RISCV_PROCESSOR_H	tb/riscv-isa-sim/riscv/processor.h	3;"	d
_RISCV_ROCC_H	tb/riscv-isa-sim/riscv/rocc.h	2;"	d
_RISCV_SIMIF_H	tb/riscv-isa-sim/riscv/simif.h	4;"	d
_RISCV_SIM_H	tb/riscv-isa-sim/riscv/sim.h	4;"	d
_RISCV_SPIKE_H	tb/dpi/sim_spike.h	4;"	d
_RISCV_TRACER_H	tb/riscv-isa-sim/riscv/tracer.h	4;"	d
_RISCV_TRAP_H	tb/riscv-isa-sim/riscv/trap.h	4;"	d
_ROCKET_VERILATOR_H	tb/dpi/verilator.h	2;"	d
_TEXT_DISP_H	src/PAPER_hw/sw/text_disp/text_disp.h	3;"	d
_TEXT_DRIVER_H	src/PAPER_hw/sw/text_disp/text_driver.h	2;"	d
_XOPEN_SOURCE	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	2;"	d	file:
_XOPEN_SOURCE	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	3;"	d
__exception	tb/dromajo/src/riscv_cpu.h	74;"	d
__list_add	tb/dromajo/src/list.h	/^static inline void __list_add(struct list_head *el,$/;"	f
__maybe_unused	tb/dromajo/src/cutils.h	50;"	d
_e	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int _e;$/;"	m	class:IEEEHelper
_emax	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int _emax;$/;"	m	class:IEEEHelper
_emin	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int _emin;$/;"	m	class:IEEEHelper
_flexfloat_desc_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef struct _flexfloat_desc_t {$/;"	s
_flexfloat_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^struct _flexfloat_t {$/;"	s
_m	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int _m;$/;"	m	class:IEEEHelper
_name	tb/riscv-isa-sim/riscv/trap.h	/^  char _name[16];$/;"	m	class:trap_t
_sf32	tb/dromajo/src/softfp_template.h	/^uint32_t glue(glue(cvt_sf, F_SIZE), _sf32)(F_UINT a, RoundingModeEnum rm,$/;"	f
_sf64	tb/dromajo/src/softfp_template.h	/^uint64_t glue(glue(cvt_sf, F_SIZE), _sf64)(F_UINT a, RoundingModeEnum rm,$/;"	f
_state	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    jtag_state_t _state;$/;"	m	class:jtag_dtm_t
_tck	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdi	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tdo	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_tms	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    bool _tck, _tms, _tdi, _tdo;$/;"	m	class:jtag_dtm_t
_unused	tb/riscv-isa-sim/softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	m	struct:commonNaN
a	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^    uint32_t a;$/;"	m	struct:t_vpi_vecval
abits	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    const unsigned abits = 6;$/;"	m	class:jtag_dtm_t
abstract_device_t	tb/riscv-isa-sim/riscv/devices.h	/^class abstract_device_t {$/;"	c
abstractauto	tb/riscv-isa-sim/riscv/debug_module.h	/^    abstractauto_t abstractauto;$/;"	m	class:debug_module_t
abstractauto_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} abstractauto_t;$/;"	t	typeref:struct:__anon134
abstractcs	tb/riscv-isa-sim/riscv/debug_module.h	/^    abstractcs_t abstractcs;$/;"	m	class:debug_module_t
abstractcs_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} abstractcs_t;$/;"	t	typeref:struct:__anon133
acc	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^  reg_t acc[num_acc];$/;"	m	class:dummy_rocc_t	file:
accel_enable	tb/dromajo/src/machine.h	/^    BOOL accel_enable; \/* enable acceleration (KVM) *\/$/;"	m	struct:__anon72
accept	tb/dpi/remote_bitbang.cc	/^void remote_bitbang_t::accept()$/;"	f	class:remote_bitbang_t
accept	tb/riscv-isa-sim/riscv/remote_bitbang.cc	/^void remote_bitbang_t::accept()$/;"	f	class:remote_bitbang_t
access	tb/riscv-isa-sim/riscv/cachesim.cc	/^void cache_sim_t::access(uint64_t addr, size_t bytes, bool store)$/;"	f	class:cache_sim_t
access128	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool access128;$/;"	m	struct:__anon135
access16	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool access16;$/;"	m	struct:__anon135
access32	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool access32;$/;"	m	struct:__anon135
access64	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool access64;$/;"	m	struct:__anon135
access8	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool access8;$/;"	m	struct:__anon135
access_icache	tb/riscv-isa-sim/riscv/mmu.h	/^  inline icache_entry_t* access_icache(reg_t addr)$/;"	f	class:mmu_t
access_type	tb/riscv-isa-sim/riscv/memtracer.h	/^enum access_type {$/;"	g
acquire_load_reservation	tb/riscv-isa-sim/riscv/mmu.h	/^  inline void acquire_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
action	tb/riscv-isa-sim/riscv/processor.h	/^  mcontrol_action_t action;$/;"	m	struct:__anon126
add	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t add;$/;"	m	struct:__anon12
add	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t add;$/;"	m	struct:OpsStats
add_device	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::add_device(bus_t *bus) {$/;"	f	class:debug_module_t
add_device	tb/riscv-isa-sim/riscv/devices.cc	/^void bus_t::add_device(reg_t addr, abstract_device_t* dev)$/;"	f	class:bus_t
add_insn	tb/riscv-isa-sim/spike_main/disasm.cc	/^void disassembler_t::add_insn(disasm_insn_t* insn)$/;"	f	class:disassembler_t
add_sf	tb/dromajo/src/softfp_template.h	/^F_UINT add_sf(F_UINT a, F_UINT b, RoundingModeEnum rm,$/;"	f
add_sf	tb/dromajo/src/softfp_template.h	1155;"	d
add_sf	tb/dromajo/src/softfp_template.h	80;"	d
addi	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t addi(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
addr	tb/dromajo/src/iomem.h	/^    uint64_t addr;$/;"	m	struct:__anon48
addr	tb/dromajo/src/virtio.cpp	/^    uint64_t addr;$/;"	m	struct:__anon34	file:
addr	tb/dromajo/src/virtio.h	/^    uint64_t addr;$/;"	m	struct:__anon30
addr	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t addr;$/;"	m	struct:commit_log_reg_t
addr_to_mem	tb/dpi/sim_spike.cc	/^char* sim_spike_t::addr_to_mem(reg_t addr) {$/;"	f	class:sim_spike_t
addr_to_mem	tb/riscv-isa-sim/riscv/sim.cc	/^char* sim_t::addr_to_mem(reg_t addr) {$/;"	f	class:sim_t
address	tb/dromajo/src/riscv_machine.cpp	/^    uint64_t address;$/;"	m	struct:fdt_reserve_entry	file:
address	tb/riscv-isa-sim/riscv/mmu.h	/^    reg_t address;$/;"	m	class:trigger_matched_t
adv_config	src/PAPER_hw/sw/common/ah_video.h	/^struct adv_config {$/;"	s
advance_pc	tb/riscv-isa-sim/riscv/execute.cc	102;"	d	file:
ah_bind_i2c_drv	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_bind_i2c_drv(struct text_disp * d, struct iic_drv * sw) {$/;"	f
ah_bind_text_drv	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_bind_text_drv(struct text_disp * d, struct text_driver * sw) {$/;"	f
ah_build_char	src/PAPER_hw/sw/text_disp/text_disp.c	/^uint16_t ah_build_char(uint8_t attr, uint8_t ch) {$/;"	f
ah_build_curs_reg	src/PAPER_hw/sw/text_disp/text_disp.c	/^uint32_t ah_build_curs_reg(struct text_disp * d) {$/;"	f
ah_clr_td	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_clr_td(struct text_disp * d) {$/;"	f
ah_cpy_hwconfig	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_cpy_hwconfig(struct text_disp * d, struct adv_config *c) {$/;"	f
ah_destroy_td	src/PAPER_hw/sw/text_disp/text_disp.c	/^ void ah_destroy_td(struct text_disp * d, bool dyn) {$/;"	f
ah_fill_area	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_fill_area(struct text_disp * d, int col, int row, int len, uint8_t ch) {$/;"	f
ah_fill_td	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_fill_td(struct text_disp * d, uint8_t ch) {$/;"	f
ah_init_td	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_init_td(struct text_disp * d, int cols, int rows, int tot_rows) {$/;"	f
ah_init_video	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_init_video(struct text_disp * d) {$/;"	f
ah_move_buf	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_move_buf(struct text_disp * d, int l) {$/;"	f
ah_move_cursor	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_move_cursor(struct text_disp * d, enum cursor_dir dir, bool wrap) {$/;"	f
ah_newline	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_newline(struct text_disp * d) {$/;"	f
ah_power	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_power(struct text_disp * d, bool on) {$/;"	f
ah_putc	src/PAPER_hw/sw/kerbin/main2.c	/^void ah_putc(uint16_t * text_buf, char c, int x, int y) {$/;"	f
ah_putc	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_putc(struct text_disp * d, uint8_t ch) {$/;"	f
ah_puts	src/PAPER_hw/sw/kerbin/main2.c	/^void ah_puts(uint16_t * text_buf, char * str, int l, int x, int y) {$/;"	f
ah_puts	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_puts(struct text_disp * d, char * str) {$/;"	f
ah_reset_td	src/PAPER_hw/sw/text_disp/text_disp.c	/^void ah_reset_td(struct text_disp * d) {$/;"	f
ah_scroll	src/PAPER_hw/sw/text_disp/text_disp.c	/^int ah_scroll(struct text_disp * d, int l) {$/;"	f
ah_scroll_state	src/PAPER_hw/sw/text_disp/text_disp.c	/^int ah_scroll_state(struct text_disp * d) {$/;"	f
ah_scrollback_lines	src/PAPER_hw/sw/text_disp/text_disp.c	/^int ah_scrollback_lines(struct text_disp *d) {$/;"	f
ah_set_cursor	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_set_cursor(struct text_disp * d, int x, int y) {$/;"	f
ah_show_picture	src/PAPER_hw/sw/text_disp/text_disp.c	/^void ah_show_picture(struct text_disp * d, uint64_t * image_address) {$/;"	f
ah_show_text	src/PAPER_hw/sw/text_disp/text_disp.c	/^void ah_show_text(struct text_disp * d) {$/;"	f
ah_sw	src/PAPER_hw/sw/text_disp/text_disp.h	/^  struct text_driver * ah_sw;$/;"	m	struct:text_disp	typeref:struct:text_disp::text_driver
ah_toggle_cursor	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool ah_toggle_cursor(struct text_disp * d, bool on) {$/;"	f
ah_tot_rows	src/PAPER_hw/sw/text_disp/text_disp.c	/^int ah_tot_rows(struct text_disp * d) {$/;"	f
ah_write_txt_pntr	src/PAPER_hw/sw/kerbin/main2.c	/^void ah_write_txt_pntr(void * p) {$/;"	f
allhalted	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allhalted;$/;"	m	struct:__anon132
allhavereset	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allhavereset;$/;"	m	struct:__anon132
allnonexistant	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allnonexistant;$/;"	m	struct:__anon132
allocated_size	tb/dromajo/src/cutils.h	/^    size_t allocated_size;$/;"	m	struct:__anon43
allresumeack	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allresumeack;$/;"	m	struct:__anon132
allrunning	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allrunning;$/;"	m	struct:__anon132
allunavail	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool allunavail;$/;"	m	struct:__anon132
amo_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} amo_address;$/;"	v	typeref:struct:__anon87
amo_func	tb/riscv-isa-sim/riscv/mmu.h	136;"	d
anyhalted	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anyhalted;$/;"	m	struct:__anon132
anyhavereset	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anyhavereset;$/;"	m	struct:__anon132
anynonexistant	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anynonexistant;$/;"	m	struct:__anon132
anyresumeack	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anyresumeack;$/;"	m	struct:__anon132
anyrunning	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anyrunning;$/;"	m	struct:__anon132
anyunavail	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool anyunavail;$/;"	m	struct:__anon132
ar	src/PAPER_hw/sw/common/ah_video.h	/^  aspect_ratio ar;$/;"	m	struct:vid_mode
arg_t	tb/riscv-isa-sim/riscv/disasm.h	/^class arg_t$/;"	c
args	tb/riscv-isa-sim/riscv/disasm.h	/^  std::vector<const arg_t*> args;$/;"	m	class:disasm_insn_t
ariane_pkg	Makefile	/^ariane_pkg := $(addprefix $(root-dir), $(ariane_pkg))$/;"	m
ariane_pkg	Makefile	/^ariane_pkg := include\/riscv_pkg.sv                          \\$/;"	m
array	tb/dromajo/src/json.h	/^        struct JSONArray *array;$/;"	m	union:JSONValue::__anon65	typeref:struct:JSONValue::__anon65::JSONArray
asize	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned asize;$/;"	m	struct:__anon135
aspect_ratio	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SIXTEEN_NINE, FOUR_THREE} aspect_ratio;$/;"	t	typeref:enum:__anon21
assoc	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t assoc;$/;"	m	class:CacheGeneric
attr	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t attr;$/;"	m	struct:text_disp
attributes	fpga/src/bootrom/src/gpt.h	/^    uint64_t attributes;$/;"	m	struct:partition_entries
attributes	fpga/src/paper_test/src/gpt.h	/^    uint64_t attributes;$/;"	m	struct:partition_entries
attributes	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t attributes;$/;"	m	struct:partition_entries
authbusy	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool authbusy;$/;"	m	struct:__anon132
authenticated	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool authenticated;$/;"	m	struct:__anon132
autoexecdata	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned autoexecdata;$/;"	m	struct:__anon134
autoexecprogbuf	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned autoexecprogbuf;$/;"	m	struct:__anon134
autoincrement	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool autoincrement;$/;"	m	struct:__anon135
avail_addr	tb/dromajo/src/virtio.cpp	/^    virtio_phys_addr_t avail_addr;$/;"	m	struct:__anon33	file:
axi_memfile	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* axi_memfile;$/;"	m	struct:__anon24
b	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^    uint32_t b;$/;"	m	struct:t_vpi_vecval
b	tb/dromajo/src/json.h	/^        BOOL b;$/;"	m	union:JSONValue::__anon65
b	tb/riscv-isa-sim/riscv/decode.h	/^  insn_bits_t b;$/;"	m	class:insn_t
backup_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t backup_lba;$/;"	m	struct:gpt_pth
backup_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t backup_lba;$/;"	m	struct:gpt_pth
backup_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t backup_lba;$/;"	m	struct:gpt_pth
bad_isa_string	tb/riscv-isa-sim/riscv/processor.cc	/^static void bad_isa_string(const char* isa)$/;"	f	file:
bar_set	tb/dromajo/src/pci.cpp	/^    PCIBarSetFunc *bar_set;$/;"	m	struct:__anon54	file:
batch_write_adv	src/PAPER_hw/sw/common/adv7511_comm.c	/^bool batch_write_adv(struct iic_drv * inst, int numBytes, const uint8_t buf[2][numBytes]) {$/;"	f
benchmark_exit_code	tb/dromajo/src/riscv_cpu.h	/^    uint64_t benchmark_exit_code;$/;"	m	struct:RISCVCPUState
bf_get_sector_count	tb/dromajo/src/dromajo_main.cpp	/^static int64_t bf_get_sector_count(BlockDevice *bs)$/;"	f	file:
bf_read_async	tb/dromajo/src/dromajo_main.cpp	/^static int bf_read_async(BlockDevice *bs,$/;"	f	file:
bf_write_async	tb/dromajo/src/dromajo_main.cpp	/^static int bf_write_async(BlockDevice *bs,$/;"	f	file:
bg	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    int bg[8];$/;"	m	struct:__anon23
bg	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^   int bg [8];$/;"	m	struct:colors
bg_color_weights	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  int bg_color_weights [8];$/;"	m	struct:rand_text_attribs
bigimm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} bigimm;$/;"	v	typeref:struct:__anon98
bin_to_hex	fpga/src/bootrom/src/uart.c	/^void bin_to_hex(uint8_t inp, uint8_t res[2])$/;"	f
bin_to_hex	fpga/src/paper_test/src/uart.c	/^void bin_to_hex(uint8_t inp, uint8_t res[2])$/;"	f
bin_to_hex	openpiton/bootrom/linux/src/uart.c	/^void bin_to_hex(uint8_t inp, uint8_t res[2])$/;"	f
bin_to_hex_table	fpga/src/bootrom/src/uart.c	/^uint8_t bin_to_hex_table[16] = {$/;"	v
bin_to_hex_table	fpga/src/paper_test/src/uart.c	/^uint8_t bin_to_hex_table[16] = {$/;"	v
bin_to_hex_table	openpiton/bootrom/linux/src/uart.c	/^uint8_t bin_to_hex_table[16] = {$/;"	v
bindir	tb/dromajo/src/Makefile	/^bindir=\/usr\/local\/bin$/;"	m
bit	fpga/Makefile	/^bit := $(work-dir)\/ariane_xilinx.bit$/;"	m
bit	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t bit(uint32_t value, unsigned int b) {$/;"	f
bits	tb/riscv-isa-sim/riscv/decode.h	/^  insn_bits_t bits() { return b; }$/;"	f	class:insn_t
bits	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t bits(uint32_t value, unsigned int hi, unsigned int lo) {$/;"	f
blink_act	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int blink_act;$/;"	m	struct:__anon24
blink_act	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  bool blink_act;$/;"	m	struct:text_display
blink_chance	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  float blink_chance;$/;"	m	struct:rand_text_attribs
blink_t	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int blink_t;$/;"	m	struct:text_disp
block_align	tb/dromajo/src/fs_utils.h	/^static inline uint64_t block_align(uint64_t val, uint64_t align)$/;"	f
block_dev	tb/dromajo/src/machine.h	/^    BlockDevice *block_dev;$/;"	m	struct:__anon69
block_device_init	tb/dromajo/src/dromajo_main.cpp	/^static BlockDevice *block_device_init(const char *filename,$/;"	f	file:
blowup_fac	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int blowup_fac;$/;"	m	struct:__anon24
blowup_fac	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int blowup_fac;$/;"	m	struct:text_display
bmp2fb	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^struct frbuf * bmp2fb ( const char * fn) {$/;"	f
boot_cpuid_phys	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t boot_cpuid_phys;$/;"	m	struct:fdt_header	file:
boot_rom	tb/dpi/sim_spike.h	/^  std::unique_ptr<rom_device_t> boot_rom;$/;"	m	class:sim_spike_t
boot_rom	tb/riscv-isa-sim/riscv/sim.h	/^  std::unique_ptr<rom_device_t> boot_rom;$/;"	m	class:sim_t
bootrom_img	bootrom/Makefile	/^bootrom_img = bootrom.img bootrom.sv$/;"	m
bootrom_img	openpiton/bootrom/baremetal/Makefile	/^bootrom_img = bootrom.img bootrom.sv$/;"	m
bootrom_name	tb/dromajo/src/machine.h	/^    const char *bootrom_name;$/;"	m	struct:__anon72
branch_target	tb/riscv-isa-sim/spike_main/disasm.cc	/^} branch_target;$/;"	v	typeref:struct:__anon100
bright_chance	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  float bright_chance;$/;"	m	struct:rand_text_attribs
bs	tb/dromajo/src/virtio.cpp	/^    BlockDevice *bs;$/;"	m	struct:VIRTIOBlockDevice	file:
bswap_32	tb/dromajo/src/cutils.h	/^static inline uint32_t bswap_32(uint32_t v)$/;"	f
buf	tb/dromajo/src/cutils.h	/^    uint8_t *buf;$/;"	m	struct:__anon43
buf	tb/dromajo/src/machine.h	/^    uint8_t *buf;$/;"	m	struct:__anon68
buf	tb/dromajo/src/virtio.cpp	/^    uint8_t *buf;$/;"	m	struct:__anon35	file:
buf_origin	src/PAPER_hw/sw/text_disp/text_disp.h	/^  void * buf_origin;$/;"	m	struct:text_disp
buf_size	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int buf_size;$/;"	m	struct:text_disp
buf_size	tb/dpi/remote_bitbang.h	/^  static const ssize_t buf_size = 64 * 1024;$/;"	m	class:remote_bitbang_t
buf_size	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  static const ssize_t buf_size = 64 * 1024;$/;"	m	class:remote_bitbang_t
build_attr	src/PAPER_hw/sw/text_disp/text_disp.c	/^uint8_t build_attr(bool blink, uint8_t fg_idx, uint8_t bg_idx) {$/;"	f
build_opcode_map	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::build_opcode_map()$/;"	f	class:processor_t
bus	tb/dpi/sim_spike.h	/^  bus_t bus;$/;"	m	class:sim_spike_t
bus	tb/dromajo/src/pci.cpp	/^    PCIBus *bus;$/;"	m	struct:PCIDevice	file:
bus	tb/riscv-isa-sim/riscv/sim.h	/^  bus_t bus;$/;"	m	class:sim_t
bus_map_irq	tb/dromajo/src/pci.cpp	/^static int bus_map_irq(PCIDevice *d, int irq_num)$/;"	f	file:
bus_num	tb/dromajo/src/pci.cpp	/^    int bus_num;$/;"	m	struct:PCIBus	file:
bus_t	tb/riscv-isa-sim/riscv/devices.h	/^class bus_t : public abstract_device_t {$/;"	c
busy	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool busy;$/;"	m	struct:__anon133
buttons_list	tb/dromajo/src/virtio.cpp	/^static const uint16_t buttons_list[] = {$/;"	v	file:
buttons_state	tb/dromajo/src/virtio.cpp	/^    uint32_t buttons_state;$/;"	m	struct:VIRTIOInputDevice	file:
bytes_read	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t bytes_read;$/;"	m	class:cache_sim_t
bytes_written	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t bytes_written;$/;"	m	class:cache_sim_t
c	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    colors c;$/;"	m	struct:__anon24
c	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  struct colors * c;$/;"	m	struct:text_display	typeref:struct:text_display::colors
cache	tb/riscv-isa-sim/riscv/cachesim.h	/^  cache_sim_t* cache;$/;"	m	class:cache_memtracer_t
cacheBank	tb/dromajo/src/LiveCache.h	/^  CacheType *cacheBank;$/;"	m	class:LiveCache
cache_memtracer_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  cache_memtracer_t(const char* config, const char* name)$/;"	f	class:cache_memtracer_t
cache_memtracer_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class cache_memtracer_t : public memtracer_t$/;"	c
cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(const cache_sim_t& rhs)$/;"	f	class:cache_sim_t
cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.cc	/^cache_sim_t::cache_sim_t(size_t _sets, size_t _ways, size_t _linesz, const char* _name)$/;"	f	class:cache_sim_t
cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class cache_sim_t$/;"	c
calcAddr4Tag	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t calcAddr4Tag(Addr_t tag) const {$/;"	f	class:CacheGeneric
calcIndex4Tag	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t calcIndex4Tag(Addr_t tag) const {$/;"	f	class:CacheGeneric
calcParityLen	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^int calcParityLen(int data_bits) {$/;"	f
calcTag	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t calcTag(Addr_t addr) const {$/;"	f	class:CacheGeneric
capture_dr	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^void jtag_dtm_t::capture_dr()$/;"	f	class:jtag_dtm_t
cast_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^HashSlot cast_stats[FLEXFLOAT_STATS_MAX_TYPES*FLEXFLOAT_STATS_MAX_TYPES];$/;"	v
casting_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static std::unordered_map<std::pair<FlexfloatPrecision, FlexfloatPrecision>, CastingStats, PrecisionPairHash> casting_stats;$/;"	v
cause	tb/riscv-isa-sim/riscv/processor.h	/^  uint8_t cause;$/;"	m	struct:__anon123
cause	tb/riscv-isa-sim/riscv/trap.h	/^  reg_t cause() { return which; }$/;"	f	class:trap_t
cb_func	src/fpu/tb/flexfloat/examples/example_tracking.c	/^void cb_func(flexfloat_t *v, void *arg) {$/;"	f
cfg	src/PAPER_hw/sw/kerbin/main2.c	/^static struct adv_config * cfg;$/;"	v	typeref:struct:adv_config	file:
cfg_filename	tb/dromajo/src/machine.h	/^    char *cfg_filename;$/;"	m	struct:__anon72
cfgstrvalid	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool cfgstrvalid;$/;"	m	struct:__anon132
chain	tb/riscv-isa-sim/riscv/disasm.h	/^  std::vector<const disasm_insn_t*> chain[HASH_SIZE+1];$/;"	m	class:disassembler_t
chain	tb/riscv-isa-sim/riscv/processor.h	/^  bool chain;$/;"	m	struct:__anon126
challenge	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint32_t challenge;$/;"	m	class:debug_module_t
check_load_reservation	tb/riscv-isa-sim/riscv/mmu.h	/^  inline bool check_load_reservation(reg_t vaddr)$/;"	f	class:mmu_t
check_pc_alignment	tb/riscv-isa-sim/riscv/processor.h	/^  void check_pc_alignment(reg_t pc) {$/;"	f	class:processor_t
check_tag	tb/riscv-isa-sim/riscv/cachesim.cc	/^uint64_t* cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:cache_sim_t
check_tag	tb/riscv-isa-sim/riscv/cachesim.cc	/^uint64_t* fa_cache_sim_t::check_tag(uint64_t addr)$/;"	f	class:fa_cache_sim_t
check_triggers_fetch	tb/riscv-isa-sim/riscv/mmu.h	/^  bool check_triggers_fetch;$/;"	m	class:mmu_t
check_triggers_load	tb/riscv-isa-sim/riscv/mmu.h	/^  bool check_triggers_load;$/;"	m	class:mmu_t
check_triggers_store	tb/riscv-isa-sim/riscv/mmu.h	/^  bool check_triggers_store;$/;"	m	class:mmu_t
chkfp32	tb/dromajo/src/dromajo_template.h	/^static uint32_t chkfp32(target_ulong a)$/;"	f
chkfp32	tb/dromajo/src/dromajo_template.h	220;"	d
chunk_align	tb/riscv-isa-sim/riscv/sim.h	/^  size_t chunk_align() { return 8; }$/;"	f	class:sim_t
chunk_max_size	tb/riscv-isa-sim/riscv/sim.h	/^  size_t chunk_max_size() { return 8; }$/;"	f	class:sim_t
clearTag	tb/dromajo/src/LiveCacheCore.h	/^  void clearTag() {$/;"	f	class:StateGeneric
clear_csr	bootrom/encoding.h	209;"	d
clear_csr	src/riscv-dbg/debug_rom/encoding.h	209;"	d
clear_csr	tb/riscv-isa-sim/riscv/encoding.h	213;"	d
clear_interrupt	tb/riscv-isa-sim/riscv/extension.cc	/^void extension_t::clear_interrupt()$/;"	f	class:extension_t
client_fd	tb/dpi/remote_bitbang.h	/^  int client_fd;$/;"	m	class:remote_bitbang_t
client_fd	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  int client_fd;$/;"	m	class:remote_bitbang_t
client_id	tb/dromajo/src/fs.h	/^    char *client_id;$/;"	m	struct:__anon61
clint	tb/dpi/sim_spike.h	/^  std::unique_ptr<clint_t> clint;$/;"	m	class:sim_spike_t
clint	tb/riscv-isa-sim/riscv/sim.h	/^  std::unique_ptr<clint_t> clint;$/;"	m	class:sim_t
clint_base_addr	tb/dromajo/src/machine.h	/^    uint64_t clint_base_addr;$/;"	m	struct:__anon72
clint_base_addr	tb/dromajo/src/riscv_machine.h	/^    uint64_t clint_base_addr;$/;"	m	struct:RISCVMachine
clint_read	tb/dromajo/src/riscv_machine.cpp	/^static uint32_t clint_read(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
clint_size	tb/dromajo/src/machine.h	/^    uint64_t clint_size;$/;"	m	struct:__anon72
clint_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t clint_size;$/;"	m	struct:RISCVMachine
clint_t	tb/riscv-isa-sim/riscv/clint.cc	/^clint_t::clint_t(std::vector<processor_t*>& procs)$/;"	f	class:clint_t
clint_t	tb/riscv-isa-sim/riscv/devices.h	/^class clint_t : public abstract_device_t {$/;"	c
clint_tick	tb/dpi/sim_spike.cc	/^void sim_spike_t::clint_tick() {$/;"	f	class:sim_spike_t
clint_tick	tb/dpi/spike.cc	/^extern "C" void clint_tick()$/;"	f
clint_write	tb/dromajo/src/riscv_machine.cpp	/^static void clint_write(void *opaque, uint32_t offset, uint32_t val,$/;"	f	file:
clz	tb/dromajo/src/softfp_template.h	1120;"	d
clz	tb/dromajo/src/softfp_template.h	71;"	d
clz128	tb/dromajo/src/softfp.cpp	/^static inline int clz128(uint128_t a)$/;"	f	file:
clz32	tb/dromajo/src/softfp.cpp	/^static inline int clz32(uint32_t a)$/;"	f	file:
clz64	tb/dromajo/src/softfp.cpp	/^static inline int clz64(uint64_t a)$/;"	f	file:
cmderr	tb/riscv-isa-sim/riscv/debug_module.h	/^  cmderr_t cmderr;$/;"	m	struct:__anon133
cmderr	tb/riscv-isa-sim/riscv/debug_module.h	/^typedef enum cmderr {$/;"	g
cmderr_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} cmderr_t;$/;"	t	typeref:enum:cmderr
cmdline	tb/dromajo/src/machine.h	/^    char *cmdline; \/* bios or kernel command line *\/$/;"	m	struct:__anon72
cmdline_subst	tb/dromajo/src/machine.cpp	/^static char *cmdline_subst(const char *cmdline)$/;"	f	file:
cmp	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t cmp;$/;"	m	struct:__anon12
cmp	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t cmp;$/;"	m	struct:OpsStats
color_format	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {RGB, FOURFOURFOUR, FOURTWOTWO} color_format;$/;"	t	typeref:enum:__anon16
colors	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^}  colors;$/;"	t	typeref:struct:__anon23
colors	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^ struct colors{$/;"	s
cols	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int cols;$/;"	m	struct:text_disp
command	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint32_t command;$/;"	m	class:debug_module_t
commit_log_print_insn	tb/riscv-isa-sim/riscv/execute.cc	/^static void commit_log_print_insn(state_t* state, reg_t pc, insn_t insn)$/;"	f	file:
commit_log_print_value	tb/riscv-isa-sim/riscv/execute.cc	/^static void commit_log_print_value(int width, uint64_t hi, uint64_t lo)$/;"	f	file:
commit_log_reg_t	tb/riscv-isa-sim/riscv/processor.h	/^struct commit_log_reg_t$/;"	s
commit_log_stash_privilege	tb/riscv-isa-sim/riscv/execute.cc	/^static void commit_log_stash_privilege(processor_t* p)$/;"	f	file:
commit_log_t	tb/dpi/sim_spike.h	/^} commit_log_t;$/;"	t	typeref:struct:__anon28
commit_log_val	tb/dpi/spike.cc	/^commit_log_t commit_log_val;$/;"	v
common	tb/dromajo/src/fs_disk.cpp	/^    FSDevice common;$/;"	m	struct:__anon73	file:
common	tb/dromajo/src/riscv_machine.h	/^    VirtMachine common;$/;"	m	struct:RISCVMachine
common	tb/dromajo/src/virtio.cpp	/^    VIRTIODevice common;$/;"	m	struct:VIRTIO9PDevice	file:
common	tb/dromajo/src/virtio.cpp	/^    VIRTIODevice common;$/;"	m	struct:VIRTIOBlockDevice	file:
common	tb/dromajo/src/virtio.cpp	/^    VIRTIODevice common;$/;"	m	struct:VIRTIOConsoleDevice	file:
common	tb/dromajo/src/virtio.cpp	/^    VIRTIODevice common;$/;"	m	struct:VIRTIOInputDevice	file:
common	tb/dromajo/src/virtio.cpp	/^    VIRTIODevice common;$/;"	m	struct:VIRTIONetDevice	file:
commonNaN	tb/riscv-isa-sim/softfloat/specialize.h	/^struct commonNaN { char _unused; };$/;"	s
compact_bootrom	tb/dromajo/src/machine.h	/^    bool compact_bootrom;$/;"	m	struct:__anon72
compact_bootrom	tb/dromajo/src/riscv_machine.h	/^    bool compact_bootrom;$/;"	m	struct:RISCVMachine
compile_flags	src/pmp/Makefile	/^compile_flags = +cover -incr -64 -permissive$/;"	m
compose_path	tb/dromajo/src/fs_disk.cpp	/^static char *compose_path(const char *path, const char *name)$/;"	f	file:
config	src/PAPER_hw/sw/text_disp/text_disp.h	/^  struct adv_config config;$/;"	m	struct:text_disp	typeref:struct:text_disp::adv_config
config	tb/dromajo/src/pci.cpp	/^    uint8_t config[256];$/;"	m	struct:PCIDevice	file:
config_additional_file_load	tb/dromajo/src/machine.cpp	/^static void config_additional_file_load(VMConfigLoadState *s)$/;"	f	file:
config_additional_file_load_cb	tb/dromajo/src/machine.cpp	/^static void config_additional_file_load_cb(void *opaque,$/;"	f	file:
config_file_loaded	tb/dromajo/src/machine.cpp	/^static void config_file_loaded(void *opaque, uint8_t *buf, int buf_len)$/;"	f	file:
config_load_file	tb/dromajo/src/machine.cpp	/^static void config_load_file(VMConfigLoadState *s, const char *filename,$/;"	f	file:
config_load_file_cb	tb/dromajo/src/machine.cpp	/^static void config_load_file_cb(void *opaque, int err, void *data, size_t size)$/;"	f	file:
config_reg	tb/dromajo/src/pci.cpp	/^    uint32_t config_reg;$/;"	m	struct:I440FXState	file:
config_space	tb/dromajo/src/virtio.cpp	/^    uint8_t config_space[MAX_CONFIG_SPACE_SIZE];$/;"	m	struct:VIRTIODevice	file:
config_space_size	tb/dromajo/src/virtio.cpp	/^    uint32_t config_space_size; \/* in bytes, must be multiple of 4 *\/$/;"	m	struct:VIRTIODevice	file:
config_write	tb/dromajo/src/virtio.cpp	/^    void (*config_write)(VIRTIODevice *s); \/* called after the config$/;"	m	struct:VIRTIODevice	file:
console	tb/dromajo/src/machine.h	/^    CharacterDevice *console;$/;"	m	struct:VirtMachine
console	tb/dromajo/src/machine.h	/^    CharacterDevice *console;$/;"	m	struct:__anon72
console_dev	tb/dromajo/src/machine.h	/^    VIRTIODevice *console_dev;$/;"	m	struct:VirtMachine
console_esc_state	tb/dromajo/src/dromajo_main.cpp	/^    int  console_esc_state;$/;"	m	struct:__anon51	file:
console_init	tb/dromajo/src/dromajo_main.cpp	/^CharacterDevice *console_init(BOOL allow_ctrlc, FILE *stdin, FILE *out)$/;"	f
console_read	tb/dromajo/src/dromajo_main.cpp	/^static int console_read(void *opaque, uint8_t *buf, int len)$/;"	f	file:
console_write	tb/dromajo/src/dromajo_main.cpp	/^static void console_write(void *opaque, const uint8_t *buf, int len)$/;"	f	file:
const	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	10;"	d	file:
construct	tb/riscv-isa-sim/riscv/cachesim.cc	/^cache_sim_t* cache_sim_t::construct(const char* config, const char* name)$/;"	f	class:cache_sim_t
content	tb/dromajo/src/LiveCacheCore.h	/^  Line **content;$/;"	m	class:CacheAssoc
content	tb/dromajo/src/LiveCacheCore.h	/^  Line **content;$/;"	m	class:CacheDM
contents	tb/riscv-isa-sim/riscv/devices.h	/^  char* contents() { return data; }$/;"	f	class:mem_t
contents	tb/riscv-isa-sim/riscv/devices.h	/^  const std::vector<char>& contents() { return data; }$/;"	f	class:rom_device_t
copy_kernel	tb/dromajo/src/riscv_machine.cpp	/^static int copy_kernel(RISCVMachine *s,$/;"	f	file:
cosim	tb/dromajo/src/machine.h	/^    bool        cosim;$/;"	m	struct:VirtMachine
countExpRange	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int countExpRange() { return _NnormalExp; }$/;"	f	class:IEEEHelper
countNormalRange	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int countNormalRange() { return _Nnormal; }$/;"	f	class:IEEEHelper
countSubnormalRange	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    int countSubnormalRange() { return _Nsubnormal; }$/;"	f	class:IEEEHelper
counter	tb/dpi/dromajo_cosim_dpi.cc	/^uint32_t counter = 0;$/;"	v
counter_access_ok	tb/dromajo/src/riscv_cpu.cpp	/^static BOOL counter_access_ok(RISCVCPUState *s, uint32_t csr)$/;"	f	file:
countof	tb/dromajo/src/cutils.h	60;"	d
cpu_register_device	tb/dromajo/src/iomem.cpp	/^PhysMemoryRange *cpu_register_device(PhysMemoryMap *s, uint64_t addr,$/;"	f
cpu_register_ram	tb/dromajo/src/iomem.h	/^static inline PhysMemoryRange *cpu_register_ram(PhysMemoryMap *s, uint64_t addr,$/;"	f
cpu_state	tb/dromajo/src/riscv_machine.h	/^    RISCVCPUState *cpu_state[MAX_CPUS];$/;"	m	struct:RISCVMachine
cpu_to_be32	tb/dromajo/src/cutils.h	/^static inline uint32_t cpu_to_be32(uint32_t v)$/;"	f
crc16	fpga/src/bootrom/src/sd.c	/^uint16_t crc16(uint16_t crc, uint8_t data)$/;"	f
crc16	fpga/src/paper_test/src/sd.c	/^uint16_t crc16(uint16_t crc, uint8_t data)$/;"	f
crc7	fpga/src/bootrom/src/sd.c	/^uint8_t crc7(uint8_t prev, uint8_t in)$/;"	f
crc7	fpga/src/paper_test/src/sd.c	/^uint8_t crc7(uint8_t prev, uint8_t in)$/;"	f
crc_header	fpga/src/bootrom/src/gpt.h	/^    uint32_t crc_header;$/;"	m	struct:gpt_pth
crc_header	fpga/src/paper_test/src/gpt.h	/^    uint32_t crc_header;$/;"	m	struct:gpt_pth
crc_header	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t crc_header;$/;"	m	struct:gpt_pth
crc_partition_entry	fpga/src/bootrom/src/gpt.h	/^    uint32_t crc_partition_entry;$/;"	m	struct:gpt_pth
crc_partition_entry	fpga/src/paper_test/src/gpt.h	/^    uint32_t crc_partition_entry;$/;"	m	struct:gpt_pth
crc_partition_entry	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t crc_partition_entry;$/;"	m	struct:gpt_pth
create	tb/dromajo/src/LiveCacheCore.h	/^CacheGeneric<State, Addr_t> *CacheGeneric<State, Addr_t>::create(int32_t size, int32_t assoc, int32_t bsize,$/;"	f	class:CacheGeneric
create_addi	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_addi(int rd, uint32_t addr)$/;"	f	file:
create_auipc	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_auipc(int rd, uint32_t addr)$/;"	f	file:
create_boot_rom	tb/dromajo/src/riscv_cpu.cpp	/^static void create_boot_rom(RISCVCPUState *s, const char *file, const uint64_t clint_base_addr)$/;"	f	file:
create_csr12_recovery	tb/dromajo/src/riscv_cpu.cpp	/^static void create_csr12_recovery(uint32_t *rom, uint32_t *code_pos, uint32_t csrn, uint16_t val, RISCVCPUState *s)$/;"	f	file:
create_csr64_recovery	tb/dromajo/src/riscv_cpu.cpp	/^static void create_csr64_recovery(uint32_t *rom, uint32_t *code_pos, uint32_t *data_pos, uint32_t csrn, uint64_t val, RISCVCPUState *s)$/;"	f	file:
create_csrrs	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_csrrs(int rd, uint32_t csrn)$/;"	f	file:
create_csrrw	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_csrrw(int rs, uint32_t csrn)$/;"	f	file:
create_fld	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_fld(int rd, int rs1)$/;"	f	file:
create_hang_nonzero_hart	tb/dromajo/src/riscv_cpu.cpp	/^static void create_hang_nonzero_hart(uint32_t *rom, uint32_t *code_pos, uint32_t *data_pos)$/;"	f	file:
create_io64_recovery	tb/dromajo/src/riscv_cpu.cpp	/^static void create_io64_recovery(uint32_t *rom, uint32_t *code_pos, uint32_t *data_pos, uint64_t addr, uint64_t val)$/;"	f	file:
create_ld	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_ld(int rd, int rs1)$/;"	f	file:
create_read_warmup	tb/dromajo/src/riscv_cpu.cpp	/^static void create_read_warmup(uint32_t *rom, uint32_t *code_pos, uint32_t *data_pos, uint64_t val)$/;"	f	file:
create_reg_recovery	tb/dromajo/src/riscv_cpu.cpp	/^static void create_reg_recovery(uint32_t *rom, uint32_t *code_pos, uint32_t *data_pos, int rn, uint64_t val)$/;"	f	file:
create_sd	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_sd(int rs1, int rs2)$/;"	f	file:
create_seti	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t create_seti(int rd, uint32_t data)$/;"	f	file:
cs	tb/dromajo/src/dw_apb_uart.h	/^    CharacterDevice       *cs;$/;"	m	struct:DW_apb_uart_state
cs	tb/dromajo/src/riscv_machine.cpp	/^    CharacterDevice *cs; \/\/ Console$/;"	m	struct:SiFiveUARTState	file:
cs	tb/dromajo/src/virtio.cpp	/^    CharacterDevice *cs;$/;"	m	struct:VIRTIOConsoleDevice	file:
csr	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t csr() { return x(20, 12); }$/;"	f	class:insn_t
csr	tb/riscv-isa-sim/riscv/insns/csrrc.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	tb/riscv-isa-sim/riscv/insns/csrrci.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	tb/riscv-isa-sim/riscv/insns/csrrs.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	tb/riscv-isa-sim/riscv/insns/csrrsi.h	/^int csr = validate_csr(insn.csr(), write);$/;"	v
csr	tb/riscv-isa-sim/riscv/insns/csrrw.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	tb/riscv-isa-sim/riscv/insns/csrrwi.h	/^int csr = validate_csr(insn.csr(), true);$/;"	v
csr	tb/riscv-isa-sim/spike_main/disasm.cc	/^} csr;$/;"	v	typeref:struct:__anon95
csr_name	tb/riscv-isa-sim/riscv/regnames.cc	/^const char* csr_name(int which) {$/;"	f
csr_pmpaddr	tb/dromajo/src/riscv_cpu.h	/^    uint64_t csr_pmpaddr[16];$/;"	m	struct:RISCVCPUState
csr_pmpcfg	tb/dromajo/src/riscv_cpu.h	/^    uint64_t csr_pmpcfg[4]; \/\/ But only 0 and 2 are valid$/;"	m	struct:RISCVCPUState
csr_read	tb/dromajo/src/riscv_cpu.cpp	/^static int csr_read(RISCVCPUState *s, target_ulong *pval, uint32_t csr,$/;"	f	file:
csr_read	tb/dromajo/src/riscv_machine.h	/^    int (*csr_read) (RISCVCPUState *s, uint32_t csr, uint64_t *pval);$/;"	m	struct:RISCVMachineHooks
csr_write	tb/dromajo/src/riscv_cpu.cpp	/^static int csr_write(RISCVCPUState *s, uint32_t csr, target_ulong val)$/;"	f	file:
csr_write	tb/dromajo/src/riscv_machine.h	/^    int (*csr_write)(RISCVCPUState *s, uint32_t csr, uint64_t   val);$/;"	m	struct:RISCVMachineHooks
csrr	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t csrr(unsigned int rd, unsigned int csr) {$/;"	f
csrsi	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t csrsi(unsigned int csr, uint16_t imm) {$/;"	f
csrw	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t csrw(unsigned int source, unsigned int csr) {$/;"	f
csum_offset	tb/dromajo/src/virtio.cpp	/^    uint16_t csum_offset;$/;"	m	struct:__anon37	file:
csum_start	tb/dromajo/src/virtio.cpp	/^    uint16_t csum_start;$/;"	m	struct:__anon37	file:
ctf_compute_hint	tb/dromajo/src/riscv_cpu.cpp	/^static inline RISCVCTFInfo ctf_compute_hint(int rd, int rs1)$/;"	f	file:
ctf_nop	tb/dromajo/src/riscv_cpu.h	/^    ctf_nop = 1,$/;"	e	enum:__anon56
ctf_taken_branch	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_branch,$/;"	e	enum:__anon56
ctf_taken_jalr	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_jalr,$/;"	e	enum:__anon56
ctf_taken_jalr_pop	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_jalr_pop,$/;"	e	enum:__anon56
ctf_taken_jalr_pop_push	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_jalr_pop_push,$/;"	e	enum:__anon56
ctf_taken_jalr_push	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_jalr_push,$/;"	e	enum:__anon56
ctf_taken_jump	tb/dromajo/src/riscv_cpu.h	/^    ctf_taken_jump,$/;"	e	enum:__anon56
cto	tb/riscv-isa-sim/riscv/processor.h	/^static int cto(reg_t val)$/;"	f
ctrlc_pressed	tb/riscv-isa-sim/riscv/sim.cc	/^volatile bool ctrlc_pressed = false;$/;"	v
ctz	tb/riscv-isa-sim/riscv/processor.cc	/^static int ctz(reg_t val)$/;"	f	file:
ctz32	tb/dromajo/src/cutils.h	/^static inline int ctz32(uint32_t a)$/;"	f
current_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t current_lba;$/;"	m	struct:gpt_pth
current_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t current_lba;$/;"	m	struct:gpt_pth
current_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t current_lba;$/;"	m	struct:gpt_pth
current_proc	tb/dpi/sim_spike.h	/^  size_t current_proc;$/;"	m	class:sim_spike_t
current_proc	tb/riscv-isa-sim/riscv/debug_module.cc	/^processor_t *debug_module_t::current_proc() const$/;"	f	class:debug_module_t
current_proc	tb/riscv-isa-sim/riscv/sim.h	/^  size_t current_proc;$/;"	m	class:sim_t
current_step	tb/dpi/sim_spike.h	/^  size_t current_step;$/;"	m	class:sim_spike_t
current_step	tb/riscv-isa-sim/riscv/sim.h	/^  size_t current_step;$/;"	m	class:sim_t
cursor_col	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int cursor_col;$/;"	m	struct:__anon24
cursor_col	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int cursor_col;$/;"	m	struct:text_display
cursor_dir	src/PAPER_hw/sw/text_disp/text_disp.h	/^enum cursor_dir { up, down, left, right };$/;"	g
cursor_en	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    char cursor_en;$/;"	m	struct:__anon24
cursor_en	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  bool cursor_en;$/;"	m	struct:text_display
cursor_en	src/PAPER_hw/sw/text_disp/text_disp.h	/^  bool cursor_en;$/;"	m	struct:text_disp
cursor_end	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int cursor_end;$/;"	m	struct:__anon24
cursor_end	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int cursor_end;$/;"	m	struct:text_display
cursor_from	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t cursor_from;$/;"	m	struct:text_disp
cursor_row	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int cursor_row;$/;"	m	struct:__anon24
cursor_row	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int cursor_row;$/;"	m	struct:text_display
cursor_start	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int cursor_start;$/;"	m	struct:__anon24
cursor_start	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int cursor_start;$/;"	m	struct:text_display
cursor_to	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t cursor_to;$/;"	m	struct:text_disp
custom0	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^  reg_t custom0(rocc_insn_t insn, reg_t xs1, reg_t xs2)$/;"	f	class:dummy_rocc_t
customX	tb/riscv-isa-sim/riscv/rocc.cc	7;"	d	file:
custom_base	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned custom_base;$/;"	m	class:debug_module_t
custom_extension	tb/dromajo/src/machine.h	/^    bool custom_extension;$/;"	m	struct:__anon72
custom_extension	tb/dromajo/src/riscv_machine.h	/^    bool custom_extension;$/;"	m	struct:RISCVMachine
cvt_sf32_sf	tb/dromajo/src/softfp_template.h	/^F_UINT cvt_sf32_sf(uint32_t a, uint32_t *pfflags)$/;"	f
cvt_sf32_sf	tb/dromajo/src/softfp_template.h	1164;"	d
cvt_sf32_sf	tb/dromajo/src/softfp_template.h	89;"	d
cvt_sf64_sf	tb/dromajo/src/softfp_template.h	/^F_UINT cvt_sf64_sf(uint64_t a, uint32_t *pfflags)$/;"	f
cvt_sf64_sf	tb/dromajo/src/softfp_template.h	1165;"	d
cvt_sf64_sf	tb/dromajo/src/softfp_template.h	90;"	d
d	tb/riscv-isa-sim/riscv/interactive.cc	/^  double d;$/;"	m	union:fpr	file:
data	tb/dpi/sim_spike.h	/^  uint64_t data;$/;"	m	struct:__anon28
data	tb/dromajo/src/json.h	/^    char data[0];$/;"	m	struct:__anon64
data	tb/riscv-isa-sim/riscv/decode.h	/^  T data[N];$/;"	m	class:regfile_t
data	tb/riscv-isa-sim/riscv/devices.h	/^  char* data;$/;"	m	class:mem_t
data	tb/riscv-isa-sim/riscv/devices.h	/^  std::vector<char> data;$/;"	m	class:rom_device_t
data	tb/riscv-isa-sim/riscv/mmu.h	/^    reg_t data;$/;"	m	class:trigger_matched_t
data	tb/riscv-isa-sim/riscv/mmu.h	/^  insn_fetch_t data;$/;"	m	struct:icache_entry_t
data	tb/riscv-isa-sim/riscv/processor.h	/^  freg_t data;$/;"	m	struct:commit_log_reg_t
data_rate	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {DDR, SDR} data_rate;$/;"	t	typeref:enum:__anon15
datacount	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned datacount;$/;"	m	struct:__anon133
datarate	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { ddr, sdr } datarate;$/;"	t	typeref:enum:__anon26
datasize	tb/riscv-isa-sim/riscv/debug_module.h	/^    static const unsigned datasize = 2;$/;"	m	class:debug_module_t
dbg	src/PAPER_hw/sw/kerbin/main2.c	/^uint8_t dbg;$/;"	v
dbuf_free	tb/dromajo/src/cutils.cpp	/^void dbuf_free(DynBuf *s)$/;"	f
dbuf_init	tb/dromajo/src/cutils.cpp	/^void dbuf_init(DynBuf *s)$/;"	f
dbuf_putc	tb/dromajo/src/cutils.cpp	/^void dbuf_putc(DynBuf *s, uint8_t c)$/;"	f
dbuf_putstr	tb/dromajo/src/cutils.cpp	/^void dbuf_putstr(DynBuf *s, const char *str)$/;"	f
dbuf_write	tb/dromajo/src/cutils.cpp	/^void dbuf_write(DynBuf *s, size_t offset, const uint8_t *data, size_t len)$/;"	f
dcache_flush	src/PAPER_hw/sw/text_disp/text_driver.h	/^  void (*dcache_flush)(void);$/;"	m	struct:text_driver
dcache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  dcache_sim_t(const char* config) : cache_memtracer_t(config, "D$") {}$/;"	f	class:dcache_sim_t
dcache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class dcache_sim_t : public cache_memtracer_t$/;"	c
dcsr	tb/dromajo/src/riscv_cpu.h	/^    target_ulong dcsr; \/\/ Debug CSR 0x7b0 (debug spec only)$/;"	m	struct:RISCVCPUState
dcsr	tb/riscv-isa-sim/riscv/processor.h	/^  dcsr_t dcsr;$/;"	m	struct:state_t
dcsr_t	tb/riscv-isa-sim/riscv/processor.h	/^} dcsr_t;$/;"	t	typeref:struct:__anon123
ddr	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { ddr, sdr } datarate;$/;"	e	enum:__anon26
debug	tb/dpi/sim_spike.h	/^  bool debug;$/;"	m	class:sim_spike_t
debug	tb/dromajo/src/virtio.cpp	/^    int debug;$/;"	m	struct:VIRTIODevice	file:
debug	tb/riscv-isa-sim/riscv/processor.h	/^  bool debug;$/;"	m	class:processor_t
debug	tb/riscv-isa-sim/riscv/sim.h	/^  bool debug;$/;"	m	class:sim_t
debug_abstract	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint8_t debug_abstract[debug_abstract_size * 4];$/;"	m	class:debug_module_t
debug_abstract_size	tb/riscv-isa-sim/riscv/debug_module.h	/^    static const unsigned debug_abstract_size = 5;$/;"	m	class:debug_module_t
debug_abstract_start	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned debug_abstract_start;$/;"	m	class:debug_module_t
debug_data_start	tb/riscv-isa-sim/riscv/debug_module.h	/^    static const unsigned debug_data_start = 0x380;$/;"	m	class:debug_module_t
debug_mmu	tb/dpi/sim_spike.h	/^  mmu_t* debug_mmu;  \/\/ debug port into main memory$/;"	m	class:sim_spike_t
debug_mmu	tb/riscv-isa-sim/riscv/sim.h	/^  mmu_t* debug_mmu;  \/\/ debug port into main memory$/;"	m	class:sim_t
debug_mode	tb/dromajo/src/riscv_cpu.h	/^    BOOL     debug_mode;$/;"	m	struct:RISCVCPUState
debug_module	tb/riscv-isa-sim/riscv/sim.h	/^  debug_module_t debug_module;$/;"	m	class:sim_t
debug_module_t	tb/riscv-isa-sim/riscv/debug_module.cc	/^debug_module_t::debug_module_t(sim_t *sim, unsigned progbufsize, unsigned max_bus_master_bits,$/;"	f	class:debug_module_t
debug_module_t	tb/riscv-isa-sim/riscv/debug_module.h	/^class debug_module_t : public abstract_device_t$/;"	c
debug_progbuf_start	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned debug_progbuf_start;$/;"	m	class:debug_module_t
debug_rom	src/riscv-dbg/debug_rom/Makefile	/^debug_rom = debug_rom.sv$/;"	m
debug_rom_flags	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint8_t debug_rom_flags[1024];$/;"	m	class:debug_module_t
debug_rom_raw	tb/riscv-isa-sim/debug_rom/debug_rom.h	/^static const unsigned char debug_rom_raw[] = {$/;"	v
debug_rom_raw_len	tb/riscv-isa-sim/debug_rom/debug_rom.h	/^static const unsigned int debug_rom_raw_len = 104;$/;"	v
debug_rom_whereto	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint8_t debug_rom_whereto[4];$/;"	m	class:debug_module_t
debug_tick	tb/dpi/SimDTM.cc	/^extern "C" int debug_tick$/;"	f
decode_insn	tb/riscv-isa-sim/riscv/processor.cc	/^insn_func_t processor_t::decode_insn(insn_t insn)$/;"	f	class:processor_t
decode_vm_info	tb/riscv-isa-sim/riscv/mmu.h	/^inline vm_info decode_vm_info(int xlen, reg_t prv, reg_t satp)$/;"	f
defaultNaNExtF80UI0	tb/riscv-isa-sim/softfloat/specialize.h	191;"	d
defaultNaNExtF80UI64	tb/riscv-isa-sim/softfloat/specialize.h	190;"	d
defaultNaNF128	tb/riscv-isa-sim/riscv/decode.h	/^inline float128_t defaultNaNF128()$/;"	f
defaultNaNF128UI0	tb/riscv-isa-sim/softfloat/specialize.h	256;"	d
defaultNaNF128UI0	tb/riscv-isa-sim/softfloat/specialize.h	363;"	d
defaultNaNF128UI32	tb/riscv-isa-sim/softfloat/specialize.h	362;"	d
defaultNaNF128UI64	tb/riscv-isa-sim/softfloat/specialize.h	255;"	d
defaultNaNF128UI64	tb/riscv-isa-sim/softfloat/specialize.h	361;"	d
defaultNaNF128UI96	tb/riscv-isa-sim/softfloat/specialize.h	360;"	d
defaultNaNF16UI	tb/riscv-isa-sim/softfloat/specialize.h	85;"	d
defaultNaNF32UI	tb/riscv-isa-sim/softfloat/specialize.h	120;"	d
defaultNaNF64UI	tb/riscv-isa-sim/softfloat/specialize.h	155;"	d
default_free_ram	tb/dromajo/src/iomem.cpp	/^static void default_free_ram(PhysMemoryMap *s, PhysMemoryRange *pr)$/;"	f	file:
default_get_dirty_bits	tb/dromajo/src/iomem.cpp	/^static const uint32_t *default_get_dirty_bits(PhysMemoryMap *map,$/;"	f	file:
default_register_ram	tb/dromajo/src/iomem.cpp	/^static PhysMemoryRange *default_register_ram(PhysMemoryMap *s, uint64_t addr,$/;"	f	file:
default_set_addr	tb/dromajo/src/iomem.cpp	/^static void default_set_addr(PhysMemoryMap *map,$/;"	f	file:
defines	Makefile	/^defines        ?= WT_DCACHE$/;"	m
desc	src/fpu/tb/flexfloat/include/flexfloat.h	/^    flexfloat_desc_t desc;$/;"	m	struct:_flexfloat_t
desc_addr	tb/dromajo/src/virtio.cpp	/^    virtio_phys_addr_t desc_addr;$/;"	m	struct:__anon33	file:
desc_idx	tb/dromajo/src/virtio.cpp	/^    int desc_idx;$/;"	m	struct:__anon35	file:
desc_idx	tb/dromajo/src/virtio.cpp	/^    int desc_idx;$/;"	m	struct:__anon41	file:
deserialize_memory	tb/dromajo/src/riscv_cpu.cpp	/^static void deserialize_memory(void *base, size_t size, const char *file)$/;"	f	file:
destroy	tb/dromajo/src/LiveCacheCore.h	/^  void                                destroy() {$/;"	f	class:CacheGeneric
destroy_fb	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void destroy_fb(struct frbuf * fb) {$/;"	f
dev	tb/dromajo/src/virtio.cpp	/^    VIRTIO9PDevice *dev;$/;"	m	struct:__anon41	file:
devfn	tb/dromajo/src/pci.cpp	/^    uint8_t devfn;$/;"	m	struct:PCIDevice	file:
devfn_alloc	tb/dromajo/src/pci.cpp	/^static int devfn_alloc(PCIBus *b)$/;"	f	file:
device	tb/dromajo/src/machine.h	/^    char *device;$/;"	m	struct:__anon69
device	tb/dromajo/src/machine.h	/^    char *device;$/;"	m	struct:__anon70
device	tb/dromajo/src/pci.cpp	/^    PCIDevice *device[256];$/;"	m	struct:PCIBus	file:
device_can_write_packet	tb/dromajo/src/virtio.h	/^    BOOL (*device_can_write_packet)(EthernetDevice *net);$/;"	m	struct:EthernetDevice
device_features	tb/dromajo/src/virtio.cpp	/^    uint32_t device_features;$/;"	m	struct:VIRTIODevice	file:
device_features_sel	tb/dromajo/src/virtio.cpp	/^    uint32_t device_features_sel;$/;"	m	struct:VIRTIODevice	file:
device_id	tb/dromajo/src/virtio.cpp	/^    uint32_t device_id;$/;"	m	struct:VIRTIODevice	file:
device_opaque	tb/dromajo/src/machine.h	/^    void *device_opaque;$/;"	m	struct:FBDevice
device_opaque	tb/dromajo/src/virtio.h	/^    void *device_opaque;$/;"	m	struct:EthernetDevice
device_recv	tb/dromajo/src/virtio.cpp	/^    VIRTIODeviceRecvFunc *device_recv;$/;"	m	struct:VIRTIODevice	file:
device_set_carrier	tb/dromajo/src/virtio.h	/^    void (*device_set_carrier)(EthernetDevice *net, BOOL carrier_state);$/;"	m	struct:EthernetDevice
device_write_packet	tb/dromajo/src/virtio.h	/^    void (*device_write_packet)(EthernetDevice *net,$/;"	m	struct:EthernetDevice
devices	tb/riscv-isa-sim/riscv/devices.h	/^  std::map<reg_t, abstract_device_t*> devices;$/;"	m	class:bus_t
devio_flags	tb/dromajo/src/iomem.h	/^    int devio_flags;$/;"	m	struct:__anon48
devram_flags	tb/dromajo/src/iomem.h	/^    int devram_flags;$/;"	m	struct:__anon48
dirp	tb/dromajo/src/fs_disk.cpp	/^        DIR *dirp;$/;"	m	union:FSFile::__anon74	file:
dirty_bits	tb/dromajo/src/iomem.h	/^    uint32_t *dirty_bits; \/* NULL if not used *\/$/;"	m	struct:__anon48
dirty_bits_index	tb/dromajo/src/iomem.h	/^    int dirty_bits_index; \/* 0-1 *\/$/;"	m	struct:__anon48
dirty_bits_size	tb/dromajo/src/iomem.h	/^    int dirty_bits_size; \/* in bytes *\/$/;"	m	struct:__anon48
dirty_bits_tab	tb/dromajo/src/iomem.h	/^    uint32_t *dirty_bits_tab[2];$/;"	m	struct:__anon48
dirty_ext_state	tb/riscv-isa-sim/riscv/decode.h	171;"	d
dirty_fp_state	tb/riscv-isa-sim/riscv/decode.h	170;"	d
disasm	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::disasm(insn_t insn)$/;"	f	class:processor_t
disasm_insn_t	tb/riscv-isa-sim/riscv/disasm.h	/^  disasm_insn_t(const char* name, uint32_t match, uint32_t mask,$/;"	f	class:disasm_insn_t
disasm_insn_t	tb/riscv-isa-sim/riscv/disasm.h	/^class disasm_insn_t$/;"	c
disassemble	tb/riscv-isa-sim/spike_main/disasm.cc	/^std::string disassembler_t::disassemble(insn_t insn) const$/;"	f	class:disassembler_t
disassembler	tb/riscv-isa-sim/riscv/processor.h	/^  disassembler_t* disassembler;$/;"	m	class:processor_t
disassembler_t	tb/riscv-isa-sim/riscv/disasm.h	/^class disassembler_t$/;"	c
disassembler_t	tb/riscv-isa-sim/spike_main/disasm.cc	/^disassembler_t::disassembler_t(int xlen)$/;"	f	class:disassembler_t
disk_guid	fpga/src/bootrom/src/gpt.h	/^    uint8_t disk_guid[16];$/;"	m	struct:gpt_pth
disk_guid	fpga/src/paper_test/src/gpt.h	/^    uint8_t disk_guid[16];$/;"	m	struct:gpt_pth
disk_guid	openpiton/bootrom/linux/src/gpt.h	/^    uint8_t disk_guid[16];$/;"	m	struct:gpt_pth
display_device	tb/dromajo/src/machine.h	/^    char *display_device; \/* NULL means no display *\/$/;"	m	struct:__anon72
div	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t div;$/;"	m	struct:__anon12
div	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t div;$/;"	m	struct:OpsStats
div	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t div;$/;"	m	struct:SiFiveUARTState	file:
div_latch	tb/dromajo/src/dw_apb_uart.h	/^    uint16_t               div_latch;    \/\/ divisor latch         (0x00\/0x04)$/;"	m	struct:DW_apb_uart_state
div_sf	tb/dromajo/src/softfp_template.h	/^F_UINT div_sf(F_UINT a, F_UINT b, RoundingModeEnum rm,$/;"	f
div_sf	tb/dromajo/src/softfp_template.h	1158;"	d
div_sf	tb/dromajo/src/softfp_template.h	83;"	d
divrem_u	tb/dromajo/src/softfp_template.h	/^static F_UINT divrem_u(F_UINT *pr, F_UINT a1, F_UINT a0, F_UINT b)$/;"	f
divrem_u	tb/dromajo/src/softfp_template.h	/^static F_UINT divrem_u(F_UINT *pr, F_UINT ah, F_UINT al, F_UINT b)$/;"	f
divrem_u	tb/dromajo/src/softfp_template.h	1161;"	d
divrem_u	tb/dromajo/src/softfp_template.h	86;"	d
dll	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t dll;$/;"	m	class:uart_t
dlm	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t dlm;$/;"	m	class:uart_t
dm	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    debug_module_t *dm;$/;"	m	class:jtag_dtm_t
dmactive	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool dmactive;$/;"	m	struct:__anon131
dmcontrol	tb/riscv-isa-sim/riscv/debug_module.h	/^    dmcontrol_t dmcontrol;$/;"	m	class:debug_module_t
dmcontrol_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} dmcontrol_t;$/;"	t	typeref:struct:__anon131
dmdata	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint8_t dmdata[datasize * 4];$/;"	m	class:debug_module_t
dmi	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    uint64_t dmi;$/;"	m	class:jtag_dtm_t
dmi_read	tb/riscv-isa-sim/riscv/debug_module.cc	/^bool debug_module_t::dmi_read(unsigned address, uint32_t *value)$/;"	f	class:debug_module_t
dmi_write	tb/riscv-isa-sim/riscv/debug_module.cc	/^bool debug_module_t::dmi_write(unsigned address, uint32_t value)$/;"	f	class:debug_module_t
dmode	tb/riscv-isa-sim/riscv/processor.h	/^  bool dmode;$/;"	m	struct:__anon126
dmstatus	tb/riscv-isa-sim/riscv/debug_module.h	/^    dmstatus_t dmstatus;$/;"	m	class:debug_module_t
dmstatus_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} dmstatus_t;$/;"	t	typeref:struct:__anon132
done	tb/dpi/remote_bitbang.h	/^  unsigned char done() {return quit;}$/;"	f	class:remote_bitbang_t
down	src/PAPER_hw/sw/text_disp/text_disp.h	/^enum cursor_dir { up, down, left, right };$/;"	e	enum:cursor_dir
dpc	tb/dromajo/src/riscv_cpu.h	/^    target_ulong dpc;  \/\/ Debug DPC 0x7b1 (debug spec only)$/;"	m	struct:RISCVCPUState
dpc	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t dpc;$/;"	m	struct:state_t
dpi	Makefile	/^    dpi := $(filter-out ${dpi-library}\/dromajo_cosim_dpi.o, $(dpi))$/;"	m
dpi	Makefile	/^    dpi := $(filter-out ${dpi-library}\/spike.o ${dpi-library}\/sim_spike.o, $(dpi))$/;"	m
dpi	Makefile	/^dpi := $(patsubst tb\/dpi\/%.cc, ${dpi-library}\/%.o, $(wildcard tb\/dpi\/*.cc))$/;"	m
dpi-library	Makefile	/^dpi-library    ?= work-dpi$/;"	m
dpi_fb_to_bmp	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	/^void dpi_fb_to_bmp(void * fb, int x, int y, const char * fn) {$/;"	f
dpi_hdr	Makefile	/^dpi_hdr := $(addprefix $(root-dir), $(dpi_hdr))$/;"	m
dpi_hdr	Makefile	/^dpi_hdr := $(wildcard tb\/dpi\/*.h)$/;"	m
dr	src/PAPER_hw/sw/common/ah_video.h	/^  data_rate dr;$/;"	m	struct:adv_config
dr	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    uint64_t dr;$/;"	m	class:jtag_dtm_t
dr_init	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*dr_init)(void);$/;"	m	struct:text_driver
dr_length	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    unsigned dr_length;$/;"	m	class:jtag_dtm_t
dret	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t dret(void) { return MATCH_DRET; }$/;"	f
drive_count	tb/dromajo/src/machine.h	/^    int drive_count;$/;"	m	struct:__anon72
driver	tb/dromajo/src/machine.h	/^    char *driver;$/;"	m	struct:__anon71
dromajo_cosim_fini	tb/dromajo/src/dromajo_cosim.cpp	/^void dromajo_cosim_fini(dromajo_cosim_state_t *state)$/;"	f
dromajo_cosim_init	tb/dromajo/src/dromajo_cosim.cpp	/^dromajo_cosim_state_t *dromajo_cosim_init(int argc, char *argv[])$/;"	f
dromajo_cosim_raise_trap	tb/dromajo/src/dromajo_cosim.cpp	/^void dromajo_cosim_raise_trap(dromajo_cosim_state_t *state, int hartid, int64_t cause)$/;"	f
dromajo_cosim_state_t	tb/dromajo/src/dromajo_cosim.h	/^typedef struct dromajo_cosim_state_st dromajo_cosim_state_t;$/;"	t	typeref:struct:dromajo_cosim_state_st
dromajo_cosim_step	tb/dromajo/src/dromajo_cosim.cpp	/^int dromajo_cosim_step(dromajo_cosim_state_t *state,$/;"	f
dromajo_pointer	tb/dpi/dromajo_cosim_dpi.cc	/^dromajo_cosim_state_t* dromajo_pointer;$/;"	v
dromajo_stderr	tb/dromajo/src/dromajo_main.cpp	/^FILE *dromajo_stderr;$/;"	v
dromajo_stdout	tb/dromajo/src/dromajo_main.cpp	/^FILE *dromajo_stdout;$/;"	v
dromajo_step	tb/dpi/dromajo_cosim_dpi.cc	/^extern "C" void dromajo_step(int      hart_id,$/;"	f
dromajo_trap	tb/dpi/dromajo_cosim_dpi.cc	/^extern "C" void dromajo_trap(int      hart_id,$/;"	f
dscratch	tb/dromajo/src/riscv_cpu.h	/^    target_ulong dscratch;  \/\/ Debug dscratch 0x7b2 (debug spec only)$/;"	m	struct:RISCVCPUState
dscratch	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t dscratch;$/;"	m	struct:state_t
dtb_enabled	tb/dpi/sim_spike.h	/^  bool dtb_enabled;$/;"	m	class:sim_spike_t
dtb_enabled	tb/riscv-isa-sim/riscv/sim.h	/^  bool dtb_enabled;$/;"	m	class:sim_t
dtb_name	tb/dromajo/src/machine.h	/^    const char *dtb_name;$/;"	m	struct:__anon72
dtm	tb/dpi/SimDTM.cc	/^dtm_t* dtm;$/;"	v
dtmcontrol	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    uint32_t dtmcontrol;$/;"	m	class:jtag_dtm_t
dts	tb/dpi/sim_spike.h	/^  std::string dts;$/;"	m	class:sim_spike_t
dts	tb/riscv-isa-sim/riscv/sim.h	/^  std::string dts;$/;"	m	class:sim_t
dts_compile	tb/riscv-isa-sim/riscv/dts.cc	/^std::string dts_compile(const std::string& dts)$/;"	f
dummy	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static void dummy(void){;}$/;"	f	file:
dummy_rocc_t	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^  dummy_rocc_t()$/;"	f	class:dummy_rocc_t
dummy_rocc_t	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^class dummy_rocc_t : public rocc_t$/;"	c	file:
dump	tb/dromajo/src/LiveCacheCore.h	/^  virtual void dump(const char *str) {$/;"	f	class:StateGeneric
dump	tb/riscv-isa-sim/riscv/sim.h	/^  std::unique_ptr<dump_t> dump;$/;"	m	class:sim_t
dump_hex_memory	tb/dromajo/src/riscv_cpu.cpp	/^static void dump_hex_memory(const void *base, size_t size, const char *file)$/;"	f	file:
dump_memories	tb/dromajo/src/machine.h	/^    bool dump_memories;$/;"	m	struct:__anon72
dump_regs	tb/dromajo/src/riscv_cpu.cpp	/^static void dump_regs(RISCVCPUState *s)$/;"	f	file:
dump_t	tb/riscv-isa-sim/riscv/devices.h	/^class dump_t : public abstract_device_t {$/;"	c
dump_t	tb/riscv-isa-sim/riscv/dump.cc	/^dump_t::dump_t() : ofs("dump.bin")$/;"	f	class:dump_t
dw_apb_uart_read	tb/dromajo/src/dw_apb_uart.cpp	/^uint32_t dw_apb_uart_read(void *opaque, uint32_t offset, int size_log2)$/;"	f
dw_apb_uart_write	tb/dromajo/src/dw_apb_uart.cpp	/^void dw_apb_uart_write(void *opaque, uint32_t offset, uint32_t val, int size_log2)$/;"	f
ebreak	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t ebreak(void) { return MATCH_EBREAK; }$/;"	f
ebreak_c	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t ebreak_c(void) { return MATCH_C_EBREAK; }$/;"	f
ebreakh	tb/riscv-isa-sim/riscv/processor.h	/^  bool ebreakh;$/;"	m	struct:__anon123
ebreakm	tb/riscv-isa-sim/riscv/processor.h	/^  bool ebreakm;$/;"	m	struct:__anon123
ebreaks	tb/riscv-isa-sim/riscv/processor.h	/^  bool ebreaks;$/;"	m	struct:__anon123
ebreaku	tb/riscv-isa-sim/riscv/processor.h	/^  bool ebreaku;$/;"	m	struct:__anon123
ecc_encode	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^void ecc_encode (uint64_t word, int d, uint8_t *codeword) {$/;"	f
elf-bin	Makefile	/^	elf-bin = none$/;"	m
elf-bin	Makefile	/^elf-bin        ?= tmp\/riscv-tests\/build\/benchmarks\/dhrystone.riscv$/;"	m
elf64_find_global	tb/dromajo/src/elf64.cpp	/^bool elf64_find_global(const uint8_t *image, size_t image_size,$/;"	f
elf64_get_entrypoint	tb/dromajo/src/elf64.cpp	/^uint64_t elf64_get_entrypoint(const uint8_t *image)$/;"	f
elf64_is_riscv64	tb/dromajo/src/elf64.cpp	/^bool elf64_is_riscv64(const uint8_t *image, size_t image_size)$/;"	f
empty	tb/riscv-isa-sim/riscv/memtracer.h	/^  bool empty() { return list.empty(); }$/;"	f	class:memtracer_list_t
enabled	tb/dromajo/src/pci.cpp	/^    uint8_t enabled; \/* true if mapping is enabled *\/$/;"	m	struct:__anon54	file:
enter_debug_mode	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::enter_debug_mode(uint8_t cause)$/;"	f	class:processor_t
entry	tb/dpi/elfloader.cc	/^reg_t entry;$/;"	v
err	tb/dpi/remote_bitbang.h	/^  int err;$/;"	m	class:remote_bitbang_t
errno_table	tb/dromajo/src/fs_disk.cpp	/^static int errno_table[][2] = {$/;"	v	file:
errno_to_p9	tb/dromajo/src/fs_disk.cpp	/^static int errno_to_p9(int err)$/;"	f	file:
error	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned error;$/;"	m	struct:__anon135
es	tb/dromajo/src/virtio.cpp	/^    EthernetDevice *es;$/;"	m	struct:VIRTIONetDevice	file:
est-location	Makefile	/^	make check-torture test-location=$(test-location)$/;"	m
eth_count	tb/dromajo/src/machine.h	/^    int eth_count;$/;"	m	struct:__anon72
exact_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^    fp_t exact_value;$/;"	m	struct:_flexfloat_t
execute	tb/riscv-isa-sim/riscv/processor.h	/^  bool execute;$/;"	m	struct:__anon126
execute_command	tb/dpi/remote_bitbang.cc	/^void remote_bitbang_t::execute_command()$/;"	f	class:remote_bitbang_t
execute_commands	tb/riscv-isa-sim/riscv/remote_bitbang.cc	/^void remote_bitbang_t::execute_commands()$/;"	f	class:remote_bitbang_t
execute_insn	tb/riscv-isa-sim/riscv/execute.cc	/^static reg_t execute_insn(processor_t* p, reg_t pc, insn_fetch_t fetch)$/;"	f	file:
executions	tb/riscv-isa-sim/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
exit_code	tb/dpi/remote_bitbang.h	/^  int exit_code() {return err;}$/;"	f	class:remote_bitbang_t
exp	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
exp	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
exp	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128
exp	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
exp	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
exp16_sig32	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	s
exp16_sig64	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	s
exp32_sig128	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	s
exp32_sig64	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	s
exp8_sig16	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	s
expExtF80UI64	tb/riscv-isa-sim/softfloat/internals.h	151;"	d
expF128UI64	tb/riscv-isa-sim/softfloat/internals.h	181;"	d
expF128UI96	tb/riscv-isa-sim/softfloat/internals.h	252;"	d
expF16UI	tb/riscv-isa-sim/softfloat/internals.h	88;"	d
expF32UI	tb/riscv-isa-sim/softfloat/internals.h	109;"	d
expF64UI	tb/riscv-isa-sim/softfloat/internals.h	130;"	d
exp_bits	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t exp_bits;$/;"	m	struct:_flexfloat_desc_t
exp_bits1	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t exp_bits1;$/;"	m	struct:__anon14
exp_bits2	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t exp_bits2;$/;"	m	struct:__anon14
exp_bmp	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* exp_bmp;$/;"	m	struct:__anon24
exprespfile	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* exprespfile;$/;"	m	struct:__anon24
ext	tb/riscv-isa-sim/riscv/processor.h	/^  extension_t* ext;$/;"	m	class:processor_t
extF80M_extF80	tb/riscv-isa-sim/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	u
extF80_roundingPrecision	tb/riscv-isa-sim/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t extF80_roundingPrecision = 80;$/;"	v
extFloat80M	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	s
extFloat80M	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	s
extFloat80_t	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct extFloat80M extFloat80_t;$/;"	t	typeref:struct:extFloat80M
ext_cpu_state	tb/dromajo/src/riscv_cpu.h	/^    void *ext_cpu_state;$/;"	m	struct:RISCVCPUState
ext_state	tb/dromajo/src/riscv_machine.h	/^    void *ext_state;$/;"	m	struct:RISCVMachine
extension_t	tb/riscv-isa-sim/riscv/extension.h	/^class extension_t$/;"	c
extensions	tb/riscv-isa-sim/riscv/extensions.cc	/^static std::map<std::string, std::function<extension_t*()>>& extensions()$/;"	f	file:
extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra
extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra
extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
f	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^  px_format f;$/;"	m	struct:frbuf
f	tb/dromajo/src/dromajo_main.cpp	/^    FILE *f;$/;"	m	struct:BlockDeviceFile	file:
f	tb/riscv-isa-sim/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80
f	tb/riscv-isa-sim/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128
f	tb/riscv-isa-sim/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
f	tb/riscv-isa-sim/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
f	tb/riscv-isa-sim/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
f128	tb/riscv-isa-sim/riscv/decode.h	/^inline float128_t f128(freg_t r) { return r; }$/;"	f
f128_add	tb/riscv-isa-sim/softfloat/f128_add.c	/^float128_t f128_add( float128_t a, float128_t b )$/;"	f
f128_classify	tb/riscv-isa-sim/softfloat/f128_classify.c	/^uint_fast16_t f128_classify( float128_t a )$/;"	f
f128_div	tb/riscv-isa-sim/softfloat/f128_div.c	/^float128_t f128_div( float128_t a, float128_t b )$/;"	f
f128_eq	tb/riscv-isa-sim/softfloat/f128_eq.c	/^bool f128_eq( float128_t a, float128_t b )$/;"	f
f128_eq_signaling	tb/riscv-isa-sim/softfloat/f128_eq_signaling.c	/^bool f128_eq_signaling( float128_t a, float128_t b )$/;"	f
f128_isSignalingNaN	tb/riscv-isa-sim/softfloat/f128_isSignalingNaN.c	/^bool f128_isSignalingNaN( float128_t a )$/;"	f
f128_le	tb/riscv-isa-sim/softfloat/f128_le.c	/^bool f128_le( float128_t a, float128_t b )$/;"	f
f128_le_quiet	tb/riscv-isa-sim/softfloat/f128_le_quiet.c	/^bool f128_le_quiet( float128_t a, float128_t b )$/;"	f
f128_lt	tb/riscv-isa-sim/softfloat/f128_lt.c	/^bool f128_lt( float128_t a, float128_t b )$/;"	f
f128_lt_quiet	tb/riscv-isa-sim/softfloat/f128_lt_quiet.c	/^bool f128_lt_quiet( float128_t a, float128_t b )$/;"	f
f128_mul	tb/riscv-isa-sim/softfloat/f128_mul.c	/^float128_t f128_mul( float128_t a, float128_t b )$/;"	f
f128_mulAdd	tb/riscv-isa-sim/softfloat/f128_mulAdd.c	/^float128_t f128_mulAdd( float128_t a, float128_t b, float128_t c )$/;"	f
f128_negate	tb/riscv-isa-sim/riscv/decode.h	/^inline freg_t f128_negate(freg_t a)$/;"	f
f128_rem	tb/riscv-isa-sim/softfloat/f128_rem.c	/^float128_t f128_rem( float128_t a, float128_t b )$/;"	f
f128_roundToInt	tb/riscv-isa-sim/softfloat/f128_roundToInt.c	/^ f128_roundToInt( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_sqrt	tb/riscv-isa-sim/softfloat/f128_sqrt.c	/^float128_t f128_sqrt( float128_t a )$/;"	f
f128_sub	tb/riscv-isa-sim/softfloat/f128_sub.c	/^float128_t f128_sub( float128_t a, float128_t b )$/;"	f
f128_to_f16	tb/riscv-isa-sim/softfloat/f128_to_f16.c	/^float16_t f128_to_f16( float128_t a )$/;"	f
f128_to_f32	tb/riscv-isa-sim/softfloat/f128_to_f32.c	/^float32_t f128_to_f32( float128_t a )$/;"	f
f128_to_f64	tb/riscv-isa-sim/softfloat/f128_to_f64.c	/^float64_t f128_to_f64( float128_t a )$/;"	f
f128_to_i32	tb/riscv-isa-sim/softfloat/f128_to_i32.c	/^int_fast32_t f128_to_i32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i32_r_minMag	tb/riscv-isa-sim/softfloat/f128_to_i32_r_minMag.c	/^int_fast32_t f128_to_i32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_i64	tb/riscv-isa-sim/softfloat/f128_to_i64.c	/^int_fast64_t f128_to_i64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_i64_r_minMag	tb/riscv-isa-sim/softfloat/f128_to_i64_r_minMag.c	/^int_fast64_t f128_to_i64_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui32	tb/riscv-isa-sim/softfloat/f128_to_ui32.c	/^ f128_to_ui32( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui32_r_minMag	tb/riscv-isa-sim/softfloat/f128_to_ui32_r_minMag.c	/^uint_fast32_t f128_to_ui32_r_minMag( float128_t a, bool exact )$/;"	f
f128_to_ui64	tb/riscv-isa-sim/softfloat/f128_to_ui64.c	/^ f128_to_ui64( float128_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f128_to_ui64_r_minMag	tb/riscv-isa-sim/softfloat/f128_to_ui64_r_minMag.c	/^uint_fast64_t f128_to_ui64_r_minMag( float128_t a, bool exact )$/;"	f
f16_add	tb/riscv-isa-sim/softfloat/f16_add.c	/^float16_t f16_add( float16_t a, float16_t b )$/;"	f
f16_div	tb/riscv-isa-sim/softfloat/f16_div.c	/^float16_t f16_div( float16_t a, float16_t b )$/;"	f
f16_eq	tb/riscv-isa-sim/softfloat/f16_eq.c	/^bool f16_eq( float16_t a, float16_t b )$/;"	f
f16_eq_signaling	tb/riscv-isa-sim/softfloat/f16_eq_signaling.c	/^bool f16_eq_signaling( float16_t a, float16_t b )$/;"	f
f16_isSignalingNaN	tb/riscv-isa-sim/softfloat/f16_isSignalingNaN.c	/^bool f16_isSignalingNaN( float16_t a )$/;"	f
f16_le	tb/riscv-isa-sim/softfloat/f16_le.c	/^bool f16_le( float16_t a, float16_t b )$/;"	f
f16_le_quiet	tb/riscv-isa-sim/softfloat/f16_le_quiet.c	/^bool f16_le_quiet( float16_t a, float16_t b )$/;"	f
f16_lt	tb/riscv-isa-sim/softfloat/f16_lt.c	/^bool f16_lt( float16_t a, float16_t b )$/;"	f
f16_lt_quiet	tb/riscv-isa-sim/softfloat/f16_lt_quiet.c	/^bool f16_lt_quiet( float16_t a, float16_t b )$/;"	f
f16_mul	tb/riscv-isa-sim/softfloat/f16_mul.c	/^float16_t f16_mul( float16_t a, float16_t b )$/;"	f
f16_mulAdd	tb/riscv-isa-sim/softfloat/f16_mulAdd.c	/^float16_t f16_mulAdd( float16_t a, float16_t b, float16_t c )$/;"	f
f16_rem	tb/riscv-isa-sim/softfloat/f16_rem.c	/^float16_t f16_rem( float16_t a, float16_t b )$/;"	f
f16_roundToInt	tb/riscv-isa-sim/softfloat/f16_roundToInt.c	/^float16_t f16_roundToInt( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_sqrt	tb/riscv-isa-sim/softfloat/f16_sqrt.c	/^float16_t f16_sqrt( float16_t a )$/;"	f
f16_sub	tb/riscv-isa-sim/softfloat/f16_sub.c	/^float16_t f16_sub( float16_t a, float16_t b )$/;"	f
f16_to_f128	tb/riscv-isa-sim/softfloat/f16_to_f128.c	/^float128_t f16_to_f128( float16_t a )$/;"	f
f16_to_f32	tb/riscv-isa-sim/softfloat/f16_to_f32.c	/^float32_t f16_to_f32( float16_t a )$/;"	f
f16_to_f64	tb/riscv-isa-sim/softfloat/f16_to_f64.c	/^float64_t f16_to_f64( float16_t a )$/;"	f
f16_to_i32	tb/riscv-isa-sim/softfloat/f16_to_i32.c	/^int_fast32_t f16_to_i32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i32_r_minMag	tb/riscv-isa-sim/softfloat/f16_to_i32_r_minMag.c	/^int_fast32_t f16_to_i32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_i64	tb/riscv-isa-sim/softfloat/f16_to_i64.c	/^int_fast64_t f16_to_i64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_i64_r_minMag	tb/riscv-isa-sim/softfloat/f16_to_i64_r_minMag.c	/^int_fast64_t f16_to_i64_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui32	tb/riscv-isa-sim/softfloat/f16_to_ui32.c	/^uint_fast32_t f16_to_ui32( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui32_r_minMag	tb/riscv-isa-sim/softfloat/f16_to_ui32_r_minMag.c	/^uint_fast32_t f16_to_ui32_r_minMag( float16_t a, bool exact )$/;"	f
f16_to_ui64	tb/riscv-isa-sim/softfloat/f16_to_ui64.c	/^uint_fast64_t f16_to_ui64( float16_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f16_to_ui64_r_minMag	tb/riscv-isa-sim/softfloat/f16_to_ui64_r_minMag.c	/^uint_fast64_t f16_to_ui64_r_minMag( float16_t a, bool exact )$/;"	f
f32	tb/riscv-isa-sim/riscv/decode.h	/^inline float32_t f32(freg_t r) { return f32(unboxF32(r)); }$/;"	f
f32	tb/riscv-isa-sim/riscv/decode.h	/^inline float32_t f32(uint32_t v) { return { v }; }$/;"	f
f32_add	tb/riscv-isa-sim/softfloat/f32_add.c	/^float32_t f32_add( float32_t a, float32_t b )$/;"	f
f32_classify	tb/riscv-isa-sim/softfloat/f32_classify.c	/^uint_fast16_t f32_classify( float32_t a )$/;"	f
f32_div	tb/riscv-isa-sim/softfloat/f32_div.c	/^float32_t f32_div( float32_t a, float32_t b )$/;"	f
f32_eq	tb/riscv-isa-sim/softfloat/f32_eq.c	/^bool f32_eq( float32_t a, float32_t b )$/;"	f
f32_eq_signaling	tb/riscv-isa-sim/softfloat/f32_eq_signaling.c	/^bool f32_eq_signaling( float32_t a, float32_t b )$/;"	f
f32_isSignalingNaN	tb/riscv-isa-sim/softfloat/f32_isSignalingNaN.c	/^bool f32_isSignalingNaN( float32_t a )$/;"	f
f32_le	tb/riscv-isa-sim/softfloat/f32_le.c	/^bool f32_le( float32_t a, float32_t b )$/;"	f
f32_le_quiet	tb/riscv-isa-sim/softfloat/f32_le_quiet.c	/^bool f32_le_quiet( float32_t a, float32_t b )$/;"	f
f32_lt	tb/riscv-isa-sim/softfloat/f32_lt.c	/^bool f32_lt( float32_t a, float32_t b )$/;"	f
f32_lt_quiet	tb/riscv-isa-sim/softfloat/f32_lt_quiet.c	/^bool f32_lt_quiet( float32_t a, float32_t b )$/;"	f
f32_mul	tb/riscv-isa-sim/softfloat/f32_mul.c	/^float32_t f32_mul( float32_t a, float32_t b )$/;"	f
f32_mulAdd	tb/riscv-isa-sim/softfloat/f32_mulAdd.c	/^float32_t f32_mulAdd( float32_t a, float32_t b, float32_t c )$/;"	f
f32_rem	tb/riscv-isa-sim/softfloat/f32_rem.c	/^float32_t f32_rem( float32_t a, float32_t b )$/;"	f
f32_roundToInt	tb/riscv-isa-sim/softfloat/f32_roundToInt.c	/^float32_t f32_roundToInt( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_sqrt	tb/riscv-isa-sim/softfloat/f32_sqrt.c	/^float32_t f32_sqrt( float32_t a )$/;"	f
f32_sub	tb/riscv-isa-sim/softfloat/f32_sub.c	/^float32_t f32_sub( float32_t a, float32_t b )$/;"	f
f32_to_f128	tb/riscv-isa-sim/softfloat/f32_to_f128.c	/^float128_t f32_to_f128( float32_t a )$/;"	f
f32_to_f16	tb/riscv-isa-sim/softfloat/f32_to_f16.c	/^float16_t f32_to_f16( float32_t a )$/;"	f
f32_to_f64	tb/riscv-isa-sim/softfloat/f32_to_f64.c	/^float64_t f32_to_f64( float32_t a )$/;"	f
f32_to_i32	tb/riscv-isa-sim/softfloat/f32_to_i32.c	/^int_fast32_t f32_to_i32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i32_r_minMag	tb/riscv-isa-sim/softfloat/f32_to_i32_r_minMag.c	/^int_fast32_t f32_to_i32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_i64	tb/riscv-isa-sim/softfloat/f32_to_i64.c	/^int_fast64_t f32_to_i64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_i64_r_minMag	tb/riscv-isa-sim/softfloat/f32_to_i64_r_minMag.c	/^int_fast64_t f32_to_i64_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui32	tb/riscv-isa-sim/softfloat/f32_to_ui32.c	/^uint_fast32_t f32_to_ui32( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui32_r_minMag	tb/riscv-isa-sim/softfloat/f32_to_ui32_r_minMag.c	/^uint_fast32_t f32_to_ui32_r_minMag( float32_t a, bool exact )$/;"	f
f32_to_ui64	tb/riscv-isa-sim/softfloat/f32_to_ui64.c	/^uint_fast64_t f32_to_ui64( float32_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f32_to_ui64_r_minMag	tb/riscv-isa-sim/softfloat/f32_to_ui64_r_minMag.c	/^uint_fast64_t f32_to_ui64_r_minMag( float32_t a, bool exact )$/;"	f
f64	tb/riscv-isa-sim/riscv/decode.h	/^inline float64_t f64(freg_t r) { return f64(unboxF64(r)); }$/;"	f
f64	tb/riscv-isa-sim/riscv/decode.h	/^inline float64_t f64(uint64_t v) { return { v }; }$/;"	f
f64_add	tb/riscv-isa-sim/softfloat/f64_add.c	/^float64_t f64_add( float64_t a, float64_t b )$/;"	f
f64_classify	tb/riscv-isa-sim/softfloat/f64_classify.c	/^uint_fast16_t f64_classify( float64_t a )$/;"	f
f64_div	tb/riscv-isa-sim/softfloat/f64_div.c	/^float64_t f64_div( float64_t a, float64_t b )$/;"	f
f64_eq	tb/riscv-isa-sim/softfloat/f64_eq.c	/^bool f64_eq( float64_t a, float64_t b )$/;"	f
f64_eq_signaling	tb/riscv-isa-sim/softfloat/f64_eq_signaling.c	/^bool f64_eq_signaling( float64_t a, float64_t b )$/;"	f
f64_isSignalingNaN	tb/riscv-isa-sim/softfloat/f64_isSignalingNaN.c	/^bool f64_isSignalingNaN( float64_t a )$/;"	f
f64_le	tb/riscv-isa-sim/softfloat/f64_le.c	/^bool f64_le( float64_t a, float64_t b )$/;"	f
f64_le_quiet	tb/riscv-isa-sim/softfloat/f64_le_quiet.c	/^bool f64_le_quiet( float64_t a, float64_t b )$/;"	f
f64_lt	tb/riscv-isa-sim/softfloat/f64_lt.c	/^bool f64_lt( float64_t a, float64_t b )$/;"	f
f64_lt_quiet	tb/riscv-isa-sim/softfloat/f64_lt_quiet.c	/^bool f64_lt_quiet( float64_t a, float64_t b )$/;"	f
f64_mul	tb/riscv-isa-sim/softfloat/f64_mul.c	/^float64_t f64_mul( float64_t a, float64_t b )$/;"	f
f64_mulAdd	tb/riscv-isa-sim/softfloat/f64_mulAdd.c	/^float64_t f64_mulAdd( float64_t a, float64_t b, float64_t c )$/;"	f
f64_rem	tb/riscv-isa-sim/softfloat/f64_rem.c	/^float64_t f64_rem( float64_t a, float64_t b )$/;"	f
f64_roundToInt	tb/riscv-isa-sim/softfloat/f64_roundToInt.c	/^float64_t f64_roundToInt( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_sqrt	tb/riscv-isa-sim/softfloat/f64_sqrt.c	/^float64_t f64_sqrt( float64_t a )$/;"	f
f64_sub	tb/riscv-isa-sim/softfloat/f64_sub.c	/^float64_t f64_sub( float64_t a, float64_t b )$/;"	f
f64_to_f128	tb/riscv-isa-sim/softfloat/f64_to_f128.c	/^float128_t f64_to_f128( float64_t a )$/;"	f
f64_to_f16	tb/riscv-isa-sim/softfloat/f64_to_f16.c	/^float16_t f64_to_f16( float64_t a )$/;"	f
f64_to_f32	tb/riscv-isa-sim/softfloat/f64_to_f32.c	/^float32_t f64_to_f32( float64_t a )$/;"	f
f64_to_i32	tb/riscv-isa-sim/softfloat/f64_to_i32.c	/^int_fast32_t f64_to_i32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i32_r_minMag	tb/riscv-isa-sim/softfloat/f64_to_i32_r_minMag.c	/^int_fast32_t f64_to_i32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_i64	tb/riscv-isa-sim/softfloat/f64_to_i64.c	/^int_fast64_t f64_to_i64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_i64_r_minMag	tb/riscv-isa-sim/softfloat/f64_to_i64_r_minMag.c	/^int_fast64_t f64_to_i64_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui32	tb/riscv-isa-sim/softfloat/f64_to_ui32.c	/^uint_fast32_t f64_to_ui32( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui32_r_minMag	tb/riscv-isa-sim/softfloat/f64_to_ui32_r_minMag.c	/^uint_fast32_t f64_to_ui32_r_minMag( float64_t a, bool exact )$/;"	f
f64_to_ui64	tb/riscv-isa-sim/softfloat/f64_to_ui64.c	/^uint_fast64_t f64_to_ui64( float64_t a, uint_fast8_t roundingMode, bool exact )$/;"	f
f64_to_ui64_r_minMag	tb/riscv-isa-sim/softfloat/f64_to_ui64_r_minMag.c	/^uint_fast64_t f64_to_ui64_r_minMag( float64_t a, bool exact )$/;"	f
fM	tb/riscv-isa-sim/softfloat/internals.h	/^union extF80M_extF80 { struct extFloat80M fM; extFloat80_t f; };$/;"	m	union:extF80M_extF80	typeref:struct:extF80M_extF80::extFloat80M
f_bavail	tb/dromajo/src/fs.h	/^    uint64_t f_bavail;$/;"	m	struct:__anon58
f_bfree	tb/dromajo/src/fs.h	/^    uint64_t f_bfree;$/;"	m	struct:__anon58
f_blocks	tb/dromajo/src/fs.h	/^    uint64_t f_blocks;$/;"	m	struct:__anon58
f_bsize	tb/dromajo/src/fs.h	/^    uint32_t f_bsize;$/;"	m	struct:__anon58
f_ffree	tb/dromajo/src/fs.h	/^    uint64_t f_ffree;$/;"	m	struct:__anon58
f_files	tb/dromajo/src/fs.h	/^    uint64_t f_files;$/;"	m	struct:__anon58
f_qnan32	tb/dromajo/src/riscv_cpu.cpp	/^static const sfloat64 f_qnan32 = 0x7fc00000;$/;"	v	file:
f_unbox32	tb/dromajo/src/riscv_cpu.cpp	/^static sfloat64 f_unbox32(sfloat64 r)$/;"	f	file:
f_unbox64	tb/dromajo/src/riscv_cpu.cpp	/^static sfloat64 f_unbox64(sfloat64 r)$/;"	f	file:
fa_cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.cc	/^fa_cache_sim_t::fa_cache_sim_t(size_t ways, size_t linesz, const char* name)$/;"	f	class:fa_cache_sim_t
fa_cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class fa_cache_sim_t : public cache_sim_t$/;"	c
fb	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  struct frbuf * fb;$/;"	m	struct:text_display	typeref:struct:text_display::frbuf
fb_data	tb/dromajo/src/machine.h	/^    uint8_t *fb_data; \/* current pointer to the pixel data *\/$/;"	m	struct:FBDevice
fb_dev	tb/dromajo/src/machine.h	/^    FBDevice *fb_dev;$/;"	m	struct:VirtMachine
fb_pntr	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^  unsigned char * fb_pntr;$/;"	m	struct:frbuf
fb_put_px	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	/^void fb_put_px(void * fb, int offs, int px) {$/;"	f
fb_size	tb/dromajo/src/machine.h	/^    int fb_size; \/* frame buffer memory size (info only) *\/$/;"	m	struct:FBDevice
fcr	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t                fcr;          \/\/ FIFO control register      (0x08)$/;"	m	struct:DW_apb_uart_state
fd	tb/dromajo/src/dromajo_main.cpp	/^    int fd;$/;"	m	struct:__anon53	file:
fd	tb/dromajo/src/fs_disk.cpp	/^        int fd;$/;"	m	union:FSFile::__anon74	file:
fd	tb/dromajo/src/virtio.cpp	/^    FSFile *fd;$/;"	m	struct:__anon39	file:
fdt_alloc_len	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_alloc_len(FDTState *s, int len)$/;"	f	file:
fdt_begin_node	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_begin_node(FDTState *s, const char *name)$/;"	f	file:
fdt_begin_node_num	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_begin_node_num(FDTState *s, const char *name, uint64_t n)$/;"	f	file:
fdt_end	tb/dromajo/src/riscv_machine.cpp	/^void fdt_end(FDTState *s)$/;"	f
fdt_end_node	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_end_node(FDTState *s)$/;"	f	file:
fdt_get_string_offset	tb/dromajo/src/riscv_machine.cpp	/^static int fdt_get_string_offset(FDTState *s, const char *name)$/;"	f	file:
fdt_header	tb/dromajo/src/riscv_machine.cpp	/^struct fdt_header {$/;"	s	file:
fdt_init	tb/dromajo/src/riscv_machine.cpp	/^static FDTState *fdt_init(void)$/;"	f	file:
fdt_output	tb/dromajo/src/riscv_machine.cpp	/^int fdt_output(FDTState *s, uint8_t *dst)$/;"	f
fdt_prop	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop(FDTState *s, const char *prop_name,$/;"	f	file:
fdt_prop_str	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_str(FDTState *s, const char *prop_name,$/;"	f	file:
fdt_prop_tab_str	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_tab_str(FDTState *s, const char *prop_name, ...)$/;"	f	file:
fdt_prop_tab_u32	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_tab_u32(FDTState *s, const char *prop_name,$/;"	f	file:
fdt_prop_tab_u64_2	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_tab_u64_2(FDTState *s, const char *prop_name,$/;"	f	file:
fdt_prop_u32	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_u32(FDTState *s, const char *prop_name, uint32_t val)$/;"	f	file:
fdt_prop_u64	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_prop_u64(FDTState *s, const char *prop_name, uint64_t val)$/;"	f	file:
fdt_put32	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_put32(FDTState *s, int v)$/;"	f	file:
fdt_put_data	tb/dromajo/src/riscv_machine.cpp	/^static void fdt_put_data(FDTState *s, const uint8_t *data, int len)$/;"	f	file:
fdt_reserve_entry	tb/dromajo/src/riscv_machine.cpp	/^struct fdt_reserve_entry {$/;"	s	file:
features	src/PAPER_hw/sim/csrc/build/CMakeFiles/feature_tests.c	/^  const char features[] = {"\\n"$/;"	v
features	src/PAPER_hw/sim/csrc/build/CMakeFiles/feature_tests.cxx	/^  const char features[] = {"\\n"$/;"	v
fence_i	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t fence_i(void)$/;"	f
fetch_slow_path	tb/riscv-isa-sim/riscv/mmu.cc	/^tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)$/;"	f	class:mmu_t
fetch_temp	tb/riscv-isa-sim/riscv/mmu.h	/^  uint16_t fetch_temp;$/;"	m	class:mmu_t
ff_acc	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_acc(flexfloat_t *dest, const flexfloat_t *a) {$/;"	f
ff_add	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_add(flexfloat_t *dest, const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_cast	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_cast(flexfloat_t *obj, const flexfloat_t *source, flexfloat_desc_t desc ) {$/;"	f
ff_clear_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^void ff_clear_stats() {$/;"	f
ff_div	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_div(flexfloat_t *dest, const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_eq	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_eq(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_function_p	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef void (*ff_function_p)(flexfloat_t *, void *);$/;"	t
ff_ge	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_ge(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_get_double	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE double ff_get_double(const flexfloat_t *obj) {$/;"	f
ff_get_float	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE float ff_get_float(const flexfloat_t *obj) {$/;"	f
ff_get_float128	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE __float128 ff_get_float128(const flexfloat_t *obj) {$/;"	f
ff_get_longdouble	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE long double ff_get_longdouble(const flexfloat_t *obj) {$/;"	f
ff_gt	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_gt(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_init	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init(flexfloat_t *obj, flexfloat_desc_t desc) {$/;"	f
ff_init_double	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_double(flexfloat_t *obj, double value, flexfloat_desc_t desc) {$/;"	f
ff_init_float	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_float(flexfloat_t *obj, float value, flexfloat_desc_t desc) {$/;"	f
ff_init_float128	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_float128(flexfloat_t *obj, __float128 value, flexfloat_desc_t desc) {$/;"	f
ff_init_int	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_int(flexfloat_t *obj, int value, flexfloat_desc_t desc) {$/;"	f
ff_init_long	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_long(flexfloat_t *obj, long value, flexfloat_desc_t desc) {$/;"	f
ff_init_longdouble	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_init_longdouble(flexfloat_t *obj, long double value, flexfloat_desc_t desc) {$/;"	f
ff_inverse	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_inverse(flexfloat_t *dest, const flexfloat_t *a) {$/;"	f
ff_le	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_le(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_lt	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_lt(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_mul	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_mul(flexfloat_t *dest, const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_neq	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE bool ff_neq(const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_print_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^void ff_print_stats() {$/;"	f
ff_start_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_start_stats() {$/;"	f
ff_stop_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_stop_stats() {$/;"	f
ff_sub	src/fpu/tb/flexfloat/src/flexfloat.c	/^INLINE void ff_sub(flexfloat_t *dest, const flexfloat_t *a, const flexfloat_t *b) {$/;"	f
ff_track_callback	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline void ff_track_callback (flexfloat_t *a, ff_function_p fn, void *arg ) {$/;"	f
ff_track_get_error	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline fp_t ff_track_get_error (const flexfloat_t *a) {$/;"	f
ff_track_get_exact	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline fp_t ff_track_get_exact (const flexfloat_t *a) {$/;"	f
fflags	tb/dromajo/src/riscv_cpu.h	/^    uint32_t fflags;$/;"	m	struct:RISCVCPUState
fflags	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t fflags;$/;"	m	struct:state_t
fg	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    int fg[16];$/;"	m	struct:__anon23
fg	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^   int fg [16];$/;"	m	struct:colors
fg_color_weights	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  int fg_color_weights [8];$/;"	m	struct:rand_text_attribs
fid	tb/dromajo/src/virtio.cpp	/^    uint32_t fid;$/;"	m	struct:__anon39	file:
fid_create	tb/dromajo/src/fs_disk.cpp	/^static FSFile *fid_create(FSDevice *s1, char *path, uint32_t uid)$/;"	f	file:
fid_delete	tb/dromajo/src/virtio.cpp	/^static void fid_delete(VIRTIO9PDevice *s, uint32_t fid)$/;"	f	file:
fid_find	tb/dromajo/src/virtio.cpp	/^static FSFile *fid_find(VIRTIO9PDevice *s, uint32_t fid)$/;"	f	file:
fid_find1	tb/dromajo/src/virtio.cpp	/^static FIDDesc *fid_find1(VIRTIO9PDevice *s, uint32_t fid)$/;"	f	file:
fid_list	tb/dromajo/src/virtio.cpp	/^    struct list_head fid_list; \/* list of FIDDesc *\/$/;"	m	struct:VIRTIO9PDevice	typeref:struct:VIRTIO9PDevice::list_head	file:
fid_set	tb/dromajo/src/virtio.cpp	/^static void fid_set(VIRTIO9PDevice *s, uint32_t fid, FSFile *fd)$/;"	f	file:
fifo_enabled	tb/riscv-isa-sim/riscv/devices.h	/^  bool fifo_enabled;$/;"	m	class:uart_t
file	tb/dpi/verilator.h	/^  FILE* file;$/;"	m	class:VerilatedVcdFILE
file_index	tb/dromajo/src/machine.cpp	/^    int file_index;$/;"	m	struct:__anon66	file:
file_load_cb	tb/dromajo/src/machine.cpp	/^    FSLoadFileCB *file_load_cb;$/;"	m	struct:__anon66	file:
file_load_opaque	tb/dromajo/src/machine.cpp	/^    void *file_load_opaque;$/;"	m	struct:__anon66	file:
filename	tb/dromajo/src/machine.h	/^    char *filename;$/;"	m	struct:__anon68
filename	tb/dromajo/src/machine.h	/^    char *filename;$/;"	m	struct:__anon69
filename	tb/dromajo/src/machine.h	/^    char *filename;$/;"	m	struct:__anon70
files	tb/dromajo/src/machine.h	/^    VMFileEntry files[VM_FILE_COUNT];$/;"	m	struct:__anon72
fillLine	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *fillLine(Addr_t addr) {$/;"	f	class:CacheGeneric
fillLine	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *fillLine(Addr_t addr, Addr_t &rplcAddr) {$/;"	f	class:CacheGeneric
fill_font_bitmap	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void fill_font_bitmap(struct text_display * d, bool clr_buf) {$/;"	f
findLine	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *findLine(Addr_t addr) {$/;"	f	class:CacheGeneric
findLine2Replace	tb/dromajo/src/LiveCacheCore.h	/^typename CacheAssoc<State, Addr_t>::Line *CacheAssoc<State, Addr_t>::findLine2Replace(Addr_t addr) {$/;"	f	class:CacheAssoc
findLine2Replace	tb/dromajo/src/LiveCacheCore.h	/^typename CacheDM<State, Addr_t>::Line *CacheDM<State, Addr_t>::findLine2Replace(Addr_t addr) {$/;"	f	class:CacheDM
findLineDebug	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *findLineDebug(Addr_t addr) {$/;"	f	class:CacheGeneric
findLineNoEffect	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *findLineNoEffect(Addr_t addr) {$/;"	f	class:CacheGeneric
findLinePrivate	tb/dromajo/src/LiveCacheCore.h	/^typename CacheAssoc<State, Addr_t>::Line *CacheAssoc<State, Addr_t>::findLinePrivate(Addr_t addr) {$/;"	f	class:CacheAssoc
findLinePrivate	tb/dromajo/src/LiveCacheCore.h	/^typename CacheDM<State, Addr_t>::Line *CacheDM<State, Addr_t>::findLinePrivate(Addr_t addr) {$/;"	f	class:CacheDM
find_device	tb/riscv-isa-sim/riscv/devices.cc	/^std::pair<reg_t, abstract_device_t*> bus_t::find_device(reg_t addr)$/;"	f	class:bus_t
find_extension	tb/riscv-isa-sim/riscv/extensions.cc	/^std::function<extension_t*()> find_extension(const char* name)$/;"	f
first_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t first_lba;$/;"	m	struct:partition_entries
first_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t first_lba;$/;"	m	struct:partition_entries
first_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t first_lba;$/;"	m	struct:partition_entries
first_usable_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t first_usable_lba;$/;"	m	struct:gpt_pth
first_usable_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t first_usable_lba;$/;"	m	struct:gpt_pth
first_usable_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t first_usable_lba;$/;"	m	struct:gpt_pth
flags	tb/dromajo/src/fs.h	/^    uint32_t flags;$/;"	m	struct:__anon61
flags	tb/dromajo/src/virtio.cpp	/^    uint16_t flags; \/* VRING_DESC_F_x *\/$/;"	m	struct:__anon34	file:
flags	tb/dromajo/src/virtio.cpp	/^    uint8_t flags;$/;"	m	struct:__anon37	file:
fld	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t fld(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
flexfloat	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat ()$/;"	f	class:flexfloat
flexfloat	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat (const flexfloat &o) {$/;"	f	class:flexfloat
flexfloat	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    template <typename U> INLINE flexfloat (const U &w)$/;"	f	class:flexfloat
flexfloat	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    template <uint_fast8_t e, uint_fast8_t f> INLINE flexfloat (const flexfloat<e, f> &w) {$/;"	f	class:flexfloat
flexfloat	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^template <uint_fast8_t exp_bits, uint_fast8_t frac_bits> class flexfloat {$/;"	c
flexfloat_as_bits	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static INLINE std::ostream& flexfloat_as_bits(std::ostream& os) {$/;"	f
flexfloat_as_double	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static INLINE std::ostream& flexfloat_as_double(std::ostream& os) {$/;"	f
flexfloat_bias	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline int_fast16_t flexfloat_bias(const flexfloat_desc_t desc)$/;"	f
flexfloat_clear_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline void flexfloat_clear_stats() {$/;"	f
flexfloat_denorm_frac	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_denorm_frac(const flexfloat_t *a, int_fast16_t exp)$/;"	f
flexfloat_denorm_pack	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_denorm_pack(flexfloat_desc_t desc, bool sign, uint_t frac)$/;"	f
flexfloat_desc_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^} flexfloat_desc_t;$/;"	t	typeref:struct:_flexfloat_desc_t
flexfloat_exp	src/fpu/tb/flexfloat/src/flexfloat.c	/^int_fast16_t flexfloat_exp(const flexfloat_t *a)$/;"	f
flexfloat_frac	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_frac(const flexfloat_t *a)$/;"	f
flexfloat_get_bits	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_get_bits(flexfloat_t *a)$/;"	f
flexfloat_h	src/fpu/tb/flexfloat/include/flexfloat.h	24;"	d
flexfloat_inf_exp	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline int_fast16_t flexfloat_inf_exp(const flexfloat_desc_t desc)$/;"	f
flexfloat_inf_rounding	src/fpu/tb/flexfloat/src/flexfloat.c	/^bool flexfloat_inf_rounding(const flexfloat_t *a, int_fast16_t exp, bool sign, bool plus)$/;"	f
flexfloat_nearest_rounding	src/fpu/tb/flexfloat/src/flexfloat.c	/^bool flexfloat_nearest_rounding(const flexfloat_t *a, int_fast16_t exp)$/;"	f
flexfloat_pack	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_pack(flexfloat_desc_t desc, bool sign, int_fast16_t exp, uint_t frac)$/;"	f
flexfloat_pack_bits	src/fpu/tb/flexfloat/src/flexfloat.c	/^uint_t flexfloat_pack_bits(flexfloat_desc_t desc, uint_t bits)$/;"	f
flexfloat_print_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline void flexfloat_print_stats() {$/;"	f
flexfloat_rounding_value	src/fpu/tb/flexfloat/src/flexfloat.c	/^int_t flexfloat_rounding_value(const flexfloat_t *a, int_fast16_t exp, bool sign)$/;"	f
flexfloat_sanitize	src/fpu/tb/flexfloat/src/flexfloat.c	/^void flexfloat_sanitize(flexfloat_t *a)$/;"	f
flexfloat_set_bits	src/fpu/tb/flexfloat/src/flexfloat.c	/^void flexfloat_set_bits(flexfloat_t *a, uint_t bits)$/;"	f
flexfloat_sign	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline bool flexfloat_sign(const flexfloat_t *a)$/;"	f
flexfloat_start_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline void flexfloat_start_stats() {$/;"	f
flexfloat_stats_enabled	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static bool flexfloat_stats_enabled;$/;"	v
flexfloat_stop_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline void flexfloat_stop_stats() {$/;"	f
flexfloat_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef struct _flexfloat_t flexfloat_t;$/;"	t	typeref:struct:_flexfloat_t
flexfloat_vectorization	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static bool flexfloat_vectorization;$/;"	v
float128_t	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	t	typeref:struct:__anon83
float16_t	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	t	typeref:struct:__anon80
float32_t	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	t	typeref:struct:__anon81
float64_t	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	t	typeref:struct:__anon82
flush_icache	tb/riscv-isa-sim/riscv/mmu.cc	/^void mmu_t::flush_icache()$/;"	f	class:mmu_t
flush_tlb	tb/riscv-isa-sim/riscv/mmu.cc	/^void mmu_t::flush_tlb()$/;"	f	class:mmu_t
flush_tlb_write_range	tb/dromajo/src/iomem.h	/^    void (*flush_tlb_write_range)(void *opaque, uint8_t *ram_addr,$/;"	m	struct:PhysMemoryMap
flw	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t flw(unsigned int dest, unsigned int base, uint16_t offset)$/;"	f
fma_sf	tb/dromajo/src/softfp_template.h	/^F_UINT fma_sf(F_UINT a, F_UINT b, F_UINT c, RoundingModeEnum rm,$/;"	f
fma_sf	tb/dromajo/src/softfp_template.h	1157;"	d
fma_sf	tb/dromajo/src/softfp_template.h	82;"	d
font	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  struct psf_font * font;$/;"	m	struct:text_display	typeref:struct:text_display::psf_font
font_bitmap	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned char * font_bitmap;$/;"	m	struct:text_display
font_memfile	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* font_memfile;$/;"	m	struct:__anon24
font_memfile_xil	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* font_memfile_xil;$/;"	m	struct:__anon24
force_inline	tb/dromajo/src/cutils.h	48;"	d
fork_spike	tb/riscv-isa-sim/spike_main/xspike.cc	/^static pid_t fork_spike(int tty_fd, int argc, char** argv)$/;"	f	file:
fork_xterm	tb/riscv-isa-sim/spike_main/xspike.cc	/^static pid_t fork_xterm(int* tty_fd)$/;"	f	file:
four22	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { rgb, four44, four22 } px_format;$/;"	e	enum:__anon25
four44	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { rgb, four44, four22 } px_format;$/;"	e	enum:__anon25
fp_reg	tb/dromajo/src/riscv_cpu.h	/^    fp_uint fp_reg[32];$/;"	m	struct:RISCVCPUState
fp_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef __float128 fp_t;$/;"	t
fp_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef double fp_t;$/;"	t
fp_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef float fp_t;$/;"	t
fp_uint	tb/dromajo/src/riscv_cpu.h	/^typedef uint128_t fp_uint;$/;"	t
fp_uint	tb/dromajo/src/riscv_cpu.h	/^typedef uint32_t fp_uint;$/;"	t
fp_uint	tb/dromajo/src/riscv_cpu.h	/^typedef uint64_t fp_uint;$/;"	t
fpga_filter	Makefile	/^fpga_filter := $(addprefix $(root-dir), bootrom\/bootrom.sv)$/;"	m
fpga_src	Makefile	/^fpga_src :=  $(wildcard fpga\/src\/*.sv) $(wildcard fpga\/src\/bootrom\/*.sv) $(wildcard fpga\/src\/ariane-ethernet\/*.sv)$/;"	m
fpga_src	Makefile	/^fpga_src := $(addprefix $(root-dir), $(fpga_src))$/;"	m
fpr	tb/riscv-isa-sim/riscv/interactive.cc	/^union fpr$/;"	u	file:
fpr_name	tb/riscv-isa-sim/riscv/regnames.cc	/^const char* fpr_name[] = {$/;"	v
fprint_target_ulong	tb/dromajo/src/riscv_cpu.cpp	/^static void fprint_target_ulong(FILE *f, target_ulong a)$/;"	f	file:
fracF128UI64	tb/riscv-isa-sim/softfloat/internals.h	182;"	d
fracF128UI96	tb/riscv-isa-sim/softfloat/internals.h	253;"	d
fracF16UI	tb/riscv-isa-sim/softfloat/internals.h	89;"	d
fracF32UI	tb/riscv-isa-sim/softfloat/internals.h	110;"	d
fracF64UI	tb/riscv-isa-sim/softfloat/internals.h	131;"	d
frac_bits	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t frac_bits;$/;"	m	struct:_flexfloat_desc_t
frac_bits1	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t frac_bits1;$/;"	m	struct:__anon14
frac_bits2	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint8_t frac_bits2;$/;"	m	struct:__anon14
frbuf	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^struct frbuf {$/;"	s
frd	tb/riscv-isa-sim/spike_main/disasm.cc	/^} frd;$/;"	v	typeref:struct:__anon91
free_ram	tb/dromajo/src/iomem.h	/^    void (*free_ram)(PhysMemoryMap *s, PhysMemoryRange *pr);$/;"	m	struct:PhysMemoryMap
free_text_disp	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void free_text_disp(struct text_display * d) {$/;"	f
freg	tb/riscv-isa-sim/riscv/decode.h	/^inline freg_t freg(float128_t f) { return f; }$/;"	f
freg	tb/riscv-isa-sim/riscv/decode.h	/^inline freg_t freg(float32_t f) { return { ((uint64_t)-1 << 32) | f.v, (uint64_t)-1 }; }$/;"	f
freg	tb/riscv-isa-sim/riscv/decode.h	/^inline freg_t freg(float64_t f) { return { f.v, (uint64_t)-1 }; }$/;"	f
freg_t	tb/riscv-isa-sim/riscv/decode.h	/^typedef float128_t freg_t;$/;"	t
frm	tb/dromajo/src/riscv_cpu.h	/^    uint8_t frm;$/;"	m	struct:RISCVCPUState
frm	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t frm;$/;"	m	struct:state_t
from_hex	tb/dromajo/src/fs_utils.h	/^static inline int from_hex(int c)$/;"	f
frs1	tb/riscv-isa-sim/spike_main/disasm.cc	/^} frs1;$/;"	v	typeref:struct:__anon92
frs2	tb/riscv-isa-sim/spike_main/disasm.cc	/^} frs2;$/;"	v	typeref:struct:__anon93
frs3	tb/riscv-isa-sim/spike_main/disasm.cc	/^} frs3;$/;"	v	typeref:struct:__anon94
fs	tb/dromajo/src/riscv_cpu.h	/^    uint8_t fs; \/* MSTATUS_FS value *\/$/;"	m	struct:RISCVCPUState
fs	tb/dromajo/src/virtio.cpp	/^    FSDevice *fs;$/;"	m	struct:VIRTIO9PDevice	file:
fs_attach	tb/dromajo/src/fs.h	/^    int (*fs_attach)(FSDevice *fs, FSFile **pf, FSQID *qid, uint32_t uid,$/;"	m	struct:FSDevice
fs_attach	tb/dromajo/src/fs_disk.cpp	/^static int fs_attach(FSDevice *fs1, FSFile **pf,$/;"	f	file:
fs_close	tb/dromajo/src/fs.h	/^    void (*fs_close)(FSDevice *fs, FSFile *f);$/;"	m	struct:FSDevice
fs_close	tb/dromajo/src/fs_disk.cpp	/^static void fs_close(FSDevice *fs, FSFile *f)$/;"	f	file:
fs_count	tb/dromajo/src/machine.h	/^    int fs_count;$/;"	m	struct:__anon72
fs_create	tb/dromajo/src/fs.h	/^    int (*fs_create)(FSDevice *fs, FSQID *qid, FSFile *f, const char *name, $/;"	m	struct:FSDevice
fs_create	tb/dromajo/src/fs_disk.cpp	/^static int fs_create(FSDevice *fs, FSQID *qid, FSFile *f, const char *name,$/;"	f	file:
fs_delete	tb/dromajo/src/fs.h	/^    void (*fs_delete)(FSDevice *s, FSFile *f);$/;"	m	struct:FSDevice
fs_delete	tb/dromajo/src/fs_disk.cpp	/^static void fs_delete(FSDevice *fs, FSFile *f)$/;"	f	file:
fs_dev	tb/dromajo/src/machine.h	/^    FSDevice *fs_dev;$/;"	m	struct:__anon70
fs_disk_end	tb/dromajo/src/fs_disk.cpp	/^static void fs_disk_end(FSDevice *fs1)$/;"	f	file:
fs_disk_init	tb/dromajo/src/fs_disk.cpp	/^FSDevice *fs_disk_init(const char *root_path)$/;"	f
fs_dup	tb/dromajo/src/fs.cpp	/^FSFile *fs_dup(FSDevice *fs, FSFile *f)$/;"	f
fs_end	tb/dromajo/src/fs.cpp	/^void fs_end(FSDevice *fs)$/;"	f
fs_end	tb/dromajo/src/fs.h	/^    void (*fs_end)(FSDevice *s);$/;"	m	struct:FSDevice
fs_getlock	tb/dromajo/src/fs.h	/^    int (*fs_getlock)(FSDevice *fs, FSFile *f, FSLock *lock);$/;"	m	struct:FSDevice
fs_getlock	tb/dromajo/src/fs_disk.cpp	/^static int fs_getlock(FSDevice *fs, FSFile *f, FSLock *lock)$/;"	f	file:
fs_link	tb/dromajo/src/fs.h	/^    int (*fs_link)(FSDevice *fs, FSFile *df, FSFile *f, const char *name);$/;"	m	struct:FSDevice
fs_link	tb/dromajo/src/fs_disk.cpp	/^static int fs_link(FSDevice *fs, FSFile *df, FSFile *f, const char *name)$/;"	f	file:
fs_lock	tb/dromajo/src/fs.h	/^    int (*fs_lock)(FSDevice *fs, FSFile *f, const FSLock *lock);$/;"	m	struct:FSDevice
fs_lock	tb/dromajo/src/fs_disk.cpp	/^static int fs_lock(FSDevice *fs, FSFile *f, const FSLock *lock)$/;"	f	file:
fs_mkdir	tb/dromajo/src/fs.h	/^    int (*fs_mkdir)(FSDevice *fs, FSQID *qid, FSFile *f,$/;"	m	struct:FSDevice
fs_mkdir	tb/dromajo/src/fs_disk.cpp	/^static int fs_mkdir(FSDevice *fs, FSQID *qid, FSFile *f,$/;"	f	file:
fs_mknod	tb/dromajo/src/fs.h	/^    int (*fs_mknod)(FSDevice *fs, FSQID *qid,$/;"	m	struct:FSDevice
fs_mknod	tb/dromajo/src/fs_disk.cpp	/^static int fs_mknod(FSDevice *fs, FSQID *qid,$/;"	f	file:
fs_open	tb/dromajo/src/fs.h	/^    int (*fs_open)(FSDevice *fs, FSQID *qid, FSFile *f, uint32_t flags,$/;"	m	struct:FSDevice
fs_open	tb/dromajo/src/fs_disk.cpp	/^static int fs_open(FSDevice *fs, FSQID *qid, FSFile *f, uint32_t flags,$/;"	f	file:
fs_read	tb/dromajo/src/fs.h	/^    int (*fs_read)(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	m	struct:FSDevice
fs_read	tb/dromajo/src/fs_disk.cpp	/^static int fs_read(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	f	file:
fs_readdir	tb/dromajo/src/fs.h	/^    int (*fs_readdir)(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	m	struct:FSDevice
fs_readdir	tb/dromajo/src/fs_disk.cpp	/^static int fs_readdir(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	f	file:
fs_readlink	tb/dromajo/src/fs.h	/^    int (*fs_readlink)(FSDevice *fs, char *buf, int buf_size, FSFile *f);$/;"	m	struct:FSDevice
fs_readlink	tb/dromajo/src/fs_disk.cpp	/^static int fs_readlink(FSDevice *fs, char *buf, int buf_size, FSFile *f)$/;"	f	file:
fs_renameat	tb/dromajo/src/fs.h	/^    int (*fs_renameat)(FSDevice *fs, FSFile *f, const char *name, $/;"	m	struct:FSDevice
fs_renameat	tb/dromajo/src/fs_disk.cpp	/^static int fs_renameat(FSDevice *fs, FSFile *f, const char *name,$/;"	f	file:
fs_setattr	tb/dromajo/src/fs.h	/^    int (*fs_setattr)(FSDevice *fs, FSFile *f, uint32_t mask,$/;"	m	struct:FSDevice
fs_setattr	tb/dromajo/src/fs_disk.cpp	/^static int fs_setattr(FSDevice *fs, FSFile *f, uint32_t mask,$/;"	f	file:
fs_stat	tb/dromajo/src/fs.h	/^    int (*fs_stat)(FSDevice *fs, FSFile *f, FSStat *st);$/;"	m	struct:FSDevice
fs_stat	tb/dromajo/src/fs_disk.cpp	/^static int fs_stat(FSDevice *fs, FSFile *f, FSStat *st)$/;"	f	file:
fs_statfs	tb/dromajo/src/fs.h	/^    void (*fs_statfs)(FSDevice *fs, FSStatFS *st);$/;"	m	struct:FSDevice
fs_statfs	tb/dromajo/src/fs_disk.cpp	/^static void fs_statfs(FSDevice *fs1, FSStatFS *st)$/;"	f	file:
fs_symlink	tb/dromajo/src/fs.h	/^    int (*fs_symlink)(FSDevice *fs, FSQID *qid,$/;"	m	struct:FSDevice
fs_symlink	tb/dromajo/src/fs_disk.cpp	/^static int fs_symlink(FSDevice *fs, FSQID *qid,$/;"	f	file:
fs_unlinkat	tb/dromajo/src/fs.h	/^    int (*fs_unlinkat)(FSDevice *fs, FSFile *f, const char *name);$/;"	m	struct:FSDevice
fs_unlinkat	tb/dromajo/src/fs_disk.cpp	/^static int fs_unlinkat(FSDevice *fs, FSFile *f, const char *name)$/;"	f	file:
fs_walk	tb/dromajo/src/fs.h	/^    int (*fs_walk)(FSDevice *fs, FSFile **pf, FSQID *qids,$/;"	m	struct:FSDevice
fs_walk	tb/dromajo/src/fs_disk.cpp	/^static int fs_walk(FSDevice *fs, FSFile **pf, FSQID *qids,$/;"	f	file:
fs_walk_path	tb/dromajo/src/fs.cpp	/^FSFile *fs_walk_path(FSDevice *fs, FSFile *f, const char *path)$/;"	f
fs_walk_path1	tb/dromajo/src/fs.cpp	/^FSFile *fs_walk_path1(FSDevice *fs, FSFile *f, const char *path,$/;"	f
fs_write	tb/dromajo/src/fs.h	/^    int (*fs_write)(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	m	struct:FSDevice
fs_write	tb/dromajo/src/fs_disk.cpp	/^static int fs_write(FSDevice *fs, FSFile *f, uint64_t offset,$/;"	f	file:
fsd	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t fsd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
fsgnj128	tb/riscv-isa-sim/riscv/decode.h	/^inline freg_t fsgnj128(freg_t a, freg_t b, bool n, bool x)$/;"	f
fsgnj32	tb/riscv-isa-sim/riscv/decode.h	245;"	d
fsgnj64	tb/riscv-isa-sim/riscv/decode.h	247;"	d
fsw	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t fsw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
func	tb/riscv-isa-sim/riscv/mmu.h	/^  insn_func_t func;$/;"	m	struct:insn_fetch_t
funct	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned funct : 7;$/;"	m	struct:rocc_insn_t
gen_rand_txt_buf	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void gen_rand_txt_buf(struct text_display * d, struct rand_text_attribs * a, bool clr_buf) {$/;"	f
gen_simvecs	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	/^void gen_simvecs(const simvect_params * p) {$/;"	f
getAssoc	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getAssoc() const {$/;"	f	class:CacheGeneric
getBias	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline int getBias() { return getEmax(); }$/;"	f	class:IEEEHelper
getCastStats	src/fpu/tb/flexfloat/src/flexfloat.c	/^CastStats * getCastStats(const flexfloat_desc_t desc1, const flexfloat_desc_t desc2)$/;"	f
getEmax	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline int getEmax() { return pow(2.0, _e - 1) - 1; }$/;"	f	class:IEEEHelper
getEmin	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline int getEmin() { return 1 - getEmax(); }$/;"	f	class:IEEEHelper
getLineSize	tb/dromajo/src/LiveCache.h	/^  int32_t getLineSize() const {$/;"	f	class:LiveCache
getLineSize	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getLineSize() const {$/;"	f	class:CacheGeneric
getLog2AddrLs	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getLog2AddrLs() const {$/;"	f	class:CacheGeneric
getLog2Assoc	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getLog2Assoc() const {$/;"	f	class:CacheGeneric
getMaskSets	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getMaskSets() const {$/;"	f	class:CacheGeneric
getMmaxNormal	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double getMmaxNormal() { return 2 - pow(2.0, -_m); }  \/\/ use p = m+1$/;"	f	class:IEEEHelper
getMmaxSubnormal	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double getMmaxSubnormal()$/;"	f	class:IEEEHelper
getMmin	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double getMmin() { return pow(2.0, -_m); }            \/\/ use p = m+1$/;"	f	class:IEEEHelper
getNumLines	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getNumLines() const {$/;"	f	class:CacheGeneric
getNumSets	tb/dromajo/src/LiveCacheCore.h	/^  uint32_t getNumSets() const {$/;"	f	class:CacheGeneric
getOpStats	src/fpu/tb/flexfloat/src/flexfloat.c	/^OpStats * getOpStats(const flexfloat_desc_t desc)$/;"	f
getOutcome	tb/dromajo/src/LiveCacheCore.h	/^  bool getOutcome() const {$/;"	f	class:StateGeneric
getPLine	tb/dromajo/src/LiveCacheCore.h	/^  Line *getPLine(uint32_t l) {$/;"	f	class:CacheAssoc
getPLine	tb/dromajo/src/LiveCacheCore.h	/^  Line *getPLine(uint32_t l) {$/;"	f	class:CacheDM
getPS7MessageInfo	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^getPS7MessageInfo(unsigned key) {$/;"	f
getPS7MessageInfo	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^getPS7MessageInfo(unsigned key) {$/;"	f
getRRPV	tb/dromajo/src/LiveCacheCore.h	/^  uint8_t getRRPV() const {$/;"	f	class:StateGeneric
getSignature	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t getSignature() const {$/;"	f	class:StateGeneric
getState	tb/dromajo/src/LiveCache.h	/^    StateType getState() const {$/;"	f	class:LiveCache::CState
getTag	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t getTag() const {$/;"	f	class:StateGeneric
getValue	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE fp_t getValue() const {$/;"	f	class:flexfloat
get_9p_op_name	tb/dromajo/src/virtio.cpp	/^static const char *get_9p_op_name(int tag)$/;"	f	file:
get_be32	tb/dromajo/src/cutils.h	/^static inline uint32_t get_be32(const uint8_t *d)$/;"	f
get_core	tb/dpi/sim_spike.h	/^  processor_t* get_core(size_t i) { return procs.at(i); }$/;"	f	class:sim_spike_t
get_core	tb/riscv-isa-sim/riscv/interactive.cc	/^processor_t *sim_t::get_core(const std::string& i)$/;"	f	class:sim_t
get_core	tb/riscv-isa-sim/riscv/sim.h	/^  processor_t* get_core(size_t i) { return procs.at(i); }$/;"	f	class:sim_t
get_csr	tb/riscv-isa-sim/riscv/processor.cc	/^reg_t processor_t::get_csr(int which)$/;"	f	class:processor_t
get_desc	tb/dromajo/src/virtio.cpp	/^static int get_desc(VIRTIODevice *s, VIRTIODesc *desc,$/;"	f	file:
get_desc_rw_size	tb/dromajo/src/virtio.cpp	/^static int get_desc_rw_size(VIRTIODevice *s,$/;"	f	file:
get_dirty_bits	tb/dromajo/src/iomem.h	/^    const uint32_t *(*get_dirty_bits)(PhysMemoryMap *s, PhysMemoryRange *pr);$/;"	m	struct:PhysMemoryMap
get_disasms	tb/riscv-isa-sim/riscv/rocc.cc	/^std::vector<disasm_insn_t*> rocc_t::get_disasms()$/;"	f	class:rocc_t
get_disassembler	tb/riscv-isa-sim/riscv/processor.h	/^  const disassembler_t* get_disassembler() { return disassembler; }$/;"	f	class:processor_t
get_dts	tb/dpi/sim_spike.h	/^  const char* get_dts() { return dts.c_str(); }$/;"	f	class:sim_spike_t
get_dts	tb/riscv-isa-sim/riscv/sim.h	/^  const char* get_dts() { if (dts.empty()) reset(); return dts.c_str(); }$/;"	f	class:sim_t
get_extension	tb/riscv-isa-sim/riscv/processor.h	/^  extension_t* get_extension() { return ext; }$/;"	f	class:processor_t
get_field	tb/riscv-isa-sim/riscv/decode.h	183;"	d
get_field1	tb/dromajo/src/dromajo_cosim.cpp	/^static inline uint32_t get_field1(uint32_t val, int src_pos,$/;"	f	file:
get_field1	tb/dromajo/src/riscv_cpu.cpp	/^static inline uint32_t get_field1(uint32_t val, int src_pos,$/;"	f	file:
get_file_path	tb/dromajo/src/machine.cpp	/^char *get_file_path(const char *base_filename, const char *filename)$/;"	f
get_flen	tb/riscv-isa-sim/riscv/processor.h	/^  unsigned get_flen() {$/;"	f	class:processor_t
get_freg	tb/riscv-isa-sim/riscv/interactive.cc	/^freg_t sim_t::get_freg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_glyph_bitmap_row	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void get_glyph_bitmap_row(struct text_display * d, unsigned char * mem, unsigned int idx, unsigned int row) {$/;"	f
get_insn32	tb/dromajo/src/riscv_cpu.cpp	/^static uint32_t get_insn32(uint8_t *ptr)$/;"	f	file:
get_insn_rm	tb/dromajo/src/riscv_cpu.cpp	/^static int get_insn_rm(RISCVCPUState *s, unsigned int rm)$/;"	f	file:
get_instructions	tb/riscv-isa-sim/riscv/rocc.cc	/^std::vector<insn_desc_t> rocc_t::get_instructions()$/;"	f	class:rocc_t
get_isa_string	tb/riscv-isa-sim/riscv/processor.h	/^  std::string get_isa_string() { return isa_string; }$/;"	f	class:processor_t
get_le16	tb/dromajo/src/cutils.h	/^static inline uint16_t get_le16(const uint8_t *ptr)$/;"	f
get_le32	tb/dromajo/src/cutils.h	/^static inline uint32_t get_le32(const uint8_t *ptr)$/;"	f
get_le64	tb/dromajo/src/cutils.h	/^static inline uint64_t get_le64(const uint8_t *ptr)$/;"	f
get_manipulator_id	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static INLINE int get_manipulator_id() {$/;"	f
get_mask	tb/riscv-isa-sim/riscv/disasm.h	/^  uint32_t get_mask() const { return mask; }$/;"	f	class:disasm_insn_t
get_match	tb/riscv-isa-sim/riscv/disasm.h	/^  uint32_t get_match() const { return match; }$/;"	f	class:disasm_insn_t
get_max_xlen	tb/riscv-isa-sim/riscv/processor.h	/^  unsigned get_max_xlen() { return max_xlen; }$/;"	f	class:processor_t
get_mem	tb/riscv-isa-sim/riscv/interactive.cc	/^reg_t sim_t::get_mem(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_mmu	tb/riscv-isa-sim/riscv/processor.h	/^  mmu_t* get_mmu() { return mmu; }$/;"	f	class:processor_t
get_mstatus	tb/dromajo/src/riscv_cpu.cpp	/^static target_ulong get_mstatus(RISCVCPUState *s, target_ulong mask)$/;"	f	file:
get_number_of_cycles_for_delay	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^int get_number_of_cycles_for_delay(unsigned int delay) $/;"	f
get_number_of_cycles_for_delay	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^int get_number_of_cycles_for_delay(unsigned int delay) $/;"	f
get_pc	tb/riscv-isa-sim/riscv/interactive.cc	/^reg_t sim_t::get_pc(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_pending_irq_mask	tb/dromajo/src/riscv_cpu.cpp	/^static inline uint32_t get_pending_irq_mask(RISCVCPUState *s)$/;"	f	file:
get_phys_mem_range	tb/dromajo/src/iomem.cpp	/^PhysMemoryRange *get_phys_mem_range(PhysMemoryMap *s, uint64_t paddr)$/;"	f
get_phys_mem_range_pmp	tb/dromajo/src/riscv_cpu.cpp	/^get_phys_mem_range_pmp(RISCVCPUState *s, uint64_t paddr, size_t size, pmpcfg_t perm)$/;"	f	file:
get_ram_ptr	tb/dromajo/src/riscv_machine.cpp	/^static uint8_t *get_ram_ptr(RISCVMachine *s, uint64_t paddr)$/;"	f	file:
get_ram_ptr	tb/dromajo/src/virtio.cpp	/^    VIRTIOGetRAMPtrFunc *get_ram_ptr;$/;"	m	struct:VIRTIODevice	file:
get_range_idx	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^ int get_range_idx(int * arr, int val, int len) {$/;"	f
get_reg	tb/riscv-isa-sim/riscv/interactive.cc	/^reg_t sim_t::get_reg(const std::vector<std::string>& args)$/;"	f	class:sim_t
get_section	tb/dpi/elfloader.cc	/^extern "C" char get_section (long long* address, long long* len) {$/;"	f
get_sector_count	tb/dromajo/src/virtio.h	/^    int64_t (*get_sector_count)(BlockDevice *bs);$/;"	m	struct:BlockDevice
get_state	tb/riscv-isa-sim/riscv/processor.h	/^  state_t* get_state() { return &state; }$/;"	f	class:processor_t
get_tval	tb/riscv-isa-sim/riscv/trap.h	/^  virtual reg_t get_tval() { return 0; }$/;"	f	class:trap_t
get_type_precision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline FlexfloatPrecision get_type_precision(const double &v)$/;"	f
get_type_precision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline FlexfloatPrecision get_type_precision(const float &v)$/;"	f
get_type_precision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline FlexfloatPrecision get_type_precision(const int &v)$/;"	f
get_xlen	tb/riscv-isa-sim/riscv/processor.h	/^  unsigned get_xlen() { return xlen; }$/;"	f	class:processor_t
global_stdio_device	tb/dromajo/src/dromajo_main.cpp	/^static STDIODevice *global_stdio_device;$/;"	v	file:
glue	tb/dromajo/src/cutils.h	53;"	d
glue	tb/dromajo/src/dromajo_template.h	/^int no_inline glue(riscv_cpu_interp, XLEN)(RISCVCPUState *s, int n_cycles)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline intx_t glue(div, XLEN)(intx_t a, intx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline intx_t glue(rem, XLEN)(intx_t a, intx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline uintx_t glue(divu, XLEN)(uintx_t a, uintx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline uintx_t glue(mulh, XLEN)(intx_t a, intx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline uintx_t glue(mulhsu, XLEN)(intx_t a, uintx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static inline uintx_t glue(remu, XLEN)(uintx_t a, uintx_t b)$/;"	f
glue	tb/dromajo/src/dromajo_template.h	/^static uintx_t glue(mulhu, XLEN)(uintx_t a, uintx_t b)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^F_UINT glue(max_sf, F_SIZE)(F_UINT a, F_UINT b, uint32_t *pfflags)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^F_UINT glue(min_sf, F_SIZE)(F_UINT a, F_UINT b, uint32_t *pfflags)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^F_UINT glue(sub_sf, F_SIZE)(F_UINT a, F_UINT b, RoundingModeEnum rm,$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^int glue(eq_quiet_sf, F_SIZE)(F_UINT a, F_UINT b, uint32_t *pfflags)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^int glue(le_sf, F_SIZE)(F_UINT a, F_UINT b, uint32_t *pfflags)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^int glue(lt_sf, F_SIZE)(F_UINT a, F_UINT b, uint32_t *pfflags)$/;"	f
glue	tb/dromajo/src/softfp_template.h	/^uint32_t glue(fclass_sf, F_SIZE)(F_UINT a)$/;"	f
goodInterface	tb/dromajo/src/LiveCacheCore.h	/^  bool goodInterface;$/;"	m	class:CacheGeneric
gpt_find_boot_partition	fpga/src/bootrom/src/gpt.c	/^int gpt_find_boot_partition(uint8_t* dest, uint32_t size)$/;"	f
gpt_find_boot_partition	fpga/src/paper_test/src/gpt.c	/^int gpt_find_boot_partition(uint8_t* dest, uint32_t size)$/;"	f
gpt_find_boot_partition	openpiton/bootrom/linux/src/gpt.c	/^int gpt_find_boot_partition(uint8_t* dest, uint32_t size)$/;"	f
gpt_pth	fpga/src/bootrom/src/gpt.h	/^typedef struct gpt_pth$/;"	s
gpt_pth	fpga/src/paper_test/src/gpt.h	/^typedef struct gpt_pth$/;"	s
gpt_pth	openpiton/bootrom/linux/src/gpt.h	/^typedef struct gpt_pth$/;"	s
gpt_pth_t	fpga/src/bootrom/src/gpt.h	/^} gpt_pth_t;$/;"	t	typeref:struct:gpt_pth
gpt_pth_t	fpga/src/paper_test/src/gpt.h	/^} gpt_pth_t;$/;"	t	typeref:struct:gpt_pth
gpt_pth_t	openpiton/bootrom/linux/src/gpt.h	/^} gpt_pth_t;$/;"	t	typeref:struct:gpt_pth
greater	tb/riscv-isa-sim/riscv/insns/fmax_d.h	/^bool greater = f64_lt_quiet(f64(FRS2), f64(FRS1)) ||$/;"	v
greater	tb/riscv-isa-sim/riscv/insns/fmax_q.h	/^bool greater = f128_lt_quiet(f128(FRS2), f128(FRS1)) ||$/;"	v
greater	tb/riscv-isa-sim/riscv/insns/fmax_s.h	/^bool greater = f32_lt_quiet(f32(FRS2), f32(FRS1)) ||$/;"	v
gso_size	tb/dromajo/src/virtio.cpp	/^    uint16_t gso_size;$/;"	m	struct:__anon37	file:
gso_type	tb/dromajo/src/virtio.cpp	/^    uint8_t gso_type;$/;"	m	struct:__anon37	file:
h	tb/riscv-isa-sim/riscv/processor.h	/^  bool h;$/;"	m	struct:__anon126
hact	src/PAPER_hw/sw/common/ah_video.h	/^  int hact;$/;"	m	struct:vid_timings
halt	tb/riscv-isa-sim/riscv/processor.h	/^  bool halt;$/;"	m	struct:__anon123
halt_on_reset	tb/riscv-isa-sim/riscv/processor.h	/^  bool halt_on_reset;$/;"	m	class:processor_t
halt_request	tb/riscv-isa-sim/riscv/processor.h	/^  bool halt_request;$/;"	m	class:processor_t
halted	tb/riscv-isa-sim/riscv/debug_module.h	/^    bool halted[1024];$/;"	m	class:debug_module_t
halted	tb/riscv-isa-sim/riscv/processor.h	/^  bool halted() { return state.dcsr.cause ? true : false; }$/;"	f	class:processor_t
haltreq	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool haltreq;$/;"	m	struct:__anon131
handle_dret	tb/dromajo/src/riscv_cpu.cpp	/^static void handle_dret(RISCVCPUState *s)$/;"	f	file:
handle_dut_overrides	tb/dromajo/src/dromajo_cosim.cpp	/^static inline void handle_dut_overrides(RISCVCPUState *s,$/;"	f	file:
handle_mret	tb/dromajo/src/riscv_cpu.cpp	/^static void handle_mret(RISCVCPUState *s)$/;"	f	file:
handle_signal	tb/riscv-isa-sim/riscv/sim.cc	/^static void handle_signal(int sig)$/;"	f	file:
handle_sigterm	tb/ariane_tb.cpp	/^void handle_sigterm(int sig) {$/;"	f
handle_sret	tb/dromajo/src/riscv_cpu.cpp	/^static void handle_sret(RISCVCPUState *s)$/;"	f	file:
handle_trap	fpga/src/bootrom/src/main.c	/^void handle_trap(void)$/;"	f
handle_trap	openpiton/bootrom/linux/src/main.c	/^void handle_trap(void)$/;"	f
hartreset	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool hartreset;$/;"	m	struct:__anon131
hartsel	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned hartsel;$/;"	m	struct:__anon131
hartsellen	tb/riscv-isa-sim/riscv/debug_module.h	/^    static const unsigned hartsellen = 10;$/;"	m	class:debug_module_t
has_tval	tb/riscv-isa-sim/riscv/trap.h	/^  virtual bool has_tval() { return false; }$/;"	f	class:trap_t
havereset	tb/riscv-isa-sim/riscv/debug_module.h	/^    bool havereset[1024];$/;"	m	class:debug_module_t
hblank	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int hblank;$/;"	m	struct:__anon24
hblank	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int hblank;$/;"	m	struct:text_display
hdr_len	tb/dromajo/src/virtio.cpp	/^    uint16_t hdr_len;$/;"	m	struct:__anon37	file:
header_size	fpga/src/bootrom/src/gpt.h	/^    uint32_t header_size; \/\/! little endian, usually 0x5c = 92$/;"	m	struct:gpt_pth
header_size	fpga/src/paper_test/src/gpt.h	/^    uint32_t header_size; \/\/! little endian, usually 0x5c = 92$/;"	m	struct:gpt_pth
header_size	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t header_size; \/\/! little endian, usually 0x5c = 92$/;"	m	struct:gpt_pth
header_size	tb/dromajo/src/virtio.cpp	/^    int header_size;$/;"	m	struct:VIRTIONetDevice	file:
height	tb/dromajo/src/machine.h	/^    int height;$/;"	m	struct:FBDevice
height	tb/dromajo/src/machine.h	/^    int64_t width, height; \/* graphic width & height *\/$/;"	m	struct:__anon72
help	tb/riscv-isa-sim/riscv/cachesim.cc	/^static void help()$/;"	f	file:
help	tb/riscv-isa-sim/spike_main/spike.cc	/^static void help()$/;"	f	file:
hfront	src/PAPER_hw/sw/common/ah_video.h	/^  int hfront;$/;"	m	struct:vid_timings
hi	tb/dromajo/src/riscv_cpu.h	/^        uint64_t lo, hi; \/\/ [lo; hi)  NB: not inclusive$/;"	m	struct:RISCVCPUState::pmp_addr
histogram_enabled	tb/dpi/sim_spike.h	/^  bool histogram_enabled; \/\/ provide a histogram of PCs$/;"	m	class:sim_spike_t
histogram_enabled	tb/riscv-isa-sim/riscv/processor.h	/^  bool histogram_enabled;$/;"	m	class:processor_t
histogram_enabled	tb/riscv-isa-sim/riscv/sim.h	/^  bool histogram_enabled; \/\/ provide a histogram of PCs$/;"	m	class:sim_t
hook	tb/riscv-isa-sim/riscv/memtracer.h	/^  void hook(memtracer_t* h)$/;"	f	class:memtracer_list_t
hooks	tb/dromajo/src/riscv_machine.h	/^    RISCVMachineHooks hooks;$/;"	m	struct:RISCVMachine
host	tb/riscv-isa-sim/riscv/sim.h	/^  context_t* host;$/;"	m	class:sim_t
host_offset	tb/riscv-isa-sim/riscv/mmu.h	/^  char* host_offset;$/;"	m	struct:tlb_entry_t
hsync	src/PAPER_hw/sw/common/ah_video.h	/^  int hsync;$/;"	m	struct:vid_timings
hsync_pol	src/PAPER_hw/sw/common/ah_video.h	/^  sync_pol hsync_pol;$/;"	m	struct:vid_mode
ht_insert	src/fpu/tb/flexfloat/src/flexfloat.c	/^void ht_insert(HashSlot* hashArray, uint32_t hashIndex, uint32_t key, void *value, uint32_t arraySize) {$/;"	f
ht_search	src/fpu/tb/flexfloat/src/flexfloat.c	/^void * ht_search(HashSlot* hashArray, uint32_t hashIndex, uint32_t key, uint32_t arraySize) {$/;"	f
htif_base_addr	tb/dromajo/src/machine.h	/^    uint64_t htif_base_addr;$/;"	m	struct:__anon72
htif_tohost_addr	tb/dromajo/src/riscv_machine.h	/^    uint64_t htif_tohost_addr;$/;"	m	struct:RISCVMachine
htot	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int htot;$/;"	m	struct:__anon24
htot	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int htot;$/;"	m	struct:text_display
htot	src/PAPER_hw/sw/common/ah_video.h	/^  int htot;$/;"	m	struct:vid_timings
i	tb/riscv-isa-sim/riscv/rocc.h	/^  insn_t i;$/;"	m	union:rocc_insn_union_t
i32_fromNaN	tb/riscv-isa-sim/softfloat/specialize.h	63;"	d
i32_fromNegOverflow	tb/riscv-isa-sim/softfloat/specialize.h	62;"	d
i32_fromPosOverflow	tb/riscv-isa-sim/softfloat/specialize.h	61;"	d
i32_to_f128	tb/riscv-isa-sim/softfloat/i32_to_f128.c	/^float128_t i32_to_f128( int32_t a )$/;"	f
i32_to_f16	tb/riscv-isa-sim/softfloat/i32_to_f16.c	/^float16_t i32_to_f16( int32_t a )$/;"	f
i32_to_f32	tb/riscv-isa-sim/softfloat/i32_to_f32.c	/^float32_t i32_to_f32( int32_t a )$/;"	f
i32_to_f64	tb/riscv-isa-sim/softfloat/i32_to_f64.c	/^float64_t i32_to_f64( int32_t a )$/;"	f
i440fx_init	tb/dromajo/src/pci.cpp	/^I440FXState *i440fx_init(PCIBus **pbus, int *ppiix3_devfn,$/;"	f
i440fx_map_interrupts	tb/dromajo/src/pci.cpp	/^void i440fx_map_interrupts(I440FXState *s, uint8_t *elcr,$/;"	f
i440fx_read_addr	tb/dromajo/src/pci.cpp	/^static uint32_t i440fx_read_addr(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
i440fx_read_data	tb/dromajo/src/pci.cpp	/^static uint32_t i440fx_read_data(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
i440fx_set_irq	tb/dromajo/src/pci.cpp	/^static void i440fx_set_irq(void *opaque, int irq_num, int irq_level)$/;"	f	file:
i440fx_write_addr	tb/dromajo/src/pci.cpp	/^static void i440fx_write_addr(void *opaque, uint32_t offset,$/;"	f	file:
i440fx_write_data	tb/dromajo/src/pci.cpp	/^static void i440fx_write_data(void *opaque, uint32_t offset,$/;"	f	file:
i64_fromNaN	tb/riscv-isa-sim/softfloat/specialize.h	74;"	d
i64_fromNegOverflow	tb/riscv-isa-sim/softfloat/specialize.h	73;"	d
i64_fromPosOverflow	tb/riscv-isa-sim/softfloat/specialize.h	72;"	d
i64_to_f128	tb/riscv-isa-sim/softfloat/i64_to_f128.c	/^float128_t i64_to_f128( int64_t a )$/;"	f
i64_to_f16	tb/riscv-isa-sim/softfloat/i64_to_f16.c	/^float16_t i64_to_f16( int64_t a )$/;"	f
i64_to_f32	tb/riscv-isa-sim/softfloat/i64_to_f32.c	/^float32_t i64_to_f32( int64_t a )$/;"	f
i64_to_f64	tb/riscv-isa-sim/softfloat/i64_to_f64.c	/^float64_t i64_to_f64( int64_t a )$/;"	f
i_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t i_imm() { return int64_t(b) >> 20; }$/;"	f	class:insn_t
icache	tb/riscv-isa-sim/riscv/mmu.h	/^  icache_entry_t icache[ICACHE_ENTRIES];$/;"	m	class:mmu_t
icache_entry_t	tb/riscv-isa-sim/riscv/mmu.h	/^struct icache_entry_t {$/;"	s
icache_index	tb/riscv-isa-sim/riscv/mmu.h	/^  inline size_t icache_index(reg_t addr)$/;"	f	class:mmu_t
icache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  icache_sim_t(const char* config) : cache_memtracer_t(config, "I$") {}$/;"	f	class:icache_sim_t
icache_sim_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class icache_sim_t : public cache_memtracer_t$/;"	c
id	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t id;$/;"	m	class:processor_t
idcode	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^  static const unsigned idcode = 0xdeadbeef;$/;"	m	class:jtag_dtm_t
idle	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::idle()$/;"	f	class:sim_t
idx_shift	tb/riscv-isa-sim/riscv/cachesim.h	/^  size_t idx_shift;$/;"	m	class:cache_sim_t
idxbits	tb/riscv-isa-sim/riscv/mmu.h	/^  int idxbits;$/;"	m	struct:vm_info
ie	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t ie;$/;"	m	struct:SiFiveUARTState	file:
ier	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t  		   ier;          \/\/ interrupt enable register  (0x04)$/;"	m	struct:DW_apb_uart_state
ier	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t ier;$/;"	m	class:uart_t
if_mode	src/PAPER_hw/sw/common/ah_video.h	/^  interface_mode if_mode;$/;"	m	struct:adv_config
ifname	tb/dromajo/src/machine.h	/^    char *ifname;$/;"	m	struct:__anon71
ignore_sbi_shutdown	tb/dromajo/src/riscv_cpu.h	/^    bool ignore_sbi_shutdown;$/;"	m	struct:RISCVCPUState
iic_drv	src/PAPER_hw/sw/i2c/iic_drv.h	/^struct iic_drv {$/;"	s
iic_quit	src/PAPER_hw/sw/i2c/iic_drv.h	/^  bool (*iic_quit)(void);$/;"	m	struct:iic_drv
iic_read	src/PAPER_hw/sw/i2c/iic_drv.h	/^  bool (*iic_read)(uint8_t device_addr, uint8_t addr, uint8_t * data, uint8_t len);$/;"	m	struct:iic_drv
iic_setup	src/PAPER_hw/sw/i2c/iic_drv.h	/^  bool (*iic_setup)(void);$/;"	m	struct:iic_drv
iic_sw	src/PAPER_hw/sw/text_disp/text_disp.h	/^  struct iic_drv * iic_sw;$/;"	m	struct:text_disp	typeref:struct:text_disp::iic_drv
iic_write	src/PAPER_hw/sw/i2c/iic_drv.h	/^  bool (*iic_write)(uint8_t device_addr, uint8_t addr, const uint8_t * data, uint8_t len);$/;"	m	struct:iic_drv
iic_write_batch	src/PAPER_hw/sw/i2c/iic_drv.h	/^  bool (*iic_write_batch)(uint8_t device_addr, const uint8_t * addrs, const uint8_t * data, uint8_t len);$/;"	m	struct:iic_drv
iid	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t  		   iid;          \/\/ interrupt identity register(0x08)$/;"	m	struct:DW_apb_uart_state
illegal_instruction	tb/riscv-isa-sim/riscv/extension.cc	/^void extension_t::illegal_instruction()$/;"	f	class:extension_t
illegal_instruction	tb/riscv-isa-sim/riscv/processor.cc	/^reg_t illegal_instruction(processor_t* p, insn_t insn, reg_t pc)$/;"	f
imm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} imm;$/;"	v	typeref:struct:__anon96
imm_sign	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t imm_sign() { return xs(63, 1); }$/;"	f	class:insn_t
impebreak	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool impebreak;$/;"	m	struct:__anon132
in_16	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline uint16_t in_16(uint64_t addr) {$/;"	f
in_32	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline uint32_t in_32(uint64_t addr) {$/;"	f
in_8	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline uint8_t in_8(uint64_t addr) {$/;"	f
inc	src/pmp/Makefile	/^inc = $(wildcard include\/*.sv)$/;"	m
inc-path	tb/tb_serdiv/Makefile	/^inc-path     := $(shell pwd)\/hdl\/$/;"	m
inc-path	tb/tb_wb_dcache/Makefile	/^inc-path     := $(shell pwd)\/hdl\/$/;"	m
inc-path	tb/tb_wt_dcache/Makefile	/^inc-path     := $(shell pwd)\/hdl\/$/;"	m
incRRPV	tb/dromajo/src/LiveCacheCore.h	/^  void incRRPV() {$/;"	f	class:StateGeneric
incdir	Makefile	/^incdir := src\/common_cells\/include\/ src\/PAPER_hw\/ips\/axi\/include\/$/;"	m
increment	tb/riscv-isa-sim/riscv/clint.cc	/^void clint_t::increment(reg_t inc)$/;"	f	class:clint_t
index	tb/riscv-isa-sim/riscv/mmu.h	/^    int index;$/;"	m	class:trigger_matched_t
indexMultiword	tb/riscv-isa-sim/softfloat/primitiveTypes.h	66;"	d
indexMultiword	tb/riscv-isa-sim/softfloat/primitiveTypes.h	77;"	d
indexMultiwordHi	tb/riscv-isa-sim/softfloat/primitiveTypes.h	67;"	d
indexMultiwordHi	tb/riscv-isa-sim/softfloat/primitiveTypes.h	78;"	d
indexMultiwordHiBut	tb/riscv-isa-sim/softfloat/primitiveTypes.h	69;"	d
indexMultiwordHiBut	tb/riscv-isa-sim/softfloat/primitiveTypes.h	80;"	d
indexMultiwordLo	tb/riscv-isa-sim/softfloat/primitiveTypes.h	68;"	d
indexMultiwordLo	tb/riscv-isa-sim/softfloat/primitiveTypes.h	79;"	d
indexMultiwordLoBut	tb/riscv-isa-sim/softfloat/primitiveTypes.h	70;"	d
indexMultiwordLoBut	tb/riscv-isa-sim/softfloat/primitiveTypes.h	81;"	d
indexWord	tb/riscv-isa-sim/softfloat/primitiveTypes.h	63;"	d
indexWord	tb/riscv-isa-sim/softfloat/primitiveTypes.h	74;"	d
indexWordHi	tb/riscv-isa-sim/softfloat/primitiveTypes.h	64;"	d
indexWordHi	tb/riscv-isa-sim/softfloat/primitiveTypes.h	75;"	d
indexWordLo	tb/riscv-isa-sim/softfloat/primitiveTypes.h	65;"	d
indexWordLo	tb/riscv-isa-sim/softfloat/primitiveTypes.h	76;"	d
inf	src/fpu/tb/flexfloat/test/NanInf.cpp	23;"	d	file:
info	tb/dromajo/src/riscv_cpu.h	/^    RISCVCTFInfo info;$/;"	m	struct:RISCVCPUState
info_arch	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]";$/;"	v
info_arch	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]";$/;"	v
info_compiler	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]";$/;"	v
info_compiler	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]";$/;"	v
info_cray	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const *info_cray = "INFO" ":" "compiler_wrapper[CrayPrgEnv]";$/;"	v
info_cray	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const *info_cray = "INFO" ":" "compiler_wrapper[CrayPrgEnv]";$/;"	v
info_language_dialect_default	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^const char* info_language_dialect_default =$/;"	v
info_language_dialect_default	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^const char* info_language_dialect_default = "INFO" ":" "dialect_default["$/;"	v
info_platform	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]";$/;"	v
info_platform	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]";$/;"	v
info_simulate	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const* info_simulate = "INFO" ":" "simulate[" SIMULATE_ID "]";$/;"	v
info_simulate	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const* info_simulate = "INFO" ":" "simulate[" SIMULATE_ID "]";$/;"	v
info_simulate_version	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const info_simulate_version[] = {$/;"	v
info_simulate_version	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const info_simulate_version[] = {$/;"	v
info_version	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const info_version[] = {$/;"	v
info_version	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const info_version[] = {$/;"	v
info_version_internal	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const info_version_internal[] = {$/;"	v
info_version_internal	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const info_version_internal[] = {$/;"	v
init	tb/riscv-isa-sim/riscv/cachesim.cc	/^void cache_sim_t::init()$/;"	f	class:cache_sim_t
init_detectTininess	tb/riscv-isa-sim/softfloat/specialize.h	52;"	d
init_dromajo	tb/dpi/dromajo_cosim_dpi.cc	/^extern "C" void init_dromajo(char* cfg_f_name) {$/;"	f
init_list_head	tb/dromajo/src/list.h	/^static inline void init_list_head(struct list_head *head)$/;"	f
init_sd	fpga/src/bootrom/src/sd.c	/^int init_sd()$/;"	f
init_sd	fpga/src/paper_test/src/sd.c	/^int init_sd()$/;"	f
init_sd	openpiton/bootrom/linux/src/sd.c	/^int init_sd()$/;"	f
init_text_disp	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void init_text_disp(struct text_display * d, const char * font_file) {$/;"	f
init_uart	fpga/src/bootrom/src/uart.c	/^void init_uart(uint32_t freq, uint32_t baud)$/;"	f
init_uart	fpga/src/paper_test/src/uart.c	/^void init_uart(uint32_t freq, uint32_t baud)$/;"	f
init_uart	openpiton/bootrom/linux/src/uart.c	/^void init_uart(uint32_t freq, uint32_t baud)$/;"	f
initialize	tb/dromajo/src/LiveCacheCore.h	/^  void initialize(void *c) {$/;"	f	class:StateGeneric
input_device	tb/dromajo/src/machine.h	/^    char *input_device; \/* NULL means no input *\/$/;"	m	struct:__anon72
insn	tb/riscv-isa-sim/riscv/mmu.h	/^  insn_t insn;$/;"	m	struct:insn_fetch_t
insn_bits_t	tb/riscv-isa-sim/riscv/decode.h	/^typedef uint64_t insn_bits_t;$/;"	t
insn_counter	tb/dromajo/src/riscv_cpu.h	/^    uint64_t insn_counter; \/\/ Simulator internal$/;"	m	struct:RISCVCPUState
insn_desc_t	tb/riscv-isa-sim/riscv/processor.h	/^struct insn_desc_t$/;"	s
insn_fetch_t	tb/riscv-isa-sim/riscv/mmu.h	/^struct insn_fetch_t$/;"	s
insn_func_t	tb/riscv-isa-sim/riscv/processor.h	/^typedef reg_t (*insn_func_t)(processor_t*, insn_t, reg_t);$/;"	t
insn_length	tb/riscv-isa-sim/riscv/decode.h	57;"	d
insn_t	tb/riscv-isa-sim/riscv/decode.h	/^  insn_t(insn_bits_t bits) : b(bits) {}$/;"	f	class:insn_t
insn_t	tb/riscv-isa-sim/riscv/decode.h	/^class insn_t$/;"	c
instr	tb/dpi/sim_spike.h	/^  uint32_t instr;$/;"	m	struct:__anon28
instructions	tb/riscv-isa-sim/riscv/processor.h	/^  std::vector<insn_desc_t> instructions;$/;"	m	class:processor_t
int128_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef __int128 int128_t;$/;"	t
int128_t	tb/dromajo/src/cutils.h	/^typedef __int128 int128_t;$/;"	t
int16_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef signed __int16 int16_t;$/;"	t
int32_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef signed __int32 int32_t;$/;"	t
int64	tb/dromajo/src/json.h	/^        int64_t int64;$/;"	m	union:JSONValue::__anon65
int64_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef signed __int64 int64_t;$/;"	t
int8_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef signed __int8 int8_t;$/;"	t
int_status	tb/dromajo/src/virtio.cpp	/^    uint32_t int_status;$/;"	m	struct:VIRTIODevice	file:
int_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef int128_t int_t;$/;"	t
int_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef int32_t int_t;$/;"	t
int_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef int64_t int_t;$/;"	t
interactive	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive()$/;"	f	class:sim_t
interactive_freg	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_freg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregd	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_fregd(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_fregs	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_fregs(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_help	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_help(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_mem	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_mem(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_pc	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_pc(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_quit	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_quit(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_reg	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_reg(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_run(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_run_noisy	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_run_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_run_silent	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_run_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_str	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_str(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_until(const std::string& cmd, const std::vector<std::string>& args, bool noisy)$/;"	f	class:sim_t
interactive_until_noisy	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_until_noisy(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interactive_until_silent	tb/riscv-isa-sim/riscv/interactive.cc	/^void sim_t::interactive_until_silent(const std::string& cmd, const std::vector<std::string>& args)$/;"	f	class:sim_t
interested_in_range	tb/riscv-isa-sim/riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:dcache_sim_t
interested_in_range	tb/riscv-isa-sim/riscv/cachesim.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:icache_sim_t
interested_in_range	tb/riscv-isa-sim/riscv/memtracer.h	/^  bool interested_in_range(uint64_t begin, uint64_t end, access_type type)$/;"	f	class:memtracer_list_t
interface_mode	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {HDMI, DVI} interface_mode;$/;"	t	typeref:enum:__anon19
internals_h	tb/riscv-isa-sim/softfloat/internals.h	38;"	d
interpol_order	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {ZERO, ONE} interpol_order;$/;"	t	typeref:enum:__anon18
intp_ord	src/PAPER_hw/sw/common/ah_video.h	/^  interpol_order intp_ord;$/;"	m	struct:adv_config
intx_t	tb/dromajo/src/dromajo_template.h	1883;"	d
intx_t	tb/dromajo/src/dromajo_template.h	44;"	d
intx_t	tb/dromajo/src/dromajo_template.h	47;"	d
intx_t	tb/dromajo/src/dromajo_template.h	50;"	d
invalid_pc	tb/riscv-isa-sim/riscv/decode.h	227;"	d
invalidate	tb/dromajo/src/LiveCache.h	/^    void invalidate() {$/;"	f	class:LiveCache::CState
invalidate	tb/dromajo/src/LiveCacheCore.h	/^  virtual void invalidate() {$/;"	f	class:StateGeneric
io_regions	tb/dromajo/src/pci.cpp	/^    PCIIORegion io_regions[PCI_NUM_REGIONS];$/;"	m	struct:PCIDevice	file:
ioprio	tb/dromajo/src/virtio.cpp	/^    uint32_t ioprio;$/;"	m	struct:__anon36	file:
ip	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t ip;$/;"	m	struct:SiFiveUARTState	file:
ip-dir	fpga/Makefile	/^ip-dir := xilinx$/;"	m
ips	fpga/Makefile	/^ips := $(addprefix $(work-dir)\/, $(ips))$/;"	m
ips	fpga/Makefile	/^ips := xlnx_axi_clock_converter.xci  \\$/;"	m
ips-target	fpga/Makefile	/^ips-target := $(join $(addsuffix \/ip\/, $(addprefix $(ip-dir)\/, $(basename $(ips)))), $(ips))$/;"	m
ir	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    uint32_t ir;$/;"	m	class:jtag_dtm_t
ir_length	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    const unsigned ir_length = 5;$/;"	m	class:jtag_dtm_t
irand	tb/dromajo/src/LiveCacheCore.h	/^  uint16_t          irand;$/;"	m	class:CacheAssoc
irq	tb/dromajo/src/dw_apb_uart.h	/^    uint32_t               irq;$/;"	m	struct:DW_apb_uart_state
irq	tb/dromajo/src/pci.cpp	/^    IRQSignal irq[4];$/;"	m	struct:PCIBus	file:
irq	tb/dromajo/src/pci.cpp	/^    IRQSignal irq[4];$/;"	m	struct:PCIDevice	file:
irq	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t irq;$/;"	m	struct:SiFiveUARTState	file:
irq	tb/dromajo/src/virtio.cpp	/^    IRQSignal *irq;$/;"	m	struct:VIRTIODevice	file:
irq	tb/dromajo/src/virtio.h	/^    IRQSignal *irq;$/;"	m	struct:__anon30
irq_init	tb/dromajo/src/iomem.cpp	/^void irq_init(IRQSignal *irq, SetIRQFunc *set_irq, void *opaque, int irq_num)$/;"	f
irq_num	tb/dromajo/src/iomem.h	/^    int irq_num;$/;"	m	struct:__anon49
irq_state	tb/dromajo/src/pci.cpp	/^    uint32_t irq_state[4][8]; \/* one bit per device *\/$/;"	m	struct:PCIBus	file:
isBoxedF32	tb/riscv-isa-sim/riscv/decode.h	230;"	d
isBoxedF64	tb/riscv-isa-sim/riscv/decode.h	232;"	d
isInvalid	tb/dromajo/src/LiveCache.h	/^    bool isInvalid() const {$/;"	f	class:LiveCache::CState
isModified	tb/dromajo/src/LiveCache.h	/^    bool isModified() const {$/;"	f	class:LiveCache::CState
isNaNExtF80UI	tb/riscv-isa-sim/softfloat/internals.h	154;"	d
isNaNF128	tb/riscv-isa-sim/riscv/decode.h	250;"	d
isNaNF128UI	tb/riscv-isa-sim/softfloat/internals.h	185;"	d
isNaNF16UI	tb/riscv-isa-sim/softfloat/internals.h	92;"	d
isNaNF32UI	tb/riscv-isa-sim/softfloat/internals.h	113;"	d
isNaNF64UI	tb/riscv-isa-sim/softfloat/internals.h	134;"	d
isValid	tb/dromajo/src/LiveCache.h	/^    bool isValid() const {$/;"	f	class:LiveCache::CState
isValid	tb/dromajo/src/LiveCacheCore.h	/^  virtual bool isValid() const {$/;"	f	class:StateGeneric
is_amo	tb/dromajo/src/dromajo_cosim.cpp	/^static inline bool is_amo(uint32_t insn)$/;"	f	file:
is_dir	tb/dromajo/src/fs_disk.cpp	/^    BOOL is_dir;$/;"	m	struct:FSFile	file:
is_dirty_enabled	tb/riscv-isa-sim/riscv/mmu.h	/^  int is_dirty_enabled()$/;"	f	class:mmu_t
is_fp	tb/dpi/sim_spike.h	/^  char     is_fp;$/;"	m	struct:__anon28
is_ident_first	tb/dromajo/src/json.cpp	/^static inline BOOL is_ident_first(int c)$/;"	f	file:
is_misaligned_enabled	tb/riscv-isa-sim/riscv/mmu.h	/^  int is_misaligned_enabled()$/;"	f	class:mmu_t
is_mmio_load	tb/dromajo/src/dromajo_cosim.cpp	/^static inline bool is_mmio_load(RISCVCPUState *s,$/;"	f	file:
is_opened	tb/dromajo/src/fs_disk.cpp	/^    BOOL is_opened;$/;"	m	struct:FSFile	file:
is_ram	tb/dromajo/src/iomem.h	/^    BOOL is_ram;$/;"	m	struct:__anon48
is_store_conditional	tb/dromajo/src/dromajo_cosim.cpp	/^static bool is_store_conditional(uint32_t insn)$/;"	f	file:
is_transmit_empty	fpga/src/bootrom/src/uart.c	/^int is_transmit_empty()$/;"	f
is_transmit_empty	fpga/src/paper_test/src/uart.c	/^int is_transmit_empty()$/;"	f
is_transmit_empty	openpiton/bootrom/linux/src/uart.c	/^int is_transmit_empty()$/;"	f
isa_string	tb/riscv-isa-sim/riscv/processor.h	/^  std::string isa_string;$/;"	m	class:processor_t
isnan_sf	tb/dromajo/src/softfp_template.h	/^BOOL isnan_sf(F_UINT a)$/;"	f
isnan_sf	tb/dromajo/src/softfp_template.h	1154;"	d
isnan_sf	tb/dromajo/src/softfp_template.h	79;"	d
ispowerof2	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^bool ispowerof2(unsigned int x) {$/;"	f
ispwroftwo	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^ bool ispwroftwo(int a, int b) {$/;"	f
issignan_sf	tb/dromajo/src/softfp_template.h	/^BOOL issignan_sf(F_UINT a)$/;"	f
issignan_sf	tb/dromajo/src/softfp_template.h	1153;"	d
issignan_sf	tb/dromajo/src/softfp_template.h	78;"	d
isspace_nolf	tb/dromajo/src/fs_utils.h	/^static inline BOOL isspace_nolf(int c)$/;"	f
iterateNormalRange	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^double IEEEHelper::iterateNormalRange(int ie, int im)$/;"	f	class:IEEEHelper
iterateSubnormalRange	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^double IEEEHelper::iterateSubnormalRange(int im)$/;"	f	class:IEEEHelper
iterate_core	tb/dromajo/src/dromajo.cpp	/^int iterate_core(RISCVMachine *m, int hartid)$/;"	f
jal	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t jal(unsigned int rd, uint32_t imm) {$/;"	f
jpg2fb	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^struct frbuf * jpg2fb (const char * fn) {$/;"	f
json_array_get	tb/dromajo/src/json.cpp	/^JSONValue json_array_get(JSONValue val, int idx)$/;"	f
json_array_new	tb/dromajo/src/json.cpp	/^JSONValue json_array_new(void)$/;"	f
json_array_set	tb/dromajo/src/json.cpp	/^int json_array_set(JSONValue val, int idx, JSONValue prop_val)$/;"	f
json_bool_new	tb/dromajo/src/json.h	/^static inline JSONValue json_bool_new(BOOL v)$/;"	f
json_error_new	tb/dromajo/src/json.cpp	/^JSONValue __attribute__((format(printf, 1, 2))) json_error_new(const char *fmt, ...)$/;"	f
json_free	tb/dromajo/src/json.cpp	/^void json_free(JSONValue val)$/;"	f
json_get_error	tb/dromajo/src/json.cpp	/^const char *json_get_error(JSONValue val)$/;"	f
json_get_str	tb/dromajo/src/json.cpp	/^const char *json_get_str(JSONValue val)$/;"	f
json_int64_new	tb/dromajo/src/json.h	/^static inline JSONValue json_int64_new(int64_t v)$/;"	f
json_is_error	tb/dromajo/src/json.h	/^static inline BOOL json_is_error(JSONValue val)$/;"	f
json_is_undefined	tb/dromajo/src/json.h	/^static inline BOOL json_is_undefined(JSONValue val)$/;"	f
json_null_new	tb/dromajo/src/json.h	/^static inline JSONValue json_null_new(void)$/;"	f
json_object_get	tb/dromajo/src/json.cpp	/^JSONValue json_object_get(JSONValue val, const char *name)$/;"	f
json_object_get2	tb/dromajo/src/json.cpp	/^static JSONProperty *json_object_get2(JSONObject *obj, const char *name)$/;"	f	file:
json_object_new	tb/dromajo/src/json.cpp	/^JSONValue json_object_new(void)$/;"	f
json_object_set	tb/dromajo/src/json.cpp	/^int json_object_set(JSONValue val, const char *name, JSONValue prop_val)$/;"	f
json_parse_value	tb/dromajo/src/json.cpp	/^JSONValue json_parse_value(const char *p)$/;"	f
json_parse_value2	tb/dromajo/src/json.cpp	/^JSONValue json_parse_value2(const char **pp)$/;"	f
json_parse_value_len	tb/dromajo/src/json.cpp	/^JSONValue json_parse_value_len(const char *p, int len)$/;"	f
json_string_new	tb/dromajo/src/json.cpp	/^JSONValue json_string_new(const char *str)$/;"	f
json_string_new2	tb/dromajo/src/json.cpp	/^JSONValue json_string_new2(const char *str, int len)$/;"	f
json_undefined_new	tb/dromajo/src/json.h	/^static inline JSONValue json_undefined_new(void)$/;"	f
jtag	tb/dpi/SimJTAG.cc	/^remote_bitbang_t* jtag;$/;"	v
jtag_dtm_t	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^jtag_dtm_t::jtag_dtm_t(debug_module_t *dm) :$/;"	f	class:jtag_dtm_t
jtag_dtm_t	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^class jtag_dtm_t$/;"	c
jtag_state_t	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^} jtag_state_t;$/;"	t	typeref:enum:__anon129
jtag_tick	tb/dpi/SimJTAG.cc	/^extern "C" int jtag_tick$/;"	f
jump_target	tb/riscv-isa-sim/spike_main/disasm.cc	/^} jump_target;$/;"	v	typeref:struct:__anon101
k_LRU	tb/dromajo/src/LiveCacheCore.h	437;"	d
k_LRUp	tb/dromajo/src/LiveCacheCore.h	438;"	d
k_RANDOM	tb/dromajo/src/LiveCacheCore.h	436;"	d
kerbin_dcache_flush	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static void kerbin_dcache_flush(void) {$/;"	f	file:
kerbin_dr_init	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_dr_init(void) {$/;"	f	file:
kerbin_iic_drv	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^const struct iic_drv kerbin_iic_drv = {$/;"	v	typeref:struct:iic_drv
kerbin_iic_get_ack	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static uint8_t kerbin_iic_get_ack(void) {$/;"	f	file:
kerbin_iic_get_rx	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static uint8_t kerbin_iic_get_rx(void) {$/;"	f	file:
kerbin_iic_get_status	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static uint8_t kerbin_iic_get_status(void) {$/;"	f	file:
kerbin_iic_quit	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static bool kerbin_iic_quit(void) {$/;"	f	file:
kerbin_iic_read	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static bool kerbin_iic_read(uint8_t device_addr, uint8_t addr, uint8_t * data, uint8_t len) {$/;"	f	file:
kerbin_iic_setup	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static bool kerbin_iic_setup(void) {$/;"	f	file:
kerbin_iic_write	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static bool kerbin_iic_write(uint8_t device_addr, uint8_t addr, const uint8_t * data, uint8_t len) {$/;"	f	file:
kerbin_iic_write_batch	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static bool kerbin_iic_write_batch(uint8_t device_addr, const uint8_t * addrs, const uint8_t * data, uint8_t len) {$/;"	f	file:
kerbin_iic_write_command	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static void kerbin_iic_write_command(uint8_t cmd) {$/;"	f	file:
kerbin_iic_write_control	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static void kerbin_iic_write_control(uint8_t ctrl) {$/;"	f	file:
kerbin_iic_write_cpr	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static void kerbin_iic_write_cpr(uint16_t cpr) {$/;"	f	file:
kerbin_iic_write_tx	src/PAPER_hw/sw/kerbin/kerbin_iic_drv.c	/^static void kerbin_iic_write_tx(uint8_t data) {$/;"	f	file:
kerbin_pwr_ah	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_pwr_ah(bool on) {$/;"	f	file:
kerbin_set_ah_mode	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_set_ah_mode(struct text_disp * d) {$/;"	f	file:
kerbin_td	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^const struct text_driver kerbin_td = {$/;"	v	typeref:struct:text_driver
kerbin_update_cursor	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_update_cursor(struct text_disp * d) {$/;"	f	file:
kerbin_update_pntr	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_update_pntr(struct text_disp * d) {$/;"	f	file:
kerbin_update_txtparams	src/PAPER_hw/sw/kerbin/kerbin_text_drv.c	/^static bool kerbin_update_txtparams(struct text_disp * d) {$/;"	f	file:
key	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint32_t key;$/;"	m	struct:__anon11
keyboard_dev	tb/dromajo/src/riscv_machine.h	/^    VIRTIODevice *keyboard_dev;$/;"	m	struct:RISCVMachine
kill_soon	tb/dpi/dromajo_cosim_dpi.cc	/^bool kill_soon = false;$/;"	v
last_avail_idx	tb/dromajo/src/virtio.cpp	/^    uint16_t last_avail_idx;$/;"	m	struct:__anon33	file:
last_bits	tb/riscv-isa-sim/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
last_comp_version	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t last_comp_version; \/* <= 17 *\/$/;"	m	struct:fdt_header	file:
last_insn	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t last_insn;$/;"	m	struct:state_t
last_inst_flen	tb/riscv-isa-sim/riscv/processor.h	/^  int last_inst_flen;$/;"	m	struct:state_t
last_inst_priv	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t last_inst_priv;$/;"	m	struct:state_t
last_inst_xlen	tb/riscv-isa-sim/riscv/processor.h	/^  int last_inst_xlen;$/;"	m	struct:state_t
last_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t last_lba; \/\/! inclusive$/;"	m	struct:partition_entries
last_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t last_lba; \/\/! inclusive$/;"	m	struct:partition_entries
last_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t last_lba; \/\/! inclusive$/;"	m	struct:partition_entries
last_pc	tb/riscv-isa-sim/riscv/processor.h	/^  uint64_t last_pc, last_bits, executions;$/;"	m	class:processor_t
last_usable_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t last_usable_lba;$/;"	m	struct:gpt_pth
last_usable_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t last_usable_lba;$/;"	m	struct:gpt_pth
last_usable_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t last_usable_lba;$/;"	m	struct:gpt_pth
launch_alternate_executable	tb/dromajo/src/dromajo_main.cpp	/^void launch_alternate_executable(char **argv)$/;"	f
lb	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t lb(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lcr	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t  		   lcr;          \/\/ line control register      (0x0c)$/;"	m	struct:DW_apb_uart_state
lcr	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t lcr;$/;"	m	class:uart_t
ld	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t ld(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
left	src/PAPER_hw/sw/text_disp/text_disp.h	/^enum cursor_dir { up, down, left, right };$/;"	e	enum:cursor_dir
legalize_privilege	tb/riscv-isa-sim/riscv/processor.cc	/^reg_t processor_t::legalize_privilege(reg_t prv)$/;"	f	class:processor_t
len	tb/dromajo/src/json.h	/^    int len;$/;"	m	struct:JSONArray
len	tb/dromajo/src/json.h	/^    int len;$/;"	m	struct:JSONObject
len	tb/dromajo/src/json.h	/^    int len;$/;"	m	struct:__anon64
len	tb/dromajo/src/machine.h	/^    int len;$/;"	m	struct:__anon68
len	tb/dromajo/src/virtio.cpp	/^    uint32_t len;$/;"	m	struct:__anon34	file:
len	tb/riscv-isa-sim/riscv/devices.h	/^  size_t len;$/;"	m	class:mem_t
length	tb/dromajo/src/fs.h	/^    uint64_t length;$/;"	m	struct:__anon61
length	tb/riscv-isa-sim/riscv/decode.h	/^  int length() { return insn_length(b); }$/;"	f	class:insn_t
less	tb/riscv-isa-sim/riscv/insns/fmin_d.h	/^bool less = f64_lt_quiet(f64(FRS1), f64(FRS2)) ||$/;"	v
less	tb/riscv-isa-sim/riscv/insns/fmin_q.h	/^bool less = f128_lt_quiet(f128(FRS1), f128(FRS2)) ||$/;"	v
less	tb/riscv-isa-sim/riscv/insns/fmin_s.h	/^bool less = f32_lt_quiet(f32(FRS1), f32(FRS2)) ||$/;"	v
levels	tb/riscv-isa-sim/riscv/mmu.h	/^  int levels;$/;"	m	struct:vm_info
lfsr	tb/riscv-isa-sim/riscv/cachesim.h	/^  lfsr_t lfsr;$/;"	m	class:cache_sim_t
lfsr_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  lfsr_t() : reg(1) {}$/;"	f	class:lfsr_t
lfsr_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  lfsr_t(const lfsr_t& lfsr) : reg(lfsr.reg) {}$/;"	f	class:lfsr_t
lfsr_t	tb/riscv-isa-sim/riscv/cachesim.h	/^class lfsr_t$/;"	c
lh	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t lh(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
lhs	tb/riscv-isa-sim/riscv/insns/div.h	/^  WRITE_RD(lhs);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/div.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/divu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/divuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/divw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/rem.h	/^  WRITE_RD(lhs);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/rem.h	/^sreg_t lhs = sext_xlen(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/remu.h	/^reg_t lhs = zext_xlen(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/remuw.h	/^reg_t lhs = zext32(RS1);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/remw.h	/^  WRITE_RD(lhs);$/;"	v
lhs	tb/riscv-isa-sim/riscv/insns/remw.h	/^sreg_t lhs = sext32(RS1);$/;"	v
library	Makefile	/^library        ?= work$/;"	m
library	src/pmp/Makefile	/^library        ?= work$/;"	m
library	tb/tb_cva6_icache/Makefile	/^library      ?= work$/;"	m
library	tb/tb_serdiv/Makefile	/^library      ?= work$/;"	m
library	tb/tb_wb_dcache/Makefile	/^library      ?= work$/;"	m
library	tb/tb_wt_dcache/Makefile	/^library      ?= work$/;"	m
likely	tb/dromajo/src/cutils.h	46;"	d
likely	tb/riscv-isa-sim/riscv/common.h	6;"	d
lineCount	tb/dromajo/src/LiveCache.h	/^  uint64_t lineCount;$/;"	m	class:LiveCache
lineSize	tb/dromajo/src/LiveCache.h	/^  int32_t  lineSize;$/;"	m	class:LiveCache
lineSize	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t lineSize;$/;"	m	class:CacheGeneric
lineSizeBits	tb/dromajo/src/LiveCache.h	/^  int32_t  lineSizeBits;$/;"	m	class:LiveCache
linesz	tb/riscv-isa-sim/riscv/cachesim.h	/^  size_t linesz;$/;"	m	class:cache_sim_t
link	tb/dromajo/src/virtio.cpp	/^    struct list_head link;$/;"	m	struct:__anon39	typeref:struct:__anon39::list_head	file:
list	tb/riscv-isa-sim/riscv/memtracer.h	/^  std::vector<memtracer_t*> list;$/;"	m	class:memtracer_list_t
list_add	tb/dromajo/src/list.h	/^static inline void list_add(struct list_head *el, struct list_head *head)$/;"	f
list_add_tail	tb/dromajo/src/list.h	/^static inline void list_add_tail(struct list_head *el, struct list_head *head)$/;"	f
list_del	tb/dromajo/src/list.h	/^static inline void list_del(struct list_head *el)$/;"	f
list_empty	tb/dromajo/src/list.h	/^static inline int list_empty(struct list_head *el)$/;"	f
list_entry	tb/dromajo/src/list.h	48;"	d
list_for_each	tb/dromajo/src/list.h	95;"	d
list_for_each_prev	tb/dromajo/src/list.h	102;"	d
list_for_each_prev_safe	tb/dromajo/src/list.h	105;"	d
list_for_each_safe	tb/dromajo/src/list.h	98;"	d
list_head	tb/dromajo/src/list.h	/^struct list_head {$/;"	s
list_incdir	Makefile	/^list_incdir := $(foreach dir, ${incdir}, +incdir+$(dir))$/;"	m
list_incdir	tb/tb_wb_dcache/Makefile	/^list_incdir := $(foreach dir, ${incdir}, +incdir+$(dir))$/;"	m
llc	tb/dromajo/src/riscv_machine.h	/^    LiveCache *llc;$/;"	m	struct:RISCVMachine
lo	tb/dromajo/src/riscv_cpu.h	/^        uint64_t lo, hi; \/\/ [lo; hi)  NB: not inclusive$/;"	m	struct:RISCVCPUState::pmp_addr
load	tb/riscv-isa-sim/riscv/clint.cc	/^bool clint_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:clint_t
load	tb/riscv-isa-sim/riscv/debug_module.cc	/^bool debug_module_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:debug_module_t
load	tb/riscv-isa-sim/riscv/devices.cc	/^bool bus_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:bus_t
load	tb/riscv-isa-sim/riscv/devices.h	/^  bool load(reg_t addr, size_t len, uint8_t* bytes) { return false; }$/;"	f	class:mem_t
load	tb/riscv-isa-sim/riscv/dump.cc	/^bool dump_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:dump_t
load	tb/riscv-isa-sim/riscv/processor.cc	/^bool processor_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:processor_t
load	tb/riscv-isa-sim/riscv/processor.h	/^  bool load;$/;"	m	struct:__anon126
load	tb/riscv-isa-sim/riscv/rom.cc	/^bool rom_device_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:rom_device_t
load	tb/riscv-isa-sim/riscv/uart.cc	/^bool uart_t::load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:uart_t
load_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} load_address;$/;"	v	typeref:struct:__anon85
load_bootrom	tb/dromajo/src/riscv_machine.cpp	/^static int load_bootrom(const char *bootrom_name, uint32_t *location)$/;"	f	file:
load_elf_and_fake_the_config	tb/dromajo/src/dromajo_main.cpp	/^static bool load_elf_and_fake_the_config(VirtMachineParams *p, const char *path)$/;"	f	file:
load_elf_image	tb/dromajo/src/riscv_machine.cpp	/^static void load_elf_image(RISCVMachine *s, const uint8_t *image, size_t image_len)$/;"	f	file:
load_file	tb/dromajo/src/machine.cpp	/^int load_file(uint8_t **pbuf, const char *filename)$/;"	f
load_float128	tb/riscv-isa-sim/riscv/mmu.h	/^  float128_t load_float128(reg_t addr)$/;"	f	class:mmu_t
load_func	tb/riscv-isa-sim/riscv/mmu.h	82;"	d
load_insn	tb/riscv-isa-sim/riscv/mmu.h	/^  inline insn_fetch_t load_insn(reg_t addr)$/;"	f	class:mmu_t
load_res	tb/dromajo/src/riscv_cpu.h	/^    target_ulong load_res; \/* for atomic LR\/SC *\/$/;"	m	struct:RISCVCPUState
load_reservation_address	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t load_reservation_address;$/;"	m	class:mmu_t
load_slow_path	tb/riscv-isa-sim/riscv/mmu.cc	/^void mmu_t::load_slow_path(reg_t addr, reg_t len, uint8_t* bytes)$/;"	f	class:mmu_t
log	tb/dpi/sim_spike.h	/^  bool log;$/;"	m	class:sim_spike_t
log	tb/riscv-isa-sim/riscv/cachesim.h	/^  bool log;$/;"	m	class:cache_sim_t
log	tb/riscv-isa-sim/riscv/sim.h	/^  bool log;$/;"	m	class:sim_t
log2AddrLs	tb/dromajo/src/LiveCacheCore.h	/^  const uint64_t log2AddrLs;$/;"	m	class:CacheGeneric
log2Assoc	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t log2Assoc;$/;"	m	class:CacheGeneric
log2Sets	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t log2Sets;$/;"	m	class:CacheGeneric
log2i	tb/dromajo/src/LiveCacheCore.h	/^static inline short log2i(uint32_t n) {$/;"	f
log_axi_ww	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int log_axi_ww;$/;"	m	struct:__anon24
log_file	tb/dromajo/src/riscv_cpu.cpp	/^static FILE *log_file;$/;"	v	file:
log_fs	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t log_fs;$/;"	m	struct:text_disp
log_printf	tb/dromajo/src/riscv_cpu.cpp	/^void __attribute__((format(printf, 1, 2))) log_printf(const char *fmt, ...)$/;"	f
log_reg_write	tb/riscv-isa-sim/riscv/processor.h	/^  commit_log_reg_t log_reg_write;$/;"	m	struct:state_t
log_vprintf	tb/dromajo/src/riscv_cpu.cpp	/^void log_vprintf(const char *fmt, va_list ap)$/;"	f
logfile	tb/dromajo/src/machine.h	/^    char    *logfile; \/\/ If non-zero, all output goes here, stderr and stdout$/;"	m	struct:__anon72
lookup	tb/riscv-isa-sim/spike_main/disasm.cc	/^const disasm_insn_t* disassembler_t::lookup(insn_t insn) const$/;"	f	class:disassembler_t
lsr	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t  		   lsr;          \/\/ line status register       (0x14)$/;"	m	struct:DW_apb_uart_state
lsr	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t lsr;$/;"	m	class:uart_t
lw	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t lw(unsigned int rd, unsigned int base, uint16_t offset)$/;"	f
m	tb/riscv-isa-sim/riscv/processor.h	/^  bool m;$/;"	m	struct:__anon126
mac_addr	tb/dromajo/src/virtio.h	/^    uint8_t mac_addr[6]; \/* mac address of the interface *\/$/;"	m	struct:EthernetDevice
machine	tb/dromajo/src/riscv_cpu.h	/^    RISCVMachine *machine;$/;"	m	struct:RISCVCPUState
magic	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t magic;$/;"	m	struct:fdt_header	file:
main	fpga/src/bootrom/src/main.c	/^int main()$/;"	f
main	fpga/src/paper_test/src/main.c	/^int main()$/;"	f
main	openpiton/bootrom/linux/src/main.c	/^int main()$/;"	f
main	src/PAPER_hw/ips/common_cells/test/ecc/ecc_decode.cpp	/^int main(int argc, char** argv, char** env) {$/;"	f
main	src/PAPER_hw/ips/common_cells/test/ecc/ecc_encode.cpp	/^int main(int argc, char** argv, char** env) {$/;"	f
main	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^int main(argc, argv) int argc; char *argv[];$/;"	f
main	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^void main() {}$/;"	f
main	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^int main(int argc, char* argv[])$/;"	f
main	src/PAPER_hw/sim/csrc/build/CMakeFiles/feature_tests.c	/^int main(int argc, char** argv) { (void)argv; return features[argc]; }$/;"	f
main	src/PAPER_hw/sim/csrc/build/CMakeFiles/feature_tests.cxx	/^int main(int argc, char** argv) { (void)argv; return features[argc]; }$/;"	f
main	src/PAPER_hw/sim/csrc/font2coe.c	/^int main (int argc, char * argv[]) {$/;"	f
main	src/PAPER_hw/sim/csrc/main.c	/^int main() {$/;"	f
main	src/PAPER_hw/sw/kerbin/main.c	/^int main() {$/;"	f
main	src/PAPER_hw/sw/kerbin/main2.c	/^int main() {$/;"	f
main	src/PAPER_hw/sw/zynq/main.c	/^int main()$/;"	f
main	src/fpu/tb/flexfloat/examples/example01.c	/^int main(){$/;"	f
main	src/fpu/tb/flexfloat/examples/example01.cpp	/^int main(){$/;"	f
main	src/fpu/tb/flexfloat/examples/example_stats.c	/^int main(){$/;"	f
main	src/fpu/tb/flexfloat/examples/example_tracking.c	/^int main(){$/;"	f
main	tb/ariane_tb.cpp	/^int main(int argc, char **argv) {$/;"	f
main	tb/dromajo/src/dromajo.cpp	/^int main(int argc, char **argv)$/;"	f
main	tb/dromajo/src/dromajo_cosim_test.cpp	/^int main(int argc, char *argv[])$/;"	f
main	tb/riscv-isa-sim/dummy_rocc/dummy_rocc_test.c	/^int main() {$/;"	f
main	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::main()$/;"	f	class:sim_t
main	tb/riscv-isa-sim/spike_main/spike-dasm.cc	/^int main(int argc, char** argv)$/;"	f
main	tb/riscv-isa-sim/spike_main/spike.cc	/^int main(int argc, char** argv)$/;"	f
main	tb/riscv-isa-sim/spike_main/termios-xspike.cc	/^int main()$/;"	f
main	tb/riscv-isa-sim/spike_main/xspike.cc	/^int main(int argc, char** argv)$/;"	f
main_time	src/PAPER_hw/ips/common_cells/test/ecc/ecc_decode.cpp	/^vluint64_t main_time = 0;$/;"	v
main_time	src/PAPER_hw/ips/common_cells/test/ecc/ecc_encode.cpp	/^vluint64_t main_time = 0;$/;"	v
main_time	tb/ariane_tb.cpp	/^static vluint64_t main_time = 0;$/;"	v	file:
make_bootrom	tb/dpi/sim_spike.cc	/^void sim_spike_t::make_bootrom()$/;"	f	class:sim_spike_t
make_dtb	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::make_dtb()$/;"	f	class:sim_t
make_dts	tb/riscv-isa-sim/riscv/dts.cc	/^std::string make_dts(size_t insns_per_rtc_tick, size_t cpu_hz,$/;"	f
make_mems	tb/riscv-isa-sim/spike_main/spike.cc	/^static std::vector<std::pair<reg_t, mem_t*>> make_mems(const char* arg)$/;"	f	file:
make_precision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline FlexfloatPrecision make_precision(uint_fast8_t a, uint_fast8_t b)$/;"	f
make_precision	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static inline std::pair<FlexfloatPrecision, FlexfloatPrecision> make_precision(uint_fast8_t a1, uint_fast8_t b1, uint_fast8_t a2, uint_fast8_t b2)$/;"	f
make_vga_char	src/PAPER_hw/sw/kerbin/main2.c	/^uint16_t make_vga_char(uint8_t attr, uint8_t c) {$/;"	f
mallocz	tb/dromajo/src/cutils.cpp	/^void *mallocz(size_t size)$/;"	f
manual_recv	tb/dromajo/src/virtio.cpp	/^    BOOL manual_recv; \/* if TRUE, the device_recv() callback is not called *\/$/;"	m	struct:__anon33	file:
map	tb/dromajo/src/iomem.h	/^    PhysMemoryMap *map;$/;"	m	struct:__anon48
marchid	tb/dromajo/src/riscv_cpu.h	/^    target_ulong marchid; \/* ro *\/$/;"	m	struct:RISCVCPUState
marshall	tb/dromajo/src/virtio.cpp	/^static int marshall(VIRTIO9PDevice *s,$/;"	f	file:
mask	tb/riscv-isa-sim/riscv/disasm.h	/^  uint32_t mask;$/;"	m	class:disasm_insn_t
mask	tb/riscv-isa-sim/riscv/processor.h	/^  insn_bits_t mask;$/;"	m	struct:insn_desc_t
maskAssoc	tb/dromajo/src/LiveCacheCore.h	/^  const uint64_t maskAssoc;$/;"	m	class:CacheGeneric
maskSets	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t maskSets;$/;"	m	class:CacheGeneric
mask_frac_except_msb_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^static uint64_t mask_frac_except_msb_value[2] = {0xFFFFFFFFFFFFFFFF, 0x00007FFFFFFFFFFF};$/;"	v
mask_frac_msb_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^static uint64_t mask_frac_msb_value[2] = {0x0000000000000000, 0x0001000000000000};$/;"	v
mask_frac_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^static uint64_t mask_frac_value[2] = {0xFFFFFFFFFFFFFFFF, 0x0000FFFFFFFFFFFF};$/;"	v
mask_poll	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^int mask_poll(unsigned long add , unsigned long mask ) {$/;"	f
mask_poll	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^int mask_poll(unsigned long add , unsigned long mask ) {$/;"	f
mask_read	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long mask_read(unsigned long add , unsigned long mask ) {$/;"	f
mask_read	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long mask_read(unsigned long add , unsigned long mask ) {$/;"	f
mask_write	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^void mask_write (unsigned long add , unsigned long  mask, unsigned long val ) {$/;"	f
mask_write	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^void mask_write (unsigned long add , unsigned long  mask, unsigned long val ) {$/;"	f
maskmax	tb/riscv-isa-sim/riscv/processor.h	/^  uint8_t maskmax;$/;"	m	struct:__anon126
match	tb/riscv-isa-sim/riscv/disasm.h	/^  uint32_t match;$/;"	m	class:disasm_insn_t
match	tb/riscv-isa-sim/riscv/processor.h	/^  insn_bits_t match;$/;"	m	struct:insn_desc_t
match	tb/riscv-isa-sim/riscv/processor.h	/^  mcontrol_match_t match;$/;"	m	struct:__anon126
matched_trigger	tb/riscv-isa-sim/riscv/mmu.h	/^  trigger_matched_t *matched_trigger;$/;"	m	class:mmu_t
maxOrder	tb/dromajo/src/LiveCache.h	/^  uint64_t maxOrder;$/;"	m	class:LiveCache
maxSubnormalValue	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double maxSubnormalValue()$/;"	f	class:IEEEHelper
maxValue	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double maxValue() { return pow(2.0, getEmax()) * getMmaxNormal(); }$/;"	f	class:IEEEHelper
max_bus_master_bits	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned max_bus_master_bits;$/;"	m	class:debug_module_t
max_cycles	Makefile	/^max_cycles     ?= 10000000$/;"	m
max_int	tb/dromajo/src/cutils.h	/^static inline int max_int(int a, int b)$/;"	f
max_isa	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t max_isa;$/;"	m	class:processor_t
max_xlen	tb/riscv-isa-sim/riscv/processor.h	/^  unsigned max_xlen;$/;"	m	class:processor_t
maxinsns	tb/dromajo/src/machine.h	/^    uint64_t    maxinsns;$/;"	m	struct:VirtMachine
maxinsns	tb/dromajo/src/machine.h	/^    uint64_t maxinsns;$/;"	m	struct:__anon72
mcause	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mcause;$/;"	m	struct:RISCVCPUState
mcause	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mcause;$/;"	m	struct:state_t
mcontrol	tb/riscv-isa-sim/riscv/processor.h	/^  mcontrol_t mcontrol[num_triggers];$/;"	m	struct:state_t
mcontrol_action_t	tb/riscv-isa-sim/riscv/processor.h	/^} mcontrol_action_t;$/;"	t	typeref:enum:__anon124
mcontrol_match_t	tb/riscv-isa-sim/riscv/processor.h	/^} mcontrol_match_t;$/;"	t	typeref:enum:__anon125
mcontrol_t	tb/riscv-isa-sim/riscv/processor.h	/^} mcontrol_t;$/;"	t	typeref:struct:__anon126
mcounteren	tb/dromajo/src/riscv_cpu.h	/^    uint32_t mcounteren;$/;"	m	struct:RISCVCPUState
mcounteren	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t mcounteren;$/;"	m	struct:state_t
mcountinhibit	tb/dromajo/src/riscv_cpu.h	/^    uint32_t mcountinhibit;$/;"	m	struct:RISCVCPUState
mcr	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t mcr;$/;"	m	class:uart_t
mcs	fpga/Makefile	/^mcs := $(work-dir)\/ariane_xilinx.mcs$/;"	m
mcycle	tb/dromajo/src/riscv_cpu.h	/^    uint64_t mcycle;   \/\/ RISCV CSR (updated when insn_counter increases)$/;"	m	struct:RISCVCPUState
medeleg	tb/dromajo/src/riscv_cpu.h	/^    uint32_t medeleg;$/;"	m	struct:RISCVCPUState
medeleg	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t medeleg;$/;"	m	struct:state_t
mem	tb/dpi/spike.cc	/^std::vector<std::pair<reg_t, mem_t*>> mem;$/;"	v
mem	tb/dromajo/src/LiveCacheCore.h	/^  Line  *mem;$/;"	m	class:CacheAssoc
mem	tb/dromajo/src/LiveCacheCore.h	/^  Line  *mem;$/;"	m	class:CacheDM
mem_addend	tb/dromajo/src/riscv_cpu.h	/^    uintptr_t mem_addend;$/;"	m	struct:__anon55
mem_map	tb/dromajo/src/pci.cpp	/^    PhysMemoryMap *mem_map;$/;"	m	struct:PCIBus	file:
mem_map	tb/dromajo/src/riscv_cpu.h	/^    PhysMemoryMap *mem_map;$/;"	m	struct:RISCVCPUState
mem_map	tb/dromajo/src/riscv_machine.h	/^    PhysMemoryMap *mem_map;$/;"	m	struct:RISCVMachine
mem_map	tb/dromajo/src/virtio.cpp	/^    PhysMemoryMap *mem_map;$/;"	m	struct:VIRTIODevice	file:
mem_map	tb/dromajo/src/virtio.h	/^    PhysMemoryMap *mem_map;$/;"	m	struct:__anon30
mem_range	tb/dromajo/src/virtio.cpp	/^    PhysMemoryRange *mem_range;$/;"	m	struct:VIRTIODevice	file:
mem_t	tb/riscv-isa-sim/riscv/devices.h	/^  mem_t(size_t size) : len(size) {$/;"	f	class:mem_t
mem_t	tb/riscv-isa-sim/riscv/devices.h	/^class mem_t : public abstract_device_t {$/;"	c
mem_trap_t	tb/riscv-isa-sim/riscv/trap.h	/^  mem_trap_t(reg_t which, reg_t tval)$/;"	f	class:mem_trap_t
mem_trap_t	tb/riscv-isa-sim/riscv/trap.h	/^class mem_trap_t : public trap_t$/;"	c
mem_uint_t	tb/dromajo/src/riscv_cpu.h	/^typedef uint128_t mem_uint_t;$/;"	t
mem_uint_t	tb/dromajo/src/riscv_cpu.h	/^typedef uint32_t mem_uint_t;$/;"	t
mem_uint_t	tb/dromajo/src/riscv_cpu.h	/^typedef uint64_t mem_uint_t;$/;"	t
memcpy_from_queue	tb/dromajo/src/virtio.cpp	/^static int memcpy_from_queue(VIRTIODevice *s, void *buf,$/;"	f	file:
memcpy_to_from_queue	tb/dromajo/src/virtio.cpp	/^static int memcpy_to_from_queue(VIRTIODevice *s, uint8_t *buf,$/;"	f	file:
memcpy_to_queue	tb/dromajo/src/virtio.cpp	/^static int memcpy_to_queue(VIRTIODevice *s,$/;"	f	file:
mems	tb/dpi/elfloader.cc	/^std::map<reg_t, std::vector<uint8_t>> mems;$/;"	v
mems	tb/dpi/sim_spike.h	/^  std::vector<std::pair<reg_t, mem_t*>> mems;$/;"	m	class:sim_spike_t
mems	tb/riscv-isa-sim/riscv/sim.h	/^  std::vector<std::pair<reg_t, mem_t*>> mems;$/;"	m	class:sim_t
memtracer_list_t	tb/riscv-isa-sim/riscv/memtracer.h	/^class memtracer_list_t : public memtracer_t$/;"	c
memtracer_t	tb/riscv-isa-sim/riscv/memtracer.h	/^  memtracer_t() {}$/;"	f	class:memtracer_t
memtracer_t	tb/riscv-isa-sim/riscv/memtracer.h	/^class memtracer_t$/;"	c
mepc	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mepc;$/;"	m	struct:RISCVCPUState
mepc	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mepc;$/;"	m	struct:state_t
mergeSort	tb/dromajo/src/LiveCache.cpp	/^void LiveCache::mergeSort(Line **arr, uint64_t len) {$/;"	f	class:LiveCache
mhartid	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mhartid; \/* ro *\/$/;"	m	struct:RISCVCPUState
mhpmevent	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mhpmevent[32];$/;"	m	struct:RISCVCPUState
mideleg	tb/dromajo/src/riscv_cpu.h	/^    uint32_t mideleg;$/;"	m	struct:RISCVCPUState
mideleg	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mideleg;$/;"	m	struct:state_t
mie	tb/dromajo/src/riscv_cpu.h	/^    uint32_t mie;$/;"	m	struct:RISCVCPUState
mie	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mie;$/;"	m	struct:state_t
mimpid	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mimpid; \/* ro *\/$/;"	m	struct:RISCVCPUState
minSubnormalValue	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double minSubnormalValue()$/;"	f	class:IEEEHelper
min_int	tb/dromajo/src/cutils.h	/^static inline int min_int(int a, int b)$/;"	f
minstret	tb/dromajo/src/riscv_cpu.h	/^    uint64_t minstret; \/\/ RISCV CSR (updated when insn_counter increases)$/;"	m	struct:RISCVCPUState
minstret	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t minstret;$/;"	m	struct:state_t
minus	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t minus;$/;"	m	struct:__anon12
minus	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t minus;$/;"	m	struct:OpsStats
mip	tb/dromajo/src/riscv_cpu.h	/^    uint32_t mip;$/;"	m	struct:RISCVCPUState
mip	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mip;$/;"	m	struct:state_t
misa	tb/dromajo/src/riscv_cpu.h	/^    uint32_t misa;$/;"	m	struct:RISCVCPUState
misa	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t misa;$/;"	m	struct:state_t
misaligned_load	tb/riscv-isa-sim/riscv/mmu.h	/^  inline reg_t misaligned_load(reg_t addr, size_t size)$/;"	f	class:mmu_t
misaligned_store	tb/riscv-isa-sim/riscv/mmu.h	/^  inline void misaligned_store(reg_t addr, reg_t data, size_t size)$/;"	f	class:mmu_t
miss_handler	tb/riscv-isa-sim/riscv/cachesim.h	/^  cache_sim_t* miss_handler;$/;"	m	class:cache_sim_t
missing_csrs	tb/dromajo/src/machine.h	/^    uint64_t* missing_csrs;$/;"	m	struct:__anon72
missing_csrs	tb/dromajo/src/riscv_machine.h	/^    uint64_t* missing_csrs;$/;"	m	struct:RISCVMachine
missing_csrs_size	tb/dromajo/src/machine.h	/^    uint64_t missing_csrs_size;$/;"	m	struct:__anon72
missing_csrs_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t missing_csrs_size;$/;"	m	struct:RISCVMachine
mkfile_path	Makefile	/^mkfile_path := $(abspath $(lastword $(MAKEFILE_LIST)))$/;"	m
mmio_addrset	tb/dromajo/src/machine.h	/^    AddressSet *mmio_addrset;$/;"	m	struct:__anon72
mmio_addrset	tb/dromajo/src/riscv_machine.h	/^    AddressSet *mmio_addrset;$/;"	m	struct:RISCVMachine
mmio_addrset_size	tb/dromajo/src/machine.h	/^    uint64_t mmio_addrset_size;$/;"	m	struct:__anon72
mmio_addrset_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t mmio_addrset_size;$/;"	m	struct:RISCVMachine
mmio_end	tb/dromajo/src/machine.h	/^    uint64_t mmio_end;$/;"	m	struct:__anon72
mmio_end	tb/dromajo/src/riscv_machine.h	/^    uint64_t mmio_end;$/;"	m	struct:RISCVMachine
mmio_load	tb/dpi/sim_spike.cc	/^bool sim_spike_t::mmio_load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:sim_spike_t
mmio_load	tb/riscv-isa-sim/riscv/sim.cc	/^bool sim_t::mmio_load(reg_t addr, size_t len, uint8_t* bytes)$/;"	f	class:sim_t
mmio_read	tb/dromajo/src/riscv_machine.cpp	/^static uint32_t mmio_read(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
mmio_start	tb/dromajo/src/machine.h	/^    uint64_t mmio_start;$/;"	m	struct:__anon72
mmio_start	tb/dromajo/src/riscv_machine.h	/^    uint64_t mmio_start;$/;"	m	struct:RISCVMachine
mmio_store	tb/dpi/sim_spike.cc	/^bool sim_spike_t::mmio_store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:sim_spike_t
mmio_store	tb/riscv-isa-sim/riscv/sim.cc	/^bool sim_t::mmio_store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:sim_t
mmio_write	tb/dromajo/src/riscv_machine.cpp	/^static void mmio_write(void *opaque, uint32_t offset, uint32_t val, int size_log2)$/;"	f	file:
mmu	tb/riscv-isa-sim/riscv/processor.h	/^  mmu_t* mmu; \/\/ main memory is always accessed via the mmu$/;"	m	class:processor_t
mmu_t	tb/riscv-isa-sim/riscv/mmu.cc	/^mmu_t::mmu_t(simif_t* sim, processor_t* proc)$/;"	f	class:mmu_t
mmu_t	tb/riscv-isa-sim/riscv/mmu.h	/^class mmu_t$/;"	c
mode	src/PAPER_hw/sw/common/ah_video.h	/^  struct vid_mode mode;$/;"	m	struct:adv_config	typeref:struct:adv_config::vid_mode
mode	tb/dromajo/src/dromajo_main.cpp	/^    BlockDeviceModeEnum mode;$/;"	m	struct:BlockDeviceFile	file:
most_recently_written_fp_reg	tb/dromajo/src/riscv_cpu.h	/^    int most_recently_written_fp_reg;$/;"	m	struct:RISCVCPUState
most_recently_written_reg	tb/dromajo/src/riscv_cpu.h	/^    int most_recently_written_reg;$/;"	m	struct:RISCVCPUState
mouse_dev	tb/dromajo/src/riscv_machine.h	/^    VIRTIODevice *mouse_dev;$/;"	m	struct:RISCVMachine
mscratch	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mscratch;$/;"	m	struct:RISCVCPUState
mscratch	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mscratch;$/;"	m	struct:state_t
msip_t	tb/riscv-isa-sim/riscv/devices.h	/^  typedef uint32_t msip_t;$/;"	t	class:clint_t
msize	tb/dromajo/src/virtio.cpp	/^    int msize; \/* maximum message size *\/$/;"	m	struct:VIRTIO9PDevice	file:
msr	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t msr;$/;"	m	class:uart_t
mstatus	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mstatus;$/;"	m	struct:RISCVCPUState
mstatus	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mstatus;$/;"	m	struct:state_t
mtime	tb/riscv-isa-sim/riscv/devices.h	/^  mtime_t mtime;$/;"	m	class:clint_t
mtime_t	tb/riscv-isa-sim/riscv/devices.h	/^  typedef uint64_t mtime_t;$/;"	t	class:clint_t
mtimecmp	tb/riscv-isa-sim/riscv/devices.h	/^  std::vector<mtimecmp_t> mtimecmp;$/;"	m	class:clint_t
mtimecmp_t	tb/riscv-isa-sim/riscv/devices.h	/^  typedef uint64_t mtimecmp_t;$/;"	t	class:clint_t
mtval	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mtval;$/;"	m	struct:RISCVCPUState
mtval	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mtval;$/;"	m	struct:state_t
mtvec	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mtvec;$/;"	m	struct:RISCVCPUState
mtvec	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t mtvec;$/;"	m	struct:state_t
mul	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t mul;$/;"	m	struct:__anon12
mul	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t mul;$/;"	m	struct:OpsStats
mul_sf	tb/dromajo/src/softfp_template.h	/^F_UINT mul_sf(F_UINT a, F_UINT b, RoundingModeEnum rm,$/;"	f
mul_sf	tb/dromajo/src/softfp_template.h	1156;"	d
mul_sf	tb/dromajo/src/softfp_template.h	81;"	d
mul_u	tb/dromajo/src/softfp_template.h	/^static F_UINT mul_u(F_UINT *plow, F_UINT a, F_UINT b)$/;"	f
mul_u	tb/dromajo/src/softfp_template.h	1163;"	d
mul_u	tb/dromajo/src/softfp_template.h	88;"	d
mulh	tb/riscv-isa-sim/riscv/mulhi.h	/^inline int64_t mulh(int64_t a, int64_t b)$/;"	f
mulh32	tb/dromajo/src/dromajo_template.h	/^static inline uint32_t mulh32(int32_t a, int32_t b)$/;"	f
mulh64	tb/dromajo/src/dromajo_template.h	/^static inline uint64_t mulh64(int64_t a, int64_t b)$/;"	f
mulhsu	tb/riscv-isa-sim/riscv/mulhi.h	/^inline int64_t mulhsu(int64_t a, uint64_t b)$/;"	f
mulhsu32	tb/dromajo/src/dromajo_template.h	/^static inline uint32_t mulhsu32(int32_t a, uint32_t b)$/;"	f
mulhsu64	tb/dromajo/src/dromajo_template.h	/^static inline uint64_t mulhsu64(int64_t a, uint64_t b)$/;"	f
mulhu	tb/riscv-isa-sim/riscv/mulhi.h	/^inline uint64_t mulhu(uint64_t a, uint64_t b)$/;"	f
mulhu32	tb/dromajo/src/dromajo_template.h	/^static inline uint32_t mulhu32(uint32_t a, uint32_t b)$/;"	f
mulhu64	tb/dromajo/src/dromajo_template.h	/^static inline uint64_t mulhu64(uint64_t a, uint64_t b)$/;"	f
mvendorid	tb/dromajo/src/riscv_cpu.h	/^    target_ulong mvendorid; \/* ro *\/$/;"	m	struct:RISCVCPUState
nReadHit	tb/dromajo/src/LiveCache.h	/^  long long  nReadHit;$/;"	m	class:LiveCache
nReadMiss	tb/dromajo/src/LiveCache.h	/^  long long  nReadMiss;$/;"	m	class:LiveCache
nWriteHit	tb/dromajo/src/LiveCache.h	/^  long long  nWriteHit;$/;"	m	class:LiveCache
nWriteMiss	tb/dromajo/src/LiveCache.h	/^  long long  nWriteMiss;$/;"	m	class:LiveCache
n_phys_mem_range	tb/dromajo/src/iomem.h	/^    int n_phys_mem_range;$/;"	m	struct:PhysMemoryMap
n_pmp	tb/riscv-isa-sim/riscv/processor.h	/^  static const int n_pmp = 16;$/;"	m	struct:state_t
name	fpga/src/bootrom/src/gpt.h	/^    uint8_t name[72]; \/\/! utf16 encoded$/;"	m	struct:partition_entries
name	fpga/src/paper_test/src/gpt.h	/^    uint8_t name[72]; \/\/! utf16 encoded$/;"	m	struct:partition_entries
name	openpiton/bootrom/linux/src/gpt.h	/^    uint8_t name[72]; \/\/! utf16 encoded$/;"	m	struct:partition_entries
name	tb/dromajo/src/LiveCache.h	/^  const std::string name;$/;"	m	class:LiveCache
name	tb/dromajo/src/json.h	/^    JSONValue name;$/;"	m	struct:JSONProperty
name	tb/dromajo/src/pci.cpp	/^    char *name; \/* for debug only *\/$/;"	m	struct:PCIDevice	file:
name	tb/dromajo/src/virtio.cpp	/^    const char *name;$/;"	m	struct:__anon40	file:
name	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^  const char* name() { return "dummy_rocc"; }$/;"	f	class:dummy_rocc_t
name	tb/riscv-isa-sim/riscv/cachesim.h	/^  std::string name;$/;"	m	class:cache_sim_t
name	tb/riscv-isa-sim/riscv/disasm.h	/^  const char* name;$/;"	m	class:disasm_insn_t
name	tb/riscv-isa-sim/riscv/trap.cc	/^const char* trap_t::name()$/;"	f	class:trap_t
nan	src/fpu/tb/flexfloat/test/NanInf.cpp	22;"	d	file:
nb_sectors	tb/dromajo/src/dromajo_main.cpp	/^    int64_t nb_sectors;$/;"	m	struct:BlockDeviceFile	file:
ncpus	tb/dromajo/src/machine.h	/^    uint64_t ncpus;$/;"	m	struct:__anon72
ncpus	tb/dromajo/src/riscv_machine.h	/^    int      ncpus;$/;"	m	struct:RISCVMachine
ndmreset	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool ndmreset;$/;"	m	struct:__anon131
net	tb/dromajo/src/machine.h	/^    EthernetDevice *net;$/;"	m	struct:VirtMachine
net	tb/dromajo/src/machine.h	/^    EthernetDevice *net;$/;"	m	struct:__anon71
net_completed	tb/dromajo/src/dromajo_main.cpp	/^static BOOL net_completed;$/;"	v	file:
net_poll_cb	tb/dromajo/src/dromajo_main.cpp	/^static BOOL net_poll_cb(void *arg)$/;"	f	file:
net_start_cb	tb/dromajo/src/dromajo_main.cpp	/^static void net_start_cb(void *arg)$/;"	f	file:
next	tb/dromajo/src/list.h	/^    struct list_head *next;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
next	tb/dromajo/src/virtio.cpp	/^    uint16_t next;$/;"	m	struct:__anon34	file:
next	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint32_t next() { return reg = (reg>>1)^(-(reg&1) & 0xd0000001); }$/;"	f	class:lfsr_t
next	tb/riscv-isa-sim/riscv/mmu.h	/^  struct icache_entry_t* next;$/;"	m	struct:icache_entry_t	typeref:struct:icache_entry_t::icache_entry_t
next_addr	tb/dromajo/src/riscv_cpu.h	/^    target_ulong next_addr; \/* the CFI target address-- only valid for CFIs. *\/$/;"	m	struct:RISCVCPUState
next_cap_offset	tb/dromajo/src/pci.cpp	/^    uint8_t next_cap_offset; \/* offset of the next capability *\/$/;"	m	struct:PCIDevice	file:
no_inline	tb/dromajo/src/cutils.h	49;"	d
normalize2_sf	tb/dromajo/src/softfp_template.h	/^static F_UINT normalize2_sf(uint32_t a_sign, int a_exp, F_UINT a_mant1, F_UINT a_mant0,$/;"	f
normalize2_sf	tb/dromajo/src/softfp_template.h	1152;"	d
normalize2_sf	tb/dromajo/src/softfp_template.h	77;"	d
normalize_sf	tb/dromajo/src/softfp_template.h	/^static F_UINT normalize_sf(uint32_t a_sign, int a_exp, F_UINT a_mant,$/;"	f
normalize_sf	tb/dromajo/src/softfp_template.h	1151;"	d
normalize_sf	tb/dromajo/src/softfp_template.h	76;"	d
normalize_subnormal_sf	tb/dromajo/src/softfp_template.h	/^static inline F_UINT normalize_subnormal_sf(int32_t *pa_exp, F_UINT a_mant)$/;"	f
normalize_subnormal_sf	tb/dromajo/src/softfp_template.h	1160;"	d
normalize_subnormal_sf	tb/dromajo/src/softfp_template.h	85;"	d
nprocs	tb/dpi/sim_spike.h	/^  unsigned nprocs() const { return procs.size(); }$/;"	f	class:sim_spike_t
nprocs	tb/riscv-isa-sim/riscv/sim.h	/^  unsigned nprocs() const { return procs.size(); }$/;"	f	class:sim_t
nr_partition_entries	fpga/src/bootrom/src/gpt.h	/^    uint32_t nr_partition_entries;$/;"	m	struct:gpt_pth
nr_partition_entries	fpga/src/paper_test/src/gpt.h	/^    uint32_t nr_partition_entries;$/;"	m	struct:gpt_pth
nr_partition_entries	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t nr_partition_entries;$/;"	m	struct:gpt_pth
num	tb/dromajo/src/virtio.cpp	/^    uint32_t num;$/;"	m	struct:__anon33	file:
numLines	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t numLines;$/;"	m	class:CacheGeneric
num_acc	tb/riscv-isa-sim/dummy_rocc/dummy_rocc.cc	/^  static const int num_acc = 4;$/;"	m	class:dummy_rocc_t	file:
num_buffers	tb/dromajo/src/virtio.cpp	/^    uint16_t num_buffers;$/;"	m	struct:__anon37	file:
num_triggers	tb/riscv-isa-sim/riscv/processor.h	/^  static const int num_triggers = 4;$/;"	m	struct:state_t
obj	tb/dromajo/src/json.h	/^        struct JSONObject *obj;$/;"	m	union:JSONValue::__anon65	typeref:struct:JSONValue::__anon65::JSONObject
off_dt_strings	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t off_dt_strings;$/;"	m	struct:fdt_header	file:
off_dt_struct	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t off_dt_struct;$/;"	m	struct:fdt_header	file:
off_mem_rsvmap	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t off_mem_rsvmap;$/;"	m	struct:fdt_header	file:
offs_t	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^    typedef int offs_t;$/;"	t	file:
offs_t	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^    typedef z_off_t offs_t;$/;"	t	file:
offsetof	tb/dromajo/src/cutils.h	58;"	d
ofs	tb/riscv-isa-sim/riscv/devices.h	/^  std::ofstream ofs;$/;"	m	class:dump_t
old	tb/riscv-isa-sim/riscv/insns/csrrc.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	tb/riscv-isa-sim/riscv/insns/csrrci.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	tb/riscv-isa-sim/riscv/insns/csrrs.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	tb/riscv-isa-sim/riscv/insns/csrrsi.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	tb/riscv-isa-sim/riscv/insns/csrrw.h	/^reg_t old = p->get_csr(csr);$/;"	v
old	tb/riscv-isa-sim/riscv/insns/csrrwi.h	/^reg_t old = p->get_csr(csr);$/;"	v
old_fd0_flags	tb/dromajo/src/dromajo_main.cpp	/^static int old_fd0_flags;$/;"	v	file:
oldtty	tb/dromajo/src/dromajo_main.cpp	/^static struct termios oldtty;$/;"	v	typeref:struct:termios	file:
op_stats	src/fpu/tb/flexfloat/src/flexfloat.c	/^HashSlot   op_stats[FLEXFLOAT_STATS_MAX_TYPES];$/;"	v
opaque	tb/dromajo/src/iomem.h	/^    void *opaque;$/;"	m	struct:PhysMemoryMap
opaque	tb/dromajo/src/iomem.h	/^    void *opaque;$/;"	m	struct:__anon48
opaque	tb/dromajo/src/iomem.h	/^    void *opaque;$/;"	m	struct:__anon49
opaque	tb/dromajo/src/machine.cpp	/^    void *opaque;$/;"	m	struct:__anon66	file:
opaque	tb/dromajo/src/pci.cpp	/^    void *opaque;$/;"	m	struct:__anon54	file:
opaque	tb/dromajo/src/virtio.h	/^    void *opaque;$/;"	m	struct:BlockDevice
opaque	tb/dromajo/src/virtio.h	/^    void *opaque;$/;"	m	struct:EthernetDevice
opaque	tb/dromajo/src/virtio.h	/^    void *opaque;$/;"	m	struct:__anon31
opcode	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned opcode : 7;$/;"	m	struct:rocc_insn_t
opcode_cache	tb/riscv-isa-sim/riscv/processor.h	/^  insn_desc_t opcode_cache[OPCODE_CACHE_SIZE];$/;"	m	class:processor_t
open_flags	tb/dromajo/src/fs_disk.cpp	/^static int open_flags[][2] = {$/;"	v	file:
open_node_count	tb/dromajo/src/riscv_machine.cpp	/^    int open_node_count;$/;"	m	struct:__anon47	file:
operation	tb/riscv-isa-sim/riscv/mmu.h	/^    trigger_operation_t operation;$/;"	m	class:trigger_matched_t
operator !=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator!=(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator ()	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    std::size_t operator()(FlexfloatPrecision const& p) const$/;"	f	struct:PrecisionHash
operator ()	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    std::size_t operator()(std::pair<FlexfloatPrecision, FlexfloatPrecision> const& pp) const$/;"	f	struct:PrecisionPairHash
operator *	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE flexfloat operator*(const flexfloat &a, const flexfloat &b)$/;"	f	class:flexfloat
operator *=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat &operator*=(const flexfloat &b) {$/;"	f	class:flexfloat
operator +	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat operator+() const$/;"	f	class:flexfloat
operator +	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE flexfloat operator+(const flexfloat &a, const flexfloat &b)$/;"	f	class:flexfloat
operator +=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat &operator+=(const flexfloat &b) {$/;"	f	class:flexfloat
operator -	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat operator-() const$/;"	f	class:flexfloat
operator -	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE flexfloat operator-(const flexfloat &a, const flexfloat &b)$/;"	f	class:flexfloat
operator -=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat &operator-=(const flexfloat &b) {$/;"	f	class:flexfloat
operator /	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE flexfloat operator\/(const flexfloat &a, const flexfloat &b)$/;"	f	class:flexfloat
operator /=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE flexfloat &operator\/=(const flexfloat &b) {$/;"	f	class:flexfloat
operator <	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator<(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator <<	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend std::ostream& operator<<(std::ostream& os, const flexfloat& obj)$/;"	f	class:flexfloat
operator <=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator<=(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator =	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^   INLINE flexfloat& operator = (const flexfloat &o) {$/;"	f	class:flexfloat
operator ==	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator==(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator ==	tb/riscv-isa-sim/riscv/disasm.h	/^  bool operator == (insn_t insn) const$/;"	f	class:disasm_insn_t
operator >	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator>(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator >=	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    friend INLINE bool operator>=(const flexfloat &a, const flexfloat &b) {$/;"	f	class:flexfloat
operator []	tb/riscv-isa-sim/riscv/decode.h	/^  const T& operator [] (size_t i) const$/;"	f	class:regfile_t
operator __float128	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE explicit operator __float128() const {$/;"	f	class:flexfloat
operator double	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE explicit operator double() const {$/;"	f	class:flexfloat
operator flexfloat_t	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE explicit operator flexfloat_t() const {$/;"	f	class:flexfloat
operator float	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE explicit operator float() const {$/;"	f	class:flexfloat
operator long double	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    INLINE explicit operator long double() const {$/;"	f	class:flexfloat
ops_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static std::unordered_map<FlexfloatPrecision, OpsStats, PrecisionHash> ops_stats;$/;"	v
order	tb/dromajo/src/LiveCache.h	/^    uint64_t order;$/;"	m	class:LiveCache::CState
org_size	tb/dromajo/src/iomem.h	/^    uint64_t org_size; \/* original size *\/$/;"	m	struct:__anon48
out	tb/dromajo/src/dromajo_main.cpp	/^    FILE *stdin, *out;$/;"	m	struct:__anon51	file:
out_16	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline void out_16(uint64_t addr, uint16_t val) {$/;"	f
out_32	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline void out_32(uint64_t addr, uint32_t val) {$/;"	f
out_8	src/PAPER_hw/sw/kerbin/kerbin_io.h	/^static inline void out_8(uint64_t addr, uint8_t val) {$/;"	f
outf	src/PAPER_hw/sw/common/ah_video.h	/^  color_format outf;$/;"	m	struct:adv_config
p	tb/riscv-isa-sim/riscv/extension.h	/^  processor_t* p;$/;"	m	class:extension_t
p9_flags_to_host	tb/dromajo/src/fs_disk.cpp	/^static int p9_flags_to_host(int flags)$/;"	f	file:
p_vpi_vecval	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^} s_vpi_vecval, *p_vpi_vecval;$/;"	t	typeref:struct:t_vpi_vecval
packToExtF80UI64	tb/riscv-isa-sim/softfloat/internals.h	152;"	d
packToF128UI64	tb/riscv-isa-sim/softfloat/internals.h	183;"	d
packToF128UI96	tb/riscv-isa-sim/softfloat/internals.h	254;"	d
packToF16UI	tb/riscv-isa-sim/softfloat/internals.h	90;"	d
packToF32UI	tb/riscv-isa-sim/softfloat/internals.h	111;"	d
packToF64UI	tb/riscv-isa-sim/softfloat/internals.h	132;"	d
pack_sf	tb/dromajo/src/softfp_template.h	/^static inline F_UINT pack_sf(uint32_t a_sign, uint32_t a_exp, F_UINT a_mant)$/;"	f
pack_sf	tb/dromajo/src/softfp_template.h	1147;"	d
pack_sf	tb/dromajo/src/softfp_template.h	72;"	d
paddr_bits	tb/riscv-isa-sim/riscv/processor.cc	/^int processor_t::paddr_bits()$/;"	f	class:processor_t
parse_ident	tb/dromajo/src/json.cpp	/^static int parse_ident(char *buf, int buf_size, const char **pp)$/;"	f	file:
parse_isa_string	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::parse_isa_string(const char* str)$/;"	f	class:processor_t
parse_string	tb/dromajo/src/json.cpp	/^static JSONValue parse_string(const char **pp)$/;"	f	file:
partition_entries	fpga/src/bootrom/src/gpt.h	/^typedef struct partition_entries$/;"	s
partition_entries	fpga/src/paper_test/src/gpt.h	/^typedef struct partition_entries$/;"	s
partition_entries	openpiton/bootrom/linux/src/gpt.h	/^typedef struct partition_entries$/;"	s
partition_entries_lba	fpga/src/bootrom/src/gpt.h	/^    uint64_t partition_entries_lba;$/;"	m	struct:gpt_pth
partition_entries_lba	fpga/src/paper_test/src/gpt.h	/^    uint64_t partition_entries_lba;$/;"	m	struct:gpt_pth
partition_entries_lba	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t partition_entries_lba;$/;"	m	struct:gpt_pth
partition_entries_t	fpga/src/bootrom/src/gpt.h	/^} partition_entries_t;$/;"	t	typeref:struct:partition_entries
partition_entries_t	fpga/src/paper_test/src/gpt.h	/^} partition_entries_t;$/;"	t	typeref:struct:partition_entries
partition_entries_t	openpiton/bootrom/linux/src/gpt.h	/^} partition_entries_t;$/;"	t	typeref:struct:partition_entries
partition_guid	fpga/src/bootrom/src/gpt.h	/^    uint8_t partition_guid[16];$/;"	m	struct:partition_entries
partition_guid	fpga/src/paper_test/src/gpt.h	/^    uint8_t partition_guid[16];$/;"	m	struct:partition_entries
partition_guid	openpiton/bootrom/linux/src/gpt.h	/^    uint8_t partition_guid[16];$/;"	m	struct:partition_entries
partition_type_guid	fpga/src/bootrom/src/gpt.h	/^    uint8_t partition_type_guid[16];$/;"	m	struct:partition_entries
partition_type_guid	fpga/src/paper_test/src/gpt.h	/^    uint8_t partition_type_guid[16];$/;"	m	struct:partition_entries
partition_type_guid	openpiton/bootrom/linux/src/gpt.h	/^    uint8_t partition_type_guid[16];$/;"	m	struct:partition_entries
path	tb/dromajo/src/fs.h	/^    uint64_t path;$/;"	m	struct:__anon59
path	tb/dromajo/src/fs_disk.cpp	/^    char *path; \/* complete path *\/$/;"	m	struct:FSFile	file:
pc	tb/dpi/sim_spike.h	/^  uint64_t pc;$/;"	m	struct:__anon28
pc	tb/dromajo/src/riscv_cpu.h	/^    target_ulong pc;$/;"	m	struct:RISCVCPUState
pc	tb/riscv-isa-sim/riscv/insns/c_ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	tb/riscv-isa-sim/riscv/insns/ebreak.h	/^throw trap_breakpoint(pc);$/;"	v
pc	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t pc;$/;"	m	struct:state_t
pc_alignment_mask	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t pc_alignment_mask() {$/;"	f	class:processor_t
pc_histogram	tb/riscv-isa-sim/riscv/processor.h	/^  std::map<reg_t,uint64_t> pc_histogram;$/;"	m	class:processor_t
pci_add_capability	tb/dromajo/src/pci.cpp	/^int pci_add_capability(PCIDevice *d, const uint8_t *buf, int size)$/;"	f
pci_bus	tb/dromajo/src/pci.cpp	/^    PCIBus *pci_bus;$/;"	m	struct:I440FXState	file:
pci_bus	tb/dromajo/src/virtio.h	/^    PCIBus *pci_bus;$/;"	m	struct:__anon30
pci_data_read	tb/dromajo/src/pci.cpp	/^static uint32_t pci_data_read(PCIBus *s, uint32_t addr, int size_log2)$/;"	f	file:
pci_data_write	tb/dromajo/src/pci.cpp	/^static void pci_data_write(PCIBus *s, uint32_t addr,$/;"	f	file:
pci_dev	tb/dromajo/src/pci.cpp	/^    PCIDevice *pci_dev;$/;"	m	struct:I440FXState	file:
pci_dev	tb/dromajo/src/virtio.cpp	/^    PCIDevice *pci_dev;$/;"	m	struct:VIRTIODevice	file:
pci_device_config_read	tb/dromajo/src/pci.cpp	/^static uint32_t pci_device_config_read(PCIDevice *d, uint32_t addr,$/;"	f	file:
pci_device_config_write	tb/dromajo/src/pci.cpp	/^static void pci_device_config_write(PCIDevice *d, uint32_t addr,$/;"	f	file:
pci_device_config_write8	tb/dromajo/src/pci.cpp	/^static void pci_device_config_write8(PCIDevice *d, uint32_t addr,$/;"	f	file:
pci_device_get_devfn	tb/dromajo/src/pci.cpp	/^int pci_device_get_devfn(PCIDevice *d)$/;"	f
pci_device_get_dma_ptr	tb/dromajo/src/pci.cpp	/^uint8_t *pci_device_get_dma_ptr(PCIDevice *d, uint64_t addr)$/;"	f
pci_device_get_irq	tb/dromajo/src/pci.cpp	/^IRQSignal *pci_device_get_irq(PCIDevice *d, unsigned int irq_num)$/;"	f
pci_device_get_mem_map	tb/dromajo/src/pci.cpp	/^PhysMemoryMap *pci_device_get_mem_map(PCIDevice *d)$/;"	f
pci_device_get_port_map	tb/dromajo/src/pci.cpp	/^PhysMemoryMap *pci_device_get_port_map(PCIDevice *d)$/;"	f
pci_device_set_config16	tb/dromajo/src/pci.cpp	/^void pci_device_set_config16(PCIDevice *d, uint8_t addr, uint16_t val)$/;"	f
pci_device_set_config8	tb/dromajo/src/pci.cpp	/^void pci_device_set_config8(PCIDevice *d, uint8_t addr, uint8_t val)$/;"	f
pci_device_set_irq	tb/dromajo/src/pci.cpp	/^static void pci_device_set_irq(void *opaque, int irq_num, int level)$/;"	f	file:
pci_register_bar	tb/dromajo/src/pci.cpp	/^void pci_register_bar(PCIDevice *d, unsigned int bar_num,$/;"	f
pci_register_device	tb/dromajo/src/pci.cpp	/^PCIDevice *pci_register_device(PCIBus *b, const char *name, int devfn,$/;"	f
pci_update_mappings	tb/dromajo/src/pci.cpp	/^static void pci_update_mappings(PCIDevice *d)$/;"	f	file:
pci_write_bar	tb/dromajo/src/pci.cpp	/^static int pci_write_bar(PCIDevice *d, uint32_t addr,$/;"	f	file:
pending_exception	tb/dromajo/src/machine.h	/^    int         pending_exception;$/;"	m	struct:VirtMachine
pending_exception	tb/dromajo/src/riscv_cpu.h	/^    int pending_exception; \/* used during MMU exception handling *\/$/;"	m	struct:RISCVCPUState
pending_interrupt	tb/dromajo/src/machine.h	/^    int         pending_interrupt;$/;"	m	struct:VirtMachine
pending_tval	tb/dromajo/src/riscv_cpu.h	/^    target_ulong pending_tval;$/;"	m	struct:RISCVCPUState
pepe	fpga/src/paper_test/src/pepe.h	/^static uint64_t pepe[] = {$/;"	v
perf_disable_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ void perf_disable_clock(void)$/;"	f
perf_disable_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ void perf_disable_clock(void)$/;"	f
perf_reset_and_start_timer	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^void perf_reset_and_start_timer() $/;"	f
perf_reset_and_start_timer	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^void perf_reset_and_start_timer() $/;"	f
perf_reset_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ void perf_reset_clock(void)$/;"	f
perf_reset_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ void perf_reset_clock(void)$/;"	f
perf_start_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ void perf_start_clock(void)$/;"	f
perf_start_clock	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ void perf_start_clock(void)$/;"	f
perform_abstract_command	tb/riscv-isa-sim/riscv/debug_module.cc	/^bool debug_module_t::perform_abstract_command()$/;"	f	class:debug_module_t
phys_mem	tb/dromajo/src/iomem.h	/^    uint8_t *phys_mem;$/;"	m	struct:__anon48
phys_mem_get_dirty_bits	tb/dromajo/src/iomem.h	/^static inline const uint32_t *phys_mem_get_dirty_bits(PhysMemoryRange *pr)$/;"	f
phys_mem_is_dirty_bit	tb/dromajo/src/iomem.h	/^static inline BOOL phys_mem_is_dirty_bit(PhysMemoryRange *pr, size_t offset)$/;"	f
phys_mem_map_end	tb/dromajo/src/iomem.cpp	/^void phys_mem_map_end(PhysMemoryMap *s)$/;"	f
phys_mem_map_init	tb/dromajo/src/iomem.cpp	/^PhysMemoryMap *phys_mem_map_init(void)$/;"	f
phys_mem_range	tb/dromajo/src/iomem.h	/^    PhysMemoryRange phys_mem_range[PHYS_MEM_RANGE_MAX];$/;"	m	struct:PhysMemoryMap
phys_mem_set_addr	tb/dromajo/src/iomem.cpp	/^void phys_mem_set_addr(PhysMemoryRange *pr, uint64_t addr, BOOL enabled)$/;"	f
phys_mem_set_dirty_bit	tb/dromajo/src/iomem.h	/^static inline void phys_mem_set_dirty_bit(PhysMemoryRange *pr, size_t offset)$/;"	f
physical_addr_len	tb/dromajo/src/machine.h	/^    uint64_t physical_addr_len;$/;"	m	struct:__anon72
physical_addr_len	tb/dromajo/src/riscv_cpu.h	/^    int physical_addr_len;$/;"	m	struct:RISCVCPUState
pic_irq_state	tb/dromajo/src/pci.cpp	/^    uint8_t pic_irq_state[16];$/;"	m	struct:I440FXState	file:
pic_irqs	tb/dromajo/src/pci.cpp	/^    IRQSignal *pic_irqs; \/* 16 irqs *\/$/;"	m	struct:I440FXState	file:
piix3_dev	tb/dromajo/src/pci.cpp	/^    PCIDevice *piix3_dev;$/;"	m	struct:I440FXState	file:
plic_base_addr	tb/dromajo/src/machine.h	/^    uint64_t plic_base_addr;$/;"	m	struct:__anon72
plic_base_addr	tb/dromajo/src/riscv_machine.h	/^    uint64_t plic_base_addr;$/;"	m	struct:RISCVMachine
plic_enable_irq	tb/dromajo/src/riscv_cpu.h	/^    uint32_t plic_enable_irq;$/;"	m	struct:RISCVCPUState
plic_irq	tb/dromajo/src/riscv_machine.h	/^    IRQSignal plic_irq[32]; \/* IRQ 0 is not used *\/$/;"	m	struct:RISCVMachine
plic_pending_irq	tb/dromajo/src/riscv_machine.h	/^    uint32_t plic_pending_irq;$/;"	m	struct:RISCVMachine
plic_priority	tb/dromajo/src/riscv_machine.cpp	/^static uint32_t plic_priority[PLIC_NUM_SOURCES + 1]; \/\/ XXX migrate to VirtMachine!$/;"	v	file:
plic_read	tb/dromajo/src/riscv_machine.cpp	/^static uint32_t plic_read(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
plic_served_irq	tb/dromajo/src/riscv_machine.h	/^    uint32_t plic_served_irq;$/;"	m	struct:RISCVMachine
plic_set_irq	tb/dromajo/src/riscv_machine.cpp	/^static void plic_set_irq(void *opaque, int irq_num, int state)$/;"	f	file:
plic_size	tb/dromajo/src/machine.h	/^    uint64_t plic_size;$/;"	m	struct:__anon72
plic_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t plic_size;$/;"	m	struct:RISCVMachine
plic_update_mip	tb/dromajo/src/riscv_machine.cpp	/^static void plic_update_mip(RISCVMachine *s, int hartid)$/;"	f	file:
plic_write	tb/dromajo/src/riscv_machine.cpp	/^static void plic_write(void *opaque, uint32_t offset, uint32_t val, int size_log2)$/;"	f	file:
pmp	tb/dromajo/src/riscv_cpu.h	/^    } pmp[16];$/;"	m	struct:RISCVCPUState	typeref:struct:RISCVCPUState::pmp_addr
pmp_addr	tb/dromajo/src/riscv_cpu.h	/^    struct pmp_addr {$/;"	s	struct:RISCVCPUState
pmp_homogeneous	tb/riscv-isa-sim/riscv/mmu.cc	/^reg_t mmu_t::pmp_homogeneous(reg_t addr, reg_t len)$/;"	f	class:mmu_t
pmp_n	tb/dromajo/src/riscv_cpu.h	/^    int pmp_n; \/\/ 0..pmp_n-1 entries are valid$/;"	m	struct:RISCVCPUState
pmp_ok	tb/riscv-isa-sim/riscv/mmu.cc	/^reg_t mmu_t::pmp_ok(reg_t addr, access_type type, reg_t mode)$/;"	f	class:mmu_t
pmpaddr	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t pmpaddr[n_pmp];$/;"	m	struct:state_t
pmpcfg	tb/dromajo/src/riscv_cpu.h	/^    uint8_t pmpcfg[16];$/;"	m	struct:RISCVCPUState
pmpcfg	tb/riscv-isa-sim/riscv/processor.h	/^  uint8_t pmpcfg[n_pmp];$/;"	m	struct:state_t
pmpcfg_t	tb/dromajo/src/riscv.h	/^} pmpcfg_t;$/;"	t	typeref:enum:__anon76
pointer_addr	fpga/src/paper_test/src/main.c	/^volatile uint64_t **pointer_addr            = (volatile uint64_t**) POINTERQ_ADDR;$/;"	v
policy	tb/dromajo/src/LiveCacheCore.h	/^  ReplacementPolicy policy;$/;"	m	class:CacheAssoc
port_map	tb/dromajo/src/pci.cpp	/^    PhysMemoryMap *port_map;$/;"	m	struct:PCIBus	file:
pos_x	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t pos_x;$/;"	m	struct:text_disp
pos_y	src/PAPER_hw/sw/text_disp/text_disp.h	/^  uint8_t pos_y;$/;"	m	struct:text_disp
power_down_flag	tb/dromajo/src/riscv_cpu.h	/^    BOOL power_down_flag; \/* True when the core is idle awaiting$/;"	m	struct:RISCVCPUState
power_up_adv	src/PAPER_hw/sw/common/adv7511_comm.c	/^bool power_up_adv(struct iic_drv * inst) {$/;"	f
precision_hash	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline uint32_t precision_hash (const flexfloat_desc_t desc)$/;"	f
precision_hash2	src/fpu/tb/flexfloat/include/flexfloat.h	/^static inline uint32_t precision_hash2 (const flexfloat_desc_t desc1, const flexfloat_desc_t desc2)$/;"	f
preload_aware_dtm_t	tb/ariane_tb.cpp	/^    preload_aware_dtm_t(int argc, char **argv) : dtm_t(argc, argv) {}$/;"	f	class:preload_aware_dtm_t
preload_aware_dtm_t	tb/ariane_tb.cpp	/^class preload_aware_dtm_t : public dtm_t {$/;"	c	file:
prev	tb/dromajo/src/list.h	/^    struct list_head *prev;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
prev_prv	tb/riscv-isa-sim/riscv/insns/mret.h	/^reg_t prev_prv = get_field(s, MSTATUS_MPP);$/;"	v
prev_prv	tb/riscv-isa-sim/riscv/insns/sret.h	/^reg_t prev_prv = get_field(s, MSTATUS_SPP);$/;"	v
primitiveTypes_h	tb/riscv-isa-sim/softfloat/primitiveTypes.h	38;"	d
primitives_h	tb/riscv-isa-sim/softfloat/primitives.h	38;"	d
printBits	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^void printBits(const char *preamble, uint8_t *data, size_t len) {$/;"	f
print_fileopen_err	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void print_fileopen_err(const char * file_name, char * fn_name) {$/;"	f
print_nullpntr_err	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^ void print_nullpntr_err(char * pointer_purpose, char * fn_name) {$/;"	f
print_stats	tb/riscv-isa-sim/riscv/cachesim.cc	/^void cache_sim_t::print_stats()$/;"	f	class:cache_sim_t
print_status	fpga/src/bootrom/src/sd.c	/^void print_status(const char *cmd, uint8_t response)$/;"	f
print_status	fpga/src/paper_test/src/sd.c	/^void print_status(const char *cmd, uint8_t response)$/;"	f
print_target_ulong	tb/dromajo/src/riscv_cpu.cpp	/^static void print_target_ulong(target_ulong a)$/;"	f	file:
print_uart	fpga/src/bootrom/src/uart.c	/^void print_uart(const char *str)$/;"	f
print_uart	fpga/src/paper_test/src/uart.c	/^void print_uart(const char *str)$/;"	f
print_uart	openpiton/bootrom/linux/src/uart.c	/^int print_uart(const char *str)$/;"	f
print_uart_addr	fpga/src/bootrom/src/uart.c	/^void print_uart_addr(uint64_t addr)$/;"	f
print_uart_addr	fpga/src/paper_test/src/uart.c	/^void print_uart_addr(uint64_t addr)$/;"	f
print_uart_addr	openpiton/bootrom/linux/src/uart.c	/^int print_uart_addr(uint64_t addr)$/;"	f
print_uart_byte	fpga/src/bootrom/src/uart.c	/^void print_uart_byte(uint8_t byte)$/;"	f
print_uart_byte	fpga/src/paper_test/src/uart.c	/^void print_uart_byte(uint8_t byte)$/;"	f
print_uart_byte	openpiton/bootrom/linux/src/uart.c	/^int print_uart_byte(uint8_t byte)$/;"	f
print_uart_char	fpga/src/paper_test/src/uart.c	/^void print_uart_char(char character)$/;"	f
print_uart_dec	openpiton/bootrom/linux/src/uart.c	/^int print_uart_dec(uint32_t val, uint32_t digits)$/;"	f
print_uart_int	fpga/src/bootrom/src/uart.c	/^void print_uart_int(uint32_t addr)$/;"	f
print_uart_int	fpga/src/paper_test/src/uart.c	/^void print_uart_int(uint32_t addr)$/;"	f
print_uart_int	openpiton/bootrom/linux/src/uart.c	/^int print_uart_int(uint32_t addr)$/;"	f
priv	tb/dpi/sim_spike.h	/^  char     priv;$/;"	m	struct:__anon28
priv	tb/dromajo/src/riscv_cpu.h	/^    uint8_t priv; \/* see PRV_x *\/$/;"	m	struct:RISCVCPUState
proc	tb/riscv-isa-sim/riscv/mmu.h	/^  processor_t* proc;$/;"	m	class:mmu_t
proc_id	tb/dromajo/src/fs.h	/^    uint32_t proc_id;$/;"	m	struct:__anon61
proc_reset	tb/dpi/sim_spike.h	/^  void proc_reset(unsigned id) {};$/;"	f	class:sim_spike_t
proc_reset	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::proc_reset(unsigned id)$/;"	f	class:debug_module_t
proc_reset	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::proc_reset(unsigned id)$/;"	f	class:sim_t
processor_t	tb/riscv-isa-sim/riscv/processor.cc	/^processor_t::processor_t(const char* isa, simif_t* sim, uint32_t id,$/;"	f	class:processor_t
processor_t	tb/riscv-isa-sim/riscv/processor.h	/^class processor_t : public abstract_device_t$/;"	c
procs	tb/dpi/sim_spike.h	/^  std::vector<processor_t*> procs;$/;"	m	class:sim_spike_t
procs	tb/riscv-isa-sim/riscv/devices.h	/^  std::vector<processor_t*>& procs;$/;"	m	class:clint_t
procs	tb/riscv-isa-sim/riscv/sim.h	/^  std::vector<processor_t*> procs;$/;"	m	class:sim_t
progbufsize	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned progbufsize;$/;"	m	class:debug_module_t
progbufsize	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned progbufsize;$/;"	m	struct:__anon133
program_buffer	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint8_t *program_buffer;$/;"	m	class:debug_module_t
program_buffer_bytes	tb/riscv-isa-sim/riscv/debug_module.h	/^    unsigned program_buffer_bytes;$/;"	m	class:debug_module_t
props	tb/dromajo/src/json.h	/^    JSONProperty *props;$/;"	m	struct:JSONObject
prv	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t prv;    \/\/ TODO: Can this be an enum instead?$/;"	m	struct:state_t
prv	tb/riscv-isa-sim/riscv/processor.h	/^  uint8_t prv;$/;"	m	struct:__anon123
ps7GetSiliconVersion	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ps7GetSiliconVersion () {$/;"	f
ps7GetSiliconVersion	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ps7GetSiliconVersion () {$/;"	f
ps7_clock_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long *ps7_clock_init_data = ps7_clock_init_data_3_0;$/;"	v
ps7_clock_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long *ps7_clock_init_data = ps7_clock_init_data_3_0;$/;"	v
ps7_clock_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_clock_init_data_1_0[] = {$/;"	v
ps7_clock_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_clock_init_data_1_0[] = {$/;"	v
ps7_clock_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_clock_init_data_2_0[] = {$/;"	v
ps7_clock_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_clock_init_data_2_0[] = {$/;"	v
ps7_clock_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_clock_init_data_3_0[] = {$/;"	v
ps7_clock_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_clock_init_data_3_0[] = {$/;"	v
ps7_config	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ps7_config(unsigned long * ps7_config_init) $/;"	f
ps7_config	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ps7_config(unsigned long * ps7_config_init) $/;"	f
ps7_ddr_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long *ps7_ddr_init_data = ps7_ddr_init_data_3_0;$/;"	v
ps7_ddr_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long *ps7_ddr_init_data = ps7_ddr_init_data_3_0;$/;"	v
ps7_ddr_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_ddr_init_data_1_0[] = {$/;"	v
ps7_ddr_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_ddr_init_data_1_0[] = {$/;"	v
ps7_ddr_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_ddr_init_data_2_0[] = {$/;"	v
ps7_ddr_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_ddr_init_data_2_0[] = {$/;"	v
ps7_ddr_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_ddr_init_data_3_0[] = {$/;"	v
ps7_ddr_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_ddr_init_data_3_0[] = {$/;"	v
ps7_debug	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ps7_debug() $/;"	f
ps7_debug	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ps7_debug() $/;"	f
ps7_debug_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_debug_1_0[] = {$/;"	v
ps7_debug_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_debug_1_0[] = {$/;"	v
ps7_debug_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_debug_2_0[] = {$/;"	v
ps7_debug_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_debug_2_0[] = {$/;"	v
ps7_debug_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_debug_3_0[] = {$/;"	v
ps7_debug_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_debug_3_0[] = {$/;"	v
ps7_init	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ps7_init() $/;"	f
ps7_init	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ps7_init() $/;"	f
ps7_mio_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long *ps7_mio_init_data = ps7_mio_init_data_3_0;$/;"	v
ps7_mio_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long *ps7_mio_init_data = ps7_mio_init_data_3_0;$/;"	v
ps7_mio_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_mio_init_data_1_0[] = {$/;"	v
ps7_mio_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_mio_init_data_1_0[] = {$/;"	v
ps7_mio_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_mio_init_data_2_0[] = {$/;"	v
ps7_mio_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_mio_init_data_2_0[] = {$/;"	v
ps7_mio_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_mio_init_data_3_0[] = {$/;"	v
ps7_mio_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_mio_init_data_3_0[] = {$/;"	v
ps7_peripherals_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long *ps7_peripherals_init_data = ps7_peripherals_init_data_3_0;$/;"	v
ps7_peripherals_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long *ps7_peripherals_init_data = ps7_peripherals_init_data_3_0;$/;"	v
ps7_peripherals_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_peripherals_init_data_1_0[] = {$/;"	v
ps7_peripherals_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_peripherals_init_data_1_0[] = {$/;"	v
ps7_peripherals_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_peripherals_init_data_2_0[] = {$/;"	v
ps7_peripherals_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_peripherals_init_data_2_0[] = {$/;"	v
ps7_peripherals_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_peripherals_init_data_3_0[] = {$/;"	v
ps7_peripherals_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_peripherals_init_data_3_0[] = {$/;"	v
ps7_pll_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long *ps7_pll_init_data = ps7_pll_init_data_3_0;$/;"	v
ps7_pll_init_data	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long *ps7_pll_init_data = ps7_pll_init_data_3_0;$/;"	v
ps7_pll_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_pll_init_data_1_0[] = {$/;"	v
ps7_pll_init_data_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_pll_init_data_1_0[] = {$/;"	v
ps7_pll_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_pll_init_data_2_0[] = {$/;"	v
ps7_pll_init_data_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_pll_init_data_2_0[] = {$/;"	v
ps7_pll_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_pll_init_data_3_0[] = {$/;"	v
ps7_pll_init_data_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_pll_init_data_3_0[] = {$/;"	v
ps7_post_config	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^ps7_post_config() $/;"	f
ps7_post_config	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^ps7_post_config() $/;"	f
ps7_post_config_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_post_config_1_0[] = {$/;"	v
ps7_post_config_1_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_post_config_1_0[] = {$/;"	v
ps7_post_config_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_post_config_2_0[] = {$/;"	v
ps7_post_config_2_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_post_config_2_0[] = {$/;"	v
ps7_post_config_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init.c	/^unsigned long ps7_post_config_3_0[] = {$/;"	v
ps7_post_config_3_0	src/PAPER_hw/sdk/PAPER_ref_hw/ps7_init_gpl.c	/^unsigned long ps7_post_config_3_0[] = {$/;"	v
psf2_charsize	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_charsize;$/;"	m	struct:psf_font
psf2_flags	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_flags;$/;"	m	struct:psf_font
psf2_headersize	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_headersize;$/;"	m	struct:psf_font
psf2_height	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_width,psf2_height;$/;"	m	struct:psf_font
psf2_length	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_length;$/;"	m	struct:psf_font
psf2_magic	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	unsigned char psf2_magic[4];$/;"	m	struct:psf_font
psf2_version	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_version;$/;"	m	struct:psf_font
psf2_width	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	int	psf2_width,psf2_height;$/;"	m	struct:psf_font
psf2meminit	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void psf2meminit(struct psf_font * f, char * fout) {$/;"	f
psf_charsize	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	char psf_charsize;$/;"	m	struct:psf_font
psf_close_font	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_close_font(struct psf_font *font)$/;"	f
psf_fd	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	void *psf_fd;$/;"	m	struct:psf_font
psf_file	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^		typedef FILE *psf_file;$/;"	t	file:
psf_file	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^		typedef int psf_file;$/;"	t	file:
psf_file	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^    typedef gzFile psf_file;$/;"	t	file:
psf_font	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^struct psf_font$/;"	s
psf_get_glyph_height	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^int psf_get_glyph_height(struct psf_font *font)$/;"	f
psf_get_glyph_size	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^int psf_get_glyph_size(struct psf_font *font)$/;"	f
psf_get_glyph_total	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^int psf_get_glyph_total(struct psf_font *font)$/;"	f
psf_get_glyph_width	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^int psf_get_glyph_width(struct psf_font *font)$/;"	f
psf_magic	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	unsigned char psf_magic[2];$/;"	m	struct:psf_font
psf_mode	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	char psf_mode;$/;"	m	struct:psf_font
psf_open_font	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_open_font(struct psf_font *font, char *fname)$/;"	f
psf_read_glyph	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_read_glyph(struct psf_font *font, void *mem, int size, int fill, int clear)$/;"	f
psf_read_glyph_bitmap	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_read_glyph_bitmap(struct psf_font *font, void *mem) {$/;"	f
psf_read_header	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_read_header(struct psf_font *font)$/;"	f
psf_read_idx_glyph	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_read_idx_glyph(struct psf_font *font, void *mem, int size, int fill, int clear, unsigned int idx) {$/;"	f
psf_read_idx_glyph_bitmap	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_read_idx_glyph_bitmap(struct psf_font *font, void *mem, unsigned int idx) {$/;"	f
psf_reset_fileread	src/PAPER_hw/sim/csrc/libpsf/libpsf.c	/^void psf_reset_fileread(struct psf_font *font) {$/;"	f
psf_type	src/PAPER_hw/sim/csrc/libpsf/psf.h	/^	char psf_type;$/;"	m	struct:psf_font
pstrcat	tb/dromajo/src/cutils.cpp	/^char *pstrcat(char *buf, int buf_size, const char *s)$/;"	f
pstrcpy	tb/dromajo/src/cutils.cpp	/^void pstrcpy(char *buf, int buf_size, const char *str)$/;"	f
ptbase	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t ptbase;$/;"	m	struct:vm_info
ptesize	tb/riscv-isa-sim/riscv/mmu.h	/^  int ptesize;$/;"	m	struct:vm_info
put_be32	tb/dromajo/src/cutils.h	/^static inline void put_be32(uint8_t *d, uint32_t v)$/;"	f
put_be64	tb/dromajo/src/cutils.h	/^static inline void put_be64(uint8_t *d, uint64_t v)$/;"	f
put_le16	tb/dromajo/src/cutils.h	/^static inline void put_le16(uint8_t *ptr, uint16_t v)$/;"	f
put_le32	tb/dromajo/src/cutils.h	/^static inline void put_le32(uint8_t *ptr, uint32_t v)$/;"	f
put_le64	tb/dromajo/src/cutils.h	/^static inline void put_le64(uint8_t *ptr, uint64_t v)$/;"	f
pwr_ah	src/PAPER_hw/sw/kerbin/main2.c	/^void pwr_ah(bool on) {$/;"	f
pwr_ah	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*pwr_ah)(bool on);$/;"	m	struct:text_driver
px_format	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { rgb, four44, four22 } px_format;$/;"	t	typeref:enum:__anon25
qid	tb/dromajo/src/fs.h	/^    FSQID qid;$/;"	m	struct:__anon60
qnxnto	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	/^char const* qnxnto = "INFO" ":" "qnxnto[]";$/;"	v
qnxnto	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdCXX/CMakeCXXCompilerId.cpp	/^char const* qnxnto = "INFO" ":" "qnxnto[]";$/;"	v
quantize_sat	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^double quantize_sat( int i_bits, int frac_bits, double val, bool rnd) {$/;"	f
questa-cmd	Makefile	/^	questa-cmd   := -do " log -r \/*; run -all;"$/;"	m
questa-cmd	Makefile	/^	questa-cmd   := -do "coverage save -onexit tmp\/$@.ucdb; run -a; quit -code [coverage attribute -name TESTSTATUS -concise]"$/;"	m
questa_version	Makefile	/^questa_version ?= ${QUESTASIM_VERSION}$/;"	m
questa_version	src/pmp/Makefile	/^questa_version ?= # -10.7b$/;"	m
questa_version	tb/tb_cva6_icache/Makefile	/^questa_version ?= ${QUESTASIM_VERSION}$/;"	m
questa_version	tb/tb_serdiv/Makefile	/^questa_version ?= ${QUESTASIM_VERSION}$/;"	m
questa_version	tb/tb_wb_dcache/Makefile	/^questa_version ?= ${QUESTASIM_VERSION}$/;"	m
questa_version	tb/tb_wt_dcache/Makefile	/^questa_version ?= ${QUESTASIM_VERSION}$/;"	m
queue	tb/dromajo/src/virtio.cpp	/^    QueueState queue[MAX_QUEUE];$/;"	m	struct:VIRTIODevice	file:
queue_idx	tb/dromajo/src/virtio.cpp	/^    int queue_idx;$/;"	m	struct:__anon35	file:
queue_idx	tb/dromajo/src/virtio.cpp	/^    int queue_idx;$/;"	m	struct:__anon41	file:
queue_notify	tb/dromajo/src/virtio.cpp	/^static void queue_notify(VIRTIODevice *s, int queue_idx)$/;"	f	file:
queue_sel	tb/dromajo/src/virtio.cpp	/^    uint32_t queue_sel; \/* currently selected queue *\/$/;"	m	struct:VIRTIODevice	file:
quit	tb/dpi/remote_bitbang.h	/^  unsigned char quit;$/;"	m	class:remote_bitbang_t
r	tb/riscv-isa-sim/riscv/interactive.cc	/^  freg_t r;$/;"	m	union:fpr	file:
r	tb/riscv-isa-sim/riscv/rocc.h	/^  rocc_insn_t r;$/;"	m	union:rocc_insn_union_t
raise_exception	tb/dromajo/src/riscv_cpu.cpp	/^static void raise_exception(RISCVCPUState *s, uint64_t cause)$/;"	f	file:
raise_exception2	tb/dromajo/src/riscv_cpu.cpp	/^static void raise_exception2(RISCVCPUState *s, uint64_t cause,$/;"	f	file:
raise_interrupt	tb/dromajo/src/riscv_cpu.cpp	/^static __exception int raise_interrupt(RISCVCPUState *s)$/;"	f	file:
raise_interrupt	tb/riscv-isa-sim/riscv/extension.cc	/^void extension_t::raise_interrupt()$/;"	f	class:extension_t
ram_base_addr	tb/dromajo/src/machine.h	/^    uint64_t ram_base_addr;$/;"	m	struct:__anon72
ram_base_addr	tb/dromajo/src/riscv_machine.h	/^    uint64_t ram_base_addr;$/;"	m	struct:RISCVMachine
ram_size	tb/dromajo/src/machine.h	/^    uint64_t ram_size;$/;"	m	struct:__anon72
ram_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t ram_size;$/;"	m	struct:RISCVMachine
rand_text_attribs	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^struct rand_text_attribs {$/;"	s
random	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    char random;$/;"	m	struct:__anon24
rbr	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t		   rbr;          \/\/ receive buffer register    (0x00)$/;"	m	struct:DW_apb_uart_state
rd	tb/dpi/sim_spike.h	/^  char     rd;$/;"	m	struct:__anon28
rd	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rd() { return x(7, 5); }$/;"	f	class:insn_t
rd	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned rd : 5;$/;"	m	struct:rocc_insn_t
rdcycle	bootrom/encoding.h	214;"	d
rdcycle	src/riscv-dbg/debug_rom/encoding.h	214;"	d
rdcycle	tb/riscv-isa-sim/riscv/encoding.h	218;"	d
rdinstret	bootrom/encoding.h	215;"	d
rdinstret	src/riscv-dbg/debug_rom/encoding.h	215;"	d
rdinstret	tb/riscv-isa-sim/riscv/encoding.h	219;"	d
rdtime	bootrom/encoding.h	213;"	d
rdtime	src/riscv-dbg/debug_rom/encoding.h	213;"	d
rdtime	tb/riscv-isa-sim/riscv/encoding.h	217;"	d
read	tb/dromajo/src/LiveCache.cpp	/^void LiveCache::read(uint64_t addr) {$/;"	f	class:LiveCache
read32	tb/riscv-isa-sim/riscv/debug_module.cc	/^uint32_t debug_module_t::read32(uint8_t *memory, unsigned int index)$/;"	f	class:debug_module_t
readBuf	src/PAPER_hw/sw/common/adv7511_comm.c	/^uint8_t readBuf[24];$/;"	v
readLine	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *readLine(Addr_t addr) {$/;"	f	class:CacheGeneric
read_accesses	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t read_accesses;$/;"	m	class:cache_sim_t
read_adv	src/PAPER_hw/sw/common/adv7511_comm.c	/^bool read_adv(struct iic_drv * inst, uint8_t readAddr, uint8_t * readBuf, int numBytes) {$/;"	f
read_async	tb/dromajo/src/virtio.h	/^    int (*read_async)(BlockDevice *bs,$/;"	m	struct:BlockDevice
read_chunk	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::read_chunk(addr_t taddr, size_t len, void* dst)$/;"	f	class:sim_t
read_csr	bootrom/encoding.h	194;"	d
read_csr	src/riscv-dbg/debug_rom/encoding.h	194;"	d
read_csr	tb/riscv-isa-sim/riscv/encoding.h	198;"	d
read_data	tb/dromajo/src/virtio.h	/^    int (*read_data)(void *opaque, uint8_t *buf, int len);$/;"	m	struct:__anon31
read_elf	tb/dpi/elfloader.cc	/^extern "C" void read_elf(const char* filename) {$/;"	f
read_elf	tb/dpi/spike.cc	/^void read_elf(const char* filename) {$/;"	f
read_fp_reg	tb/dromajo/src/riscv_cpu.cpp	68;"	d	file:
read_func	tb/dromajo/src/iomem.h	/^    DeviceReadFunc *read_func;$/;"	m	struct:__anon48
read_misses	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t read_misses;$/;"	m	class:cache_sim_t
read_reg	fpga/src/bootrom/src/spi.c	/^uint32_t read_reg(uintptr_t addr)$/;"	f
read_reg	fpga/src/paper_test/src/spi.c	/^uint32_t read_reg(uintptr_t addr)$/;"	f
read_reg	openpiton/bootrom/linux/src/spi.c	/^uint32_t read_reg(uintptr_t addr)$/;"	f
read_reg	tb/dromajo/src/riscv_cpu.cpp	63;"	d	file:
read_reg_u32	fpga/src/paper_test/src/main.c	/^uint32_t read_reg_u32(uintptr_t addr)$/;"	f
read_reg_u8	fpga/src/bootrom/src/uart.c	/^uint8_t read_reg_u8(uintptr_t addr)$/;"	f
read_reg_u8	fpga/src/paper_test/src/uart.c	/^uint8_t read_reg_u8(uintptr_t addr)$/;"	f
read_reg_u8	openpiton/bootrom/linux/src/uart.c	/^uint8_t read_reg_u8(uintptr_t addr)$/;"	f
read_section	tb/dpi/elfloader.cc	/^extern "C" char read_section (long long address, const svOpenArrayHandle buffer) {$/;"	f
read_txt_meminit	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void read_txt_meminit(const char * fn, struct text_display * d, bool clr_buf) {$/;"	f
read_uart_byte	fpga/src/paper_test/src/uart.c	/^uint8_t read_uart_byte(void)$/;"	f
readline	tb/riscv-isa-sim/riscv/interactive.cc	/^static std::string readline(int fd)$/;"	f	file:
readonaddr	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool readonaddr;$/;"	m	struct:__anon135
readondata	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool readondata;$/;"	m	struct:__anon135
ready	tb/dromajo/src/virtio.cpp	/^    uint32_t ready; \/* 0 or 1 *\/$/;"	m	struct:__anon33	file:
recv_buf	tb/dpi/remote_bitbang.h	/^  char recv_buf[buf_size];$/;"	m	class:remote_bitbang_t
recv_buf	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  char recv_buf[buf_size];$/;"	m	class:remote_bitbang_t
recv_end	tb/dpi/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_end	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_start	tb/dpi/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
recv_start	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  ssize_t recv_start, recv_end;$/;"	m	class:remote_bitbang_t
refill_icache	tb/riscv-isa-sim/riscv/mmu.h	/^  inline icache_entry_t* refill_icache(reg_t addr, icache_entry_t* entry)$/;"	f	class:mmu_t
refill_tlb	tb/riscv-isa-sim/riscv/mmu.cc	/^tlb_entry_t mmu_t::refill_tlb(reg_t vaddr, reg_t paddr, char* host_addr, access_type type)$/;"	f	class:mmu_t
refresh	tb/dromajo/src/machine.h	/^    void (*refresh)(struct FBDevice *fb_dev,$/;"	m	struct:FBDevice
reg	tb/dromajo/src/riscv_cpu.h	/^    target_ulong reg[32];$/;"	m	struct:RISCVCPUState
reg	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint32_t reg;$/;"	m	class:lfsr_t
reg_from_bytes	tb/riscv-isa-sim/riscv/mmu.cc	/^reg_t reg_from_bytes(size_t len, const uint8_t* bytes)$/;"	f
reg_name	tb/dromajo/src/riscv_cpu.cpp	/^static const char *reg_name[32] = {$/;"	v	file:
reg_names	tb/dromajo/src/dw_apb_uart.cpp	/^static const char *reg_names[256\/4] = {$/;"	v	file:
reg_prior	tb/dromajo/src/riscv_cpu.h	/^    target_ulong reg_prior[32];$/;"	m	struct:RISCVCPUState
reg_t	tb/riscv-isa-sim/riscv/decode.h	/^typedef uint64_t reg_t;$/;"	t
regfile_t	tb/riscv-isa-sim/riscv/decode.h	/^class regfile_t$/;"	c
register_base_instructions	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::register_base_instructions()$/;"	f	class:processor_t
register_extension	tb/riscv-isa-sim/riscv/extensions.cc	/^void register_extension(const char* name, std::function<extension_t*()> f)$/;"	f
register_extension	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::register_extension(extension_t* x)$/;"	f	class:processor_t
register_insn	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::register_insn(insn_desc_t desc)$/;"	f	class:processor_t
register_memtracer	tb/riscv-isa-sim/riscv/mmu.cc	/^void mmu_t::register_memtracer(memtracer_t* t)$/;"	f	class:mmu_t
register_ram	tb/dromajo/src/iomem.h	/^    PhysMemoryRange *(*register_ram)(PhysMemoryMap *s, uint64_t addr,$/;"	m	struct:PhysMemoryMap
register_ram_entry	tb/dromajo/src/iomem.cpp	/^PhysMemoryRange *register_ram_entry(PhysMemoryMap *s, uint64_t addr,$/;"	f
remote_bitbang	tb/dpi/sim_spike.h	/^  remote_bitbang_t* remote_bitbang;$/;"	m	class:sim_spike_t
remote_bitbang	tb/riscv-isa-sim/riscv/sim.h	/^  remote_bitbang_t* remote_bitbang;$/;"	m	class:sim_t
remote_bitbang_t	tb/dpi/remote_bitbang.cc	/^remote_bitbang_t::remote_bitbang_t(uint16_t port) :$/;"	f	class:remote_bitbang_t
remote_bitbang_t	tb/dpi/remote_bitbang.h	/^class remote_bitbang_t$/;"	c
remote_bitbang_t	tb/riscv-isa-sim/riscv/remote_bitbang.cc	/^remote_bitbang_t::remote_bitbang_t(uint16_t port, jtag_dtm_t *tap) :$/;"	f	class:remote_bitbang_t
remote_bitbang_t	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^class remote_bitbang_t$/;"	c
req	tb/dromajo/src/virtio.cpp	/^    BlockRequest req; \/* request in progress *\/$/;"	m	struct:VIRTIOBlockDevice	file:
req_in_progress	tb/dromajo/src/virtio.cpp	/^    BOOL req_in_progress;$/;"	m	struct:VIRTIO9PDevice	file:
req_in_progress	tb/dromajo/src/virtio.cpp	/^    BOOL req_in_progress;$/;"	m	struct:VIRTIOBlockDevice	file:
require	tb/riscv-isa-sim/riscv/decode.h	186;"	d
require_accelerator	tb/riscv-isa-sim/riscv/decode.h	192;"	d
require_authentication	tb/riscv-isa-sim/riscv/debug_module.h	/^    bool require_authentication;$/;"	m	class:debug_module_t
require_extension	tb/riscv-isa-sim/riscv/decode.h	190;"	d
require_fp	tb/riscv-isa-sim/riscv/decode.h	191;"	d
require_privilege	tb/riscv-isa-sim/riscv/decode.h	187;"	d
require_rv32	tb/riscv-isa-sim/riscv/decode.h	189;"	d
require_rv64	tb/riscv-isa-sim/riscv/decode.h	188;"	d
reserved	fpga/src/bootrom/src/gpt.h	/^    uint32_t reserved; \/\/! must be 0$/;"	m	struct:gpt_pth
reserved	fpga/src/paper_test/src/gpt.h	/^    uint32_t reserved; \/\/! must be 0$/;"	m	struct:gpt_pth
reserved	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t reserved; \/\/! must be 0$/;"	m	struct:gpt_pth
reset	tb/ariane_tb.cpp	/^    void reset() {}$/;"	f	class:preload_aware_dtm_t
reset	tb/dpi/remote_bitbang.cc	/^void remote_bitbang_t::reset(){$/;"	f	class:remote_bitbang_t
reset	tb/riscv-isa-sim/riscv/clint.cc	/^void clint_t::reset() {$/;"	f	class:clint_t
reset	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::reset()$/;"	f	class:debug_module_t
reset	tb/riscv-isa-sim/riscv/extension.h	/^  virtual void reset() {};$/;"	f	class:extension_t
reset	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^void jtag_dtm_t::reset() {$/;"	f	class:jtag_dtm_t
reset	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::reset()$/;"	f	class:processor_t
reset	tb/riscv-isa-sim/riscv/processor.cc	/^void state_t::reset(reg_t max_isa)$/;"	f	class:state_t
reset	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::reset()$/;"	f	class:sim_t
reset_pl	src/PAPER_hw/sw/text_disp/text_driver.h	/^  void (*reset_pl)(void);$/;"	m	struct:text_driver
reset_text_disp	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void reset_text_disp(struct text_display * d) {$/;"	f
reset_vec	bootrom/bootrom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec	fpga/src/bootrom/bootrom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec	fpga/src/paper_test/bootrom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec	src/riscv-dbg/debug_rom/debug_rom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec	tb/dpi/bootrom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec	tb/riscv-isa-sim/riscv/bootrom.h	/^uint32_t reset_vec[reset_vec_size] = {$/;"	v
reset_vec_size	bootrom/bootrom.h	/^const int reset_vec_size = 402;$/;"	v
reset_vec_size	fpga/src/bootrom/bootrom.h	/^const int reset_vec_size = 1732;$/;"	v
reset_vec_size	fpga/src/paper_test/bootrom.h	/^const int reset_vec_size = 1732;$/;"	v
reset_vec_size	src/riscv-dbg/debug_rom/debug_rom.h	/^const int reset_vec_size = 38;$/;"	v
reset_vec_size	tb/dpi/bootrom.h	/^const int reset_vec_size = 402;$/;"	v
reset_vec_size	tb/riscv-isa-sim/riscv/bootrom.h	/^const int reset_vec_size = 402;$/;"	v
reset_vector	tb/dromajo/src/machine.h	/^    uint64_t reset_vector;$/;"	m	struct:__anon72
reset_vector	tb/dromajo/src/riscv_machine.h	/^    uint64_t reset_vector;$/;"	m	struct:RISCVMachine
resize_pending	tb/dromajo/src/dromajo_main.cpp	/^    BOOL resize_pending;$/;"	m	struct:__anon51	file:
resumeack	tb/riscv-isa-sim/riscv/debug_module.h	/^    bool resumeack[1024];$/;"	m	class:debug_module_t
resumereq	tb/riscv-isa-sim/riscv/debug_module.h	/^  bool resumereq;$/;"	m	struct:__anon131
revision	fpga/src/bootrom/src/gpt.h	/^    uint32_t revision;$/;"	m	struct:gpt_pth
revision	fpga/src/paper_test/src/gpt.h	/^    uint32_t revision;$/;"	m	struct:gpt_pth
revision	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t revision;$/;"	m	struct:gpt_pth
rgb	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { rgb, four44, four22 } px_format;$/;"	e	enum:__anon25
rgb2444	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void rgb2444 ( struct frbuf * fb ) {$/;"	f
rhs	tb/riscv-isa-sim/riscv/insns/div.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/divu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/divuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/divw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/rem.h	/^sreg_t rhs = sext_xlen(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/remu.h	/^reg_t rhs = zext_xlen(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/remuw.h	/^reg_t rhs = zext32(RS2);$/;"	v
rhs	tb/riscv-isa-sim/riscv/insns/remw.h	/^sreg_t rhs = sext32(RS2);$/;"	v
right	src/PAPER_hw/sw/text_disp/text_disp.h	/^enum cursor_dir { up, down, left, right };$/;"	e	enum:cursor_dir
riscv-amo-tests	Makefile	/^riscv-amo-tests           := $(shell xargs printf '\\n%s' < $(riscv-amo-tests-list)  | cut -b 1-)$/;"	m
riscv-amo-tests-list	Makefile	/^riscv-amo-tests-list      := ci\/riscv-amo-tests.list$/;"	m
riscv-asm-tests	Makefile	/^riscv-asm-tests           := $(shell xargs printf '\\n%s' < $(riscv-asm-tests-list)  | cut -b 1-)$/;"	m
riscv-asm-tests-list	Makefile	/^riscv-asm-tests-list      := ci\/riscv-asm-tests.list$/;"	m
riscv-benchmarks	Makefile	/^riscv-benchmarks          := $(shell xargs printf '\\n%s' < $(riscv-benchmarks-list) | cut -b 1-)$/;"	m
riscv-benchmarks-dir	Makefile	/^riscv-benchmarks-dir      := tmp\/riscv-tests\/build\/benchmarks\/$/;"	m
riscv-benchmarks-list	Makefile	/^riscv-benchmarks-list     := ci\/riscv-benchmarks.list$/;"	m
riscv-fp-tests	Makefile	/^riscv-fp-tests            := $(shell xargs printf '\\n%s' < $(riscv-fp-tests-list)   | cut -b 1-)$/;"	m
riscv-fp-tests-list	Makefile	/^riscv-fp-tests-list       := ci\/riscv-fp-tests.list$/;"	m
riscv-mul-tests	Makefile	/^riscv-mul-tests           := $(shell xargs printf '\\n%s' < $(riscv-mul-tests-list)  | cut -b 1-)$/;"	m
riscv-mul-tests-list	Makefile	/^riscv-mul-tests-list      := ci\/riscv-mul-tests.list$/;"	m
riscv-test-dir	Makefile	/^riscv-test-dir            := tmp\/riscv-tests\/build\/isa\/$/;"	m
riscv-torture-bin	Makefile	/^riscv-torture-bin    := java -jar sbt-launch.jar$/;"	m
riscv-torture-dir	Makefile	/^riscv-torture-dir    := tmp\/riscv-torture$/;"	m
riscv_benchmark_exit_code	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_benchmark_exit_code(RISCVCPUState *s)$/;"	f
riscv_build_fdt	tb/dromajo/src/riscv_machine.cpp	/^static int riscv_build_fdt(RISCVMachine *m, uint8_t *dst, const char *dtb_name,$/;"	f	file:
riscv_cpu_deserialize	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_deserialize(RISCVCPUState *s, const char *dump_name)$/;"	f
riscv_cpu_end	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_end(RISCVCPUState *s)$/;"	f
riscv_cpu_flush_tlb_write_range_ram	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_flush_tlb_write_range_ram(RISCVCPUState *s,$/;"	f
riscv_cpu_get_cycles	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_cpu_get_cycles(RISCVCPUState *s)$/;"	f
riscv_cpu_get_medeleg	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_cpu_get_medeleg(RISCVCPUState* s)$/;"	f
riscv_cpu_get_mip	tb/dromajo/src/riscv_cpu.cpp	/^uint32_t riscv_cpu_get_mip(RISCVCPUState *s)$/;"	f
riscv_cpu_get_misa	tb/dromajo/src/riscv_cpu.cpp	/^uint32_t riscv_cpu_get_misa(RISCVCPUState *s)$/;"	f
riscv_cpu_get_mstatus	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_cpu_get_mstatus(RISCVCPUState* s)$/;"	f
riscv_cpu_get_phys_addr	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_cpu_get_phys_addr(RISCVCPUState *s,$/;"	f
riscv_cpu_get_power_down	tb/dromajo/src/riscv_cpu.cpp	/^BOOL riscv_cpu_get_power_down(RISCVCPUState *s)$/;"	f
riscv_cpu_init	tb/dromajo/src/riscv_cpu.cpp	/^RISCVCPUState *riscv_cpu_init(RISCVMachine *machine, int hartid)$/;"	f
riscv_cpu_interp	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_cpu_interp(RISCVCPUState *s, int n_cycles)$/;"	f
riscv_cpu_pmp_access_ok	tb/dromajo/src/riscv_cpu.cpp	/^riscv_cpu_pmp_access_ok(RISCVCPUState *s, uint64_t paddr, size_t size, pmpcfg_t perm)$/;"	f
riscv_cpu_read_memory	tb/dromajo/src/riscv_cpu.cpp	/^no_inline int riscv_cpu_read_memory(RISCVCPUState *s, mem_uint_t *pval,$/;"	f
riscv_cpu_reset_mip	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_reset_mip(RISCVCPUState *s, uint32_t mask)$/;"	f
riscv_cpu_serialize	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_serialize(RISCVCPUState *s, const char *dump_name, const uint64_t clint_base_addr)$/;"	f
riscv_cpu_set_mip	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_set_mip(RISCVCPUState *s, uint32_t mask)$/;"	f
riscv_cpu_sync_regs	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_cpu_sync_regs(RISCVCPUState *s)$/;"	f
riscv_cpu_write_memory	tb/dromajo/src/riscv_cpu.cpp	/^no_inline int riscv_cpu_write_memory(RISCVCPUState *s, target_ulong addr,$/;"	f
riscv_dump_regs	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_dump_regs(RISCVCPUState *s)$/;"	f
riscv_flush_tlb_write_range	tb/dromajo/src/riscv_machine.cpp	/^static void riscv_flush_tlb_write_range(void *opaque, uint8_t *ram_addr,$/;"	f	file:
riscv_get_ctf_info	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_get_ctf_info(RISCVCPUState *s, RISCVCTFInfo *info)$/;"	f
riscv_get_ctf_target	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_get_ctf_target(RISCVCPUState *s, uint64_t *target)$/;"	f
riscv_get_fpreg	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_get_fpreg(RISCVCPUState *s, int rn)$/;"	f
riscv_get_most_recently_written_fp_reg	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_get_most_recently_written_fp_reg(RISCVCPUState *s)$/;"	f
riscv_get_most_recently_written_reg	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_get_most_recently_written_reg(RISCVCPUState *s)$/;"	f
riscv_get_pc	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_get_pc(RISCVCPUState *s)$/;"	f
riscv_get_priv_level	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_get_priv_level(RISCVCPUState *s)$/;"	f
riscv_get_reg	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_get_reg(RISCVCPUState *s, int rn)$/;"	f
riscv_get_reg_previous	tb/dromajo/src/riscv_cpu.cpp	/^uint64_t riscv_get_reg_previous(RISCVCPUState *s, int rn)$/;"	f
riscv_memory_access_t	tb/dromajo/src/riscv_cpu.h	/^} riscv_memory_access_t;$/;"	t	typeref:enum:__anon57
riscv_read_insn	tb/dromajo/src/riscv_cpu.cpp	/^int riscv_read_insn(RISCVCPUState *s, uint32_t *insn, uint64_t addr)$/;"	f
riscv_repair_csr	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_repair_csr(RISCVCPUState *s, uint32_t reg_num, uint64_t csr_num, uint64_t csr_val)$/;"	f
riscv_set_debug_mode	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_set_debug_mode(RISCVCPUState *s, bool on)$/;"	f
riscv_set_pc	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_set_pc(RISCVCPUState *s, uint64_t val)$/;"	f
riscv_set_reg	tb/dromajo/src/riscv_cpu.cpp	/^void riscv_set_reg(RISCVCPUState *s, int rn, uint64_t val)$/;"	f
riscv_terminated	tb/dromajo/src/riscv_cpu.cpp	/^BOOL riscv_terminated(RISCVCPUState *s)$/;"	f
rm	tb/dromajo/src/dromajo_fp_template.h	/^                rm = get_insn_rm(s, rm);$/;"	v
rm	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rm() { return x(12, 3); }$/;"	f	class:insn_t
rocc_insn_t	tb/riscv-isa-sim/riscv/rocc.h	/^struct rocc_insn_t$/;"	s
rocc_insn_union_t	tb/riscv-isa-sim/riscv/rocc.h	/^union rocc_insn_union_t$/;"	u
rocc_t	tb/riscv-isa-sim/riscv/rocc.h	/^class rocc_t : public extension_t$/;"	c
rom_device_t	tb/riscv-isa-sim/riscv/devices.h	/^class rom_device_t : public abstract_device_t {$/;"	c
rom_device_t	tb/riscv-isa-sim/riscv/rom.cc	/^rom_device_t::rom_device_t(std::vector<char> data)$/;"	f	class:rom_device_t
root-dir	Makefile	/^root-dir := $(dir $(mkfile_path))$/;"	m
root_path	tb/dromajo/src/fs_disk.cpp	/^    char *root_path;$/;"	m	struct:__anon73	file:
roundUpPower2	tb/dromajo/src/LiveCacheCore.h	/^static inline uint32_t roundUpPower2(uint32_t x) {$/;"	f
round_pack_sf	tb/dromajo/src/softfp_template.h	/^static F_UINT round_pack_sf(uint32_t a_sign, int a_exp, F_UINT a_mant,$/;"	f
round_pack_sf	tb/dromajo/src/softfp_template.h	1150;"	d
round_pack_sf	tb/dromajo/src/softfp_template.h	75;"	d
row_size	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int row_size;$/;"	m	struct:text_disp
rows	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int rows;$/;"	m	struct:text_disp
rs1	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rs1() { return x(15, 5); }$/;"	f	class:insn_t
rs1	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned rs1 : 5;$/;"	m	struct:rocc_insn_t
rs2	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rs2() { return x(20, 5); }$/;"	f	class:insn_t
rs2	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned rs2 : 5;$/;"	m	struct:rocc_insn_t
rs3	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rs3() { return x(27, 5); }$/;"	f	class:insn_t
rshift_rnd	tb/dromajo/src/softfp_template.h	/^static F_UINT rshift_rnd(F_UINT a, int d)$/;"	f
rshift_rnd	tb/dromajo/src/softfp_template.h	1149;"	d
rshift_rnd	tb/dromajo/src/softfp_template.h	74;"	d
rtc_get_time	tb/dromajo/src/riscv_machine.cpp	/^static uint64_t rtc_get_time(RISCVMachine *m)$/;"	f	file:
rtc_local_time	tb/dromajo/src/machine.h	/^    BOOL rtc_local_time;$/;"	m	struct:__anon72
run	tb/riscv-isa-sim/riscv/sim.cc	/^int sim_t::run()$/;"	f	class:sim_t
rv32	tb/riscv-isa-sim/riscv/processor.h	/^  insn_func_t rv32;$/;"	m	struct:insn_desc_t
rv32_NAME	tb/riscv-isa-sim/riscv/insn_template.cc	/^reg_t rv32_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rv64	tb/riscv-isa-sim/riscv/processor.h	/^  insn_func_t rv64;$/;"	m	struct:insn_desc_t
rv64_NAME	tb/riscv-isa-sim/riscv/insn_template.cc	/^reg_t rv64_NAME(processor_t* p, insn_t insn, reg_t pc)$/;"	f
rvc_addi16sp_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_addi16sp_imm() { return (x(6, 1) << 4) + (x(2, 1) << 5) + (x(5, 1) << 6) + (x(3, 2) << 7) + (xs(12, 1) << 9); }$/;"	f	class:insn_t
rvc_addi16sp_imm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_addi16sp_imm;$/;"	v	typeref:struct:__anon111
rvc_addi4spn_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_addi4spn_imm() { return (x(6, 1) << 2) + (x(5, 1) << 3) + (x(11, 2) << 4) + (x(7, 4) << 6); }$/;"	f	class:insn_t
rvc_addi4spn_imm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_addi4spn_imm;$/;"	v	typeref:struct:__anon110
rvc_b_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_b_imm() { return (x(3, 2) << 1) + (x(10, 2) << 3) + (x(2, 1) << 5) + (x(5, 2) << 6) + (xs(12, 1) << 8); }$/;"	f	class:insn_t
rvc_branch_target	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_branch_target;$/;"	v	typeref:struct:__anon121
rvc_fp_rs2	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_fp_rs2;$/;"	v	typeref:struct:__anon104
rvc_fp_rs2s	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_fp_rs2s;$/;"	v	typeref:struct:__anon107
rvc_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_imm() { return x(2, 5) + (xs(12, 1) << 5); }$/;"	f	class:insn_t
rvc_imm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_imm;$/;"	v	typeref:struct:__anon109
rvc_j_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_j_imm() { return (x(3, 3) << 1) + (x(11, 1) << 4) + (x(2, 1) << 5) + (x(7, 1) << 6) + (x(6, 1) << 7) + (x(9, 2) << 8) + (x(8, 1) << 10) + (xs(12, 1) << 11); }$/;"	f	class:insn_t
rvc_jump_target	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_jump_target;$/;"	v	typeref:struct:__anon122
rvc_ld_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_ld_address;$/;"	v	typeref:struct:__anon120
rvc_ld_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_ld_imm() { return (x(10, 3) << 3) + (x(5, 2) << 6); }$/;"	f	class:insn_t
rvc_ldsp_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_ldsp_address;$/;"	v	typeref:struct:__anon116
rvc_ldsp_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_ldsp_imm() { return (x(5, 2) << 3) + (x(12, 1) << 5) + (x(2, 3) << 6); }$/;"	f	class:insn_t
rvc_lw_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_lw_address;$/;"	v	typeref:struct:__anon119
rvc_lw_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_lw_imm() { return (x(6, 1) << 2) + (x(10, 3) << 3) + (x(5, 1) << 6); }$/;"	f	class:insn_t
rvc_lwsp_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_lwsp_address;$/;"	v	typeref:struct:__anon115
rvc_lwsp_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_lwsp_imm() { return (x(4, 3) << 2) + (x(12, 1) << 5) + (x(2, 2) << 6); }$/;"	f	class:insn_t
rvc_lwsp_imm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_lwsp_imm;$/;"	v	typeref:struct:__anon112
rvc_rd	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rvc_rd() { return rd(); }$/;"	f	class:insn_t
rvc_rs1	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rvc_rs1() { return rd(); }$/;"	f	class:insn_t
rvc_rs1	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_rs1;$/;"	v	typeref:struct:__anon102
rvc_rs1s	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rvc_rs1s() { return 8 + x(7, 3); }$/;"	f	class:insn_t
rvc_rs1s	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_rs1s;$/;"	v	typeref:struct:__anon105
rvc_rs2	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rvc_rs2() { return x(2, 5); }$/;"	f	class:insn_t
rvc_rs2	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_rs2;$/;"	v	typeref:struct:__anon103
rvc_rs2s	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t rvc_rs2s() { return 8 + x(2, 3); }$/;"	f	class:insn_t
rvc_rs2s	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_rs2s;$/;"	v	typeref:struct:__anon106
rvc_sdsp_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_sdsp_address;$/;"	v	typeref:struct:__anon118
rvc_sdsp_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_sdsp_imm() { return (x(10, 3) << 3) + (x(7, 3) << 6); }$/;"	f	class:insn_t
rvc_shamt	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_shamt;$/;"	v	typeref:struct:__anon113
rvc_simm3	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_simm3() { return x(10, 3); }$/;"	f	class:insn_t
rvc_sp	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_sp;$/;"	v	typeref:struct:__anon108
rvc_swsp_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_swsp_address;$/;"	v	typeref:struct:__anon117
rvc_swsp_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_swsp_imm() { return (x(9, 4) << 2) + (x(7, 2) << 6); }$/;"	f	class:insn_t
rvc_uimm	tb/riscv-isa-sim/spike_main/disasm.cc	/^} rvc_uimm;$/;"	v	typeref:struct:__anon114
rvc_zimm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t rvc_zimm() { return x(2, 5) + (x(12, 1) << 5); }$/;"	f	class:insn_t
rx_fifo	tb/dromajo/src/dw_apb_uart.h	/^    uint8_t                rx_fifo[8];$/;"	m	struct:DW_apb_uart_state
rx_fifo	tb/dromajo/src/riscv_machine.cpp	/^    uint8_t rx_fifo[8];$/;"	m	struct:SiFiveUARTState	file:
rx_fifo_len	tb/dromajo/src/dw_apb_uart.h	/^    unsigned int           rx_fifo_len;$/;"	m	struct:DW_apb_uart_state
rx_fifo_len	tb/dromajo/src/riscv_machine.cpp	/^    unsigned int rx_fifo_len;$/;"	m	struct:SiFiveUARTState	file:
rxctrl	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t rxctrl;$/;"	m	struct:SiFiveUARTState	file:
s	tb/riscv-isa-sim/riscv/insns/mret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	tb/riscv-isa-sim/riscv/insns/sret.h	/^reg_t s = STATE.mstatus;$/;"	v
s	tb/riscv-isa-sim/riscv/interactive.cc	/^  float s;$/;"	m	union:fpr	file:
s	tb/riscv-isa-sim/riscv/processor.h	/^  bool s;$/;"	m	struct:__anon126
s_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t s_imm() { return x(7, 5) + (xs(25, 7) << 5); }$/;"	f	class:insn_t
s_vpi_vecval	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^} s_vpi_vecval, *p_vpi_vecval;$/;"	t	typeref:struct:t_vpi_vecval
sanitize_args	tb/dpi/msim_helper.cc	/^std::vector<std::string> sanitize_args() {$/;"	f
satp	tb/dromajo/src/riscv_cpu.h	/^    uint64_t satp; \/* currently 64 bit physical addresses max *\/$/;"	m	struct:RISCVCPUState
satp	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t satp;$/;"	m	struct:state_t
save_format	tb/dromajo/src/machine.h	/^    uint32_t    save_format;$/;"	m	struct:VirtMachine
sb	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t sb(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sb_access_bits	tb/riscv-isa-sim/riscv/debug_module.cc	/^unsigned debug_module_t::sb_access_bits()$/;"	f	class:debug_module_t
sb_autoincrement	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::sb_autoincrement()$/;"	f	class:debug_module_t
sb_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t sb_imm() { return (x(8, 4) << 1) + (x(25,6) << 5) + (x(7,1) << 11) + (imm_sign() << 12); }$/;"	f	class:insn_t
sb_read	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::sb_read()$/;"	f	class:debug_module_t
sb_write	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::sb_write()$/;"	f	class:debug_module_t
sbaccess	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned sbaccess;$/;"	m	struct:__anon135
sbaddress	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint32_t sbaddress[4];$/;"	m	class:debug_module_t
sbcs	tb/riscv-isa-sim/riscv/debug_module.h	/^    sbcs_t sbcs;$/;"	m	class:debug_module_t
sbcs_t	tb/riscv-isa-sim/riscv/debug_module.h	/^} sbcs_t;$/;"	t	typeref:struct:__anon135
sbdata	tb/riscv-isa-sim/riscv/debug_module.h	/^    uint32_t sbdata[4];$/;"	m	class:debug_module_t
sbi_call_t	tb/dromajo/src/riscv.h	/^} sbi_call_t;$/;"	t	typeref:enum:__anon75
sc_time_stamp	src/PAPER_hw/ips/common_cells/test/ecc/ecc_decode.cpp	/^double sc_time_stamp () {$/;"	f
sc_time_stamp	src/PAPER_hw/ips/common_cells/test/ecc/ecc_encode.cpp	/^double sc_time_stamp () {$/;"	f
sc_time_stamp	tb/ariane_tb.cpp	/^double sc_time_stamp () {$/;"	f
scause	tb/dromajo/src/riscv_cpu.h	/^    target_ulong scause;$/;"	m	struct:RISCVCPUState
scause	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t scause;$/;"	m	struct:state_t
scounteren	tb/dromajo/src/riscv_cpu.h	/^    uint32_t scounteren;$/;"	m	struct:RISCVCPUState
scounteren	tb/riscv-isa-sim/riscv/processor.h	/^  uint32_t scounteren;$/;"	m	struct:state_t
scr	tb/riscv-isa-sim/riscv/devices.h	/^  uint8_t scr;$/;"	m	class:uart_t
scrolldelta	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int scrolldelta;$/;"	m	struct:text_disp
sd	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t sd(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
sd_acmd41	fpga/src/bootrom/src/sd.c	/^int sd_acmd41()$/;"	f
sd_acmd41	fpga/src/paper_test/src/sd.c	/^int sd_acmd41()$/;"	f
sd_cmd	fpga/src/bootrom/src/sd.c	/^uint8_t sd_cmd(uint8_t cmd, uint32_t arg, uint8_t crc)$/;"	f
sd_cmd	fpga/src/paper_test/src/sd.c	/^uint8_t sd_cmd(uint8_t cmd, uint32_t arg, uint8_t crc)$/;"	f
sd_cmd0	fpga/src/bootrom/src/sd.c	/^int sd_cmd0()$/;"	f
sd_cmd0	fpga/src/paper_test/src/sd.c	/^int sd_cmd0()$/;"	f
sd_cmd55	fpga/src/bootrom/src/sd.c	/^int sd_cmd55()$/;"	f
sd_cmd55	fpga/src/paper_test/src/sd.c	/^int sd_cmd55()$/;"	f
sd_cmd8	fpga/src/bootrom/src/sd.c	/^int sd_cmd8()$/;"	f
sd_cmd8	fpga/src/paper_test/src/sd.c	/^int sd_cmd8()$/;"	f
sd_copy	fpga/src/bootrom/src/sd.c	/^int sd_copy(void *dst, uint32_t src_lba, uint32_t size)$/;"	f
sd_copy	fpga/src/paper_test/src/sd.c	/^int sd_copy(void *dst, uint32_t src_lba, uint32_t size)$/;"	f
sd_copy	openpiton/bootrom/linux/src/sd.c	/^int sd_copy(void *dst, uint32_t src_lba, uint32_t size)$/;"	f
sd_dummy	fpga/src/bootrom/src/sd.c	/^uint8_t sd_dummy()$/;"	f
sd_dummy	fpga/src/paper_test/src/sd.c	/^uint8_t sd_dummy()$/;"	f
sdr	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^typedef enum { ddr, sdr } datarate;$/;"	e	enum:__anon26
secret	tb/riscv-isa-sim/riscv/debug_module.h	/^    const uint32_t secret = 1;$/;"	m	class:debug_module_t
section_index	tb/dpi/elfloader.cc	/^int section_index = 0;$/;"	v
sections	tb/dpi/elfloader.cc	/^std::vector<std::pair<reg_t, reg_t>> sections;$/;"	v
sector_num	tb/dromajo/src/virtio.cpp	/^    uint64_t sector_num;$/;"	m	struct:__anon36	file:
sector_table	tb/dromajo/src/dromajo_main.cpp	/^    uint8_t **sector_table;$/;"	m	struct:BlockDeviceFile	file:
select	tb/riscv-isa-sim/riscv/processor.h	/^  bool select;$/;"	m	struct:__anon126
select_fill	tb/dromajo/src/virtio.h	/^    void (*select_fill)(EthernetDevice *net, int *pfd_max,$/;"	m	struct:EthernetDevice
select_filled	tb/dromajo/src/dromajo_main.cpp	/^    BOOL select_filled;$/;"	m	struct:__anon53	file:
select_poll	tb/dromajo/src/virtio.h	/^    void (*select_poll)(EthernetDevice *net,$/;"	m	struct:EthernetDevice
sepc	tb/dromajo/src/riscv_cpu.h	/^    target_ulong sepc;$/;"	m	struct:RISCVCPUState
sepc	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t sepc;$/;"	m	struct:state_t
serialize	tb/riscv-isa-sim/riscv/decode.h	221;"	d
serialize_memory	tb/dromajo/src/riscv_cpu.cpp	/^static void serialize_memory(const void *base, size_t size, const char *file)$/;"	f	file:
serialized	tb/riscv-isa-sim/riscv/processor.h	/^  bool serialized; \/\/ whether timer CSRs are in a well-defined state$/;"	m	struct:state_t
setModified	tb/dromajo/src/LiveCache.h	/^    void setModified() {$/;"	f	class:LiveCache::CState
setOutcome	tb/dromajo/src/LiveCacheCore.h	/^  void setOutcome(bool a) {$/;"	f	class:StateGeneric
setRRPV	tb/dromajo/src/LiveCacheCore.h	/^  void setRRPV(uint8_t a) {$/;"	f	class:StateGeneric
setSignature	tb/dromajo/src/LiveCacheCore.h	/^  void setSignature(Addr_t a) {$/;"	f	class:StateGeneric
setTag	tb/dromajo/src/LiveCacheCore.h	/^  void setTag(Addr_t a) {$/;"	f	class:StateGeneric
set_ah_mode	src/PAPER_hw/sw/kerbin/main2.c	/^void set_ah_mode(struct vid_mode * m) {$/;"	f
set_ah_mode	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*set_ah_mode)(struct text_disp * d);$/;"	m	struct:text_driver
set_attr	src/PAPER_hw/sw/text_disp/text_disp.c	/^bool set_attr(struct text_disp * d, uint8_t attr) {$/;"	f
set_bit	tb/dromajo/src/virtio.cpp	/^static void set_bit(uint8_t *tab, int k)$/;"	f	file:
set_csr	bootrom/encoding.h	205;"	d
set_csr	src/riscv-dbg/debug_rom/encoding.h	205;"	d
set_csr	tb/riscv-isa-sim/riscv/encoding.h	209;"	d
set_csr	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::set_csr(int which, reg_t val)$/;"	f	class:processor_t
set_debug	tb/dpi/sim_spike.cc	/^void sim_spike_t::set_debug(bool value)$/;"	f	class:sim_spike_t
set_debug	tb/riscv-isa-sim/riscv/extension.h	/^  virtual void set_debug(bool value) {};$/;"	f	class:extension_t
set_debug	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::set_debug(bool value)$/;"	f	class:processor_t
set_debug	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::set_debug(bool value)$/;"	f	class:sim_t
set_def_colors	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void set_def_colors(struct colors * c) {$/;"	f
set_dtb_enabled	tb/dpi/sim_spike.h	/^  void set_dtb_enabled(bool value) {$/;"	f	class:sim_spike_t
set_dtb_enabled	tb/riscv-isa-sim/riscv/sim.h	/^  void set_dtb_enabled(bool value) {$/;"	f	class:sim_t
set_field	tb/riscv-isa-sim/riscv/decode.h	184;"	d
set_fp_exceptions	tb/riscv-isa-sim/riscv/decode.h	194;"	d
set_frm	tb/dromajo/src/riscv_cpu.cpp	/^static void set_frm(RISCVCPUState *s, unsigned int val)$/;"	f	file:
set_high32	tb/dromajo/src/virtio.cpp	/^static void set_high32(virtio_phys_addr_t *paddr, uint32_t val)$/;"	f	file:
set_histogram	tb/dpi/sim_spike.cc	/^void sim_spike_t::set_histogram(bool value)$/;"	f	class:sim_spike_t
set_histogram	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::set_histogram(bool value)$/;"	f	class:processor_t
set_histogram	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::set_histogram(bool value)$/;"	f	class:sim_t
set_irq	tb/dromajo/src/iomem.h	/^    SetIRQFunc *set_irq;$/;"	m	struct:__anon49
set_irq	tb/dromajo/src/iomem.h	/^static inline void set_irq(IRQSignal *irq, int level)$/;"	f
set_log	tb/dpi/sim_spike.cc	/^void sim_spike_t::set_log(bool value)$/;"	f	class:sim_spike_t
set_log	tb/riscv-isa-sim/riscv/cachesim.h	/^  void set_log(bool _log) { log = _log; }$/;"	f	class:cache_sim_t
set_log	tb/riscv-isa-sim/riscv/cachesim.h	/^  void set_log(bool log)$/;"	f	class:cache_memtracer_t
set_log	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::set_log(bool value)$/;"	f	class:sim_t
set_low32	tb/dromajo/src/virtio.cpp	/^static void set_low32(virtio_phys_addr_t *paddr, uint32_t val)$/;"	f	file:
set_miss_handler	tb/riscv-isa-sim/riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh) { miss_handler = mh; }$/;"	f	class:cache_sim_t
set_miss_handler	tb/riscv-isa-sim/riscv/cachesim.h	/^  void set_miss_handler(cache_sim_t* mh)$/;"	f	class:cache_memtracer_t
set_mstatus	tb/dromajo/src/riscv_cpu.cpp	/^static void set_mstatus(RISCVCPUState *s, target_ulong val)$/;"	f	file:
set_pc	tb/riscv-isa-sim/riscv/decode.h	205;"	d
set_pc_and_serialize	tb/riscv-isa-sim/riscv/decode.h	210;"	d
set_pins	tb/dpi/remote_bitbang.cc	/^void remote_bitbang_t::set_pins(char _tck, char _tms, char _tdi){$/;"	f	class:remote_bitbang_t
set_pins	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^void jtag_dtm_t::set_pins(bool tck, bool tms, bool tdi) {$/;"	f	class:jtag_dtm_t
set_priv	tb/dromajo/src/riscv_cpu.cpp	/^static void set_priv(RISCVCPUState *s, int priv)$/;"	f	file:
set_privilege	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::set_privilege(reg_t prv)$/;"	f	class:processor_t
set_processor	tb/riscv-isa-sim/riscv/extension.h	/^  void set_processor(processor_t* _p) { p = _p; }$/;"	f	class:extension_t
set_procs_debug	tb/dpi/sim_spike.cc	/^void sim_spike_t::set_procs_debug(bool value)$/;"	f	class:sim_spike_t
set_procs_debug	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::set_procs_debug(bool value)$/;"	f	class:sim_t
set_ram_addr	tb/dromajo/src/iomem.h	/^    void (*set_ram_addr)(PhysMemoryMap *s, PhysMemoryRange *pr, uint64_t addr,$/;"	m	struct:PhysMemoryMap
set_remote_bitbang	tb/dpi/sim_spike.h	/^  void set_remote_bitbang(remote_bitbang_t* remote_bitbang) {$/;"	f	class:sim_spike_t
set_remote_bitbang	tb/riscv-isa-sim/riscv/sim.h	/^  void set_remote_bitbang(remote_bitbang_t* remote_bitbang) {$/;"	f	class:sim_t
set_text_mode	src/PAPER_hw/sw/kerbin/main2.c	/^void set_text_mode(uint16_t rows, uint16_t cols) {$/;"	f
sets	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t sets;$/;"	m	class:CacheGeneric
sets	tb/riscv-isa-sim/riscv/cachesim.h	/^  size_t sets;$/;"	m	class:cache_sim_t
setup_adv	src/PAPER_hw/sw/common/adv7511_comm.c	/^bool setup_adv(struct iic_drv * inst, const struct adv_config * config) {$/;"	f
sext	tb/dromajo/src/riscv_cpu.cpp	/^static inline int32_t sext(int32_t val, int n)$/;"	f	file:
sext32	tb/riscv-isa-sim/riscv/decode.h	200;"	d
sext_xlen	tb/riscv-isa-sim/riscv/decode.h	202;"	d
sfloat128	tb/dromajo/src/softfp.h	/^typedef uint128_t sfloat128;$/;"	t
sfloat32	tb/dromajo/src/softfp.h	/^typedef uint32_t sfloat32;$/;"	t
sfloat64	tb/dromajo/src/softfp.h	/^typedef uint64_t sfloat64;$/;"	t
sh	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t sh(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
shamt	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t shamt() { return x(20, 6); }$/;"	f	class:insn_t
shamt	tb/riscv-isa-sim/spike_main/disasm.cc	/^} shamt;$/;"	v	typeref:struct:__anon97
show	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^void show(double d)$/;"	f
show	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^void show(uint64_t u)$/;"	f
show	src/fpu/tb/flexfloat/test/NanInf.cpp	/^void show(fp_t d)$/;"	f	namespace:__anon7
show	src/fpu/tb/flexfloat/test/rel_ops.cpp	/^void show(double d)$/;"	f	namespace:__anon6
show	src/fpu/tb/flexfloat/test/value_representation_half.cpp	/^void show(fp_t d)$/;"	f
showConfig	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^void IEEEHelper::showConfig()$/;"	f	class:IEEEHelper
showTable	src/fpu/tb/flexfloat/test/IEEEHelper.cpp	/^void showTable(IEEEHelper& h)$/;"	f
show_picture	src/PAPER_hw/sw/text_disp/text_driver.h	/^  void (*show_picture)(uint64_t * image_address);$/;"	m	struct:text_driver
show_text	src/PAPER_hw/sw/text_disp/text_driver.h	/^  void (*show_text)(struct text_disp * d);$/;"	m	struct:text_driver
sig	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig32 { int_fast16_t exp; uint_fast32_t sig; };$/;"	m	struct:exp16_sig32
sig	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp16_sig64 { int_fast16_t exp; uint_fast64_t sig; };$/;"	m	struct:exp16_sig64
sig	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig128 { int_fast32_t exp; struct uint128 sig; };$/;"	m	struct:exp32_sig128	typeref:struct:exp32_sig128::uint128
sig	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp32_sig64 { int_fast32_t exp; uint64_t sig; };$/;"	m	struct:exp32_sig64
sig	tb/riscv-isa-sim/softfloat/internals.h	/^struct exp8_sig16 { int_fast8_t exp; uint_fast16_t sig; };$/;"	m	struct:exp8_sig16
signExp	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signExp	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
signExtF80UI64	tb/riscv-isa-sim/softfloat/internals.h	150;"	d
signF128UI64	tb/riscv-isa-sim/softfloat/internals.h	180;"	d
signF128UI96	tb/riscv-isa-sim/softfloat/internals.h	251;"	d
signF16UI	tb/riscv-isa-sim/softfloat/internals.h	87;"	d
signF32UI	tb/riscv-isa-sim/softfloat/internals.h	108;"	d
signF64UI	tb/riscv-isa-sim/softfloat/internals.h	129;"	d
signature	fpga/src/bootrom/src/gpt.h	/^    uint64_t signature;$/;"	m	struct:gpt_pth
signature	fpga/src/paper_test/src/gpt.h	/^    uint64_t signature;$/;"	m	struct:gpt_pth
signature	openpiton/bootrom/linux/src/gpt.h	/^    uint64_t signature;$/;"	m	struct:gpt_pth
signif	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint16_t signExp; uint64_t signif; };$/;"	m	struct:extFloat80M
signif	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^struct extFloat80M { uint64_t signif; uint16_t signExp; };$/;"	m	struct:extFloat80M
sim	tb/dpi/spike.cc	/^sim_spike_t* sim;$/;"	v
sim	tb/riscv-isa-sim/riscv/debug_module.h	/^    sim_t *sim;$/;"	m	class:debug_module_t
sim	tb/riscv-isa-sim/riscv/mmu.h	/^  simif_t* sim;$/;"	m	class:mmu_t
sim	tb/riscv-isa-sim/riscv/processor.h	/^  simif_t* sim;$/;"	m	class:processor_t
sim_flags	src/pmp/Makefile	/^sim_flags = -t 1ps -debugdb -voptargs="+acc" -do "run -all; quit" $/;"	m
sim_spike_t	tb/dpi/sim_spike.cc	/^sim_spike_t::sim_spike_t(const char* isa, size_t nprocs,$/;"	f	class:sim_spike_t
sim_spike_t	tb/dpi/sim_spike.h	/^class sim_spike_t : public simif_t$/;"	c
sim_t	tb/riscv-isa-sim/riscv/sim.cc	/^sim_t::sim_t(const char* isa, size_t nprocs, bool halted, reg_t start_pc,$/;"	f	class:sim_t
sim_t	tb/riscv-isa-sim/riscv/sim.h	/^class sim_t : public htif_t, public simif_t$/;"	c
sim_thread_main	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_thread_main(void* arg)$/;"	f
simif_t	tb/riscv-isa-sim/riscv/simif.h	/^class simif_t$/;"	c
simvect_params	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^}  simvect_params;$/;"	t	typeref:struct:__anon24
single_step	tb/riscv-isa-sim/riscv/processor.h	/^  } single_step;$/;"	m	struct:state_t	typeref:enum:state_t::__anon127
size	tb/dromajo/src/LiveCacheCore.h	/^  const uint32_t size;$/;"	m	class:CacheGeneric
size	tb/dromajo/src/cutils.h	/^    size_t size;$/;"	m	struct:__anon43
size	tb/dromajo/src/iomem.h	/^    uint64_t size; \/* =org_size or 0 if the mapping is disabled *\/$/;"	m	struct:__anon48
size	tb/dromajo/src/json.h	/^    int size;$/;"	m	struct:JSONArray
size	tb/dromajo/src/json.h	/^    int size;$/;"	m	struct:JSONObject
size	tb/dromajo/src/machine.h	/^    uint64_t size;$/;"	m	struct:AddressSet
size	tb/dromajo/src/pci.cpp	/^    uint32_t size; \/* 0 means no mapping defined *\/$/;"	m	struct:__anon54	file:
size	tb/dromajo/src/riscv_machine.cpp	/^    uint64_t size;$/;"	m	struct:fdt_reserve_entry	file:
size	tb/riscv-isa-sim/riscv/devices.h	/^  size_t size() { return CLINT_SIZE; }$/;"	f	class:clint_t
size	tb/riscv-isa-sim/riscv/devices.h	/^  size_t size() { return len; }$/;"	f	class:mem_t
size_dt_strings	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t size_dt_strings;$/;"	m	struct:fdt_header	file:
size_dt_struct	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t size_dt_struct;$/;"	m	struct:fdt_header	file:
size_partition_entry	fpga/src/bootrom/src/gpt.h	/^    uint32_t size_partition_entry; \/\/! usually 0x80 = 128$/;"	m	struct:gpt_pth
size_partition_entry	fpga/src/paper_test/src/gpt.h	/^    uint32_t size_partition_entry; \/\/! usually 0x80 = 128$/;"	m	struct:gpt_pth
size_partition_entry	openpiton/bootrom/linux/src/gpt.h	/^    uint32_t size_partition_entry; \/\/! usually 0x80 = 128$/;"	m	struct:gpt_pth
skip_commit	tb/dromajo/src/machine.h	/^    uint64_t* skip_commit;$/;"	m	struct:__anon72
skip_commit	tb/dromajo/src/riscv_machine.h	/^    uint64_t* skip_commit;$/;"	m	struct:RISCVMachine
skip_commit_size	tb/dromajo/src/machine.h	/^    uint64_t skip_commit_size;$/;"	m	struct:__anon72
skip_commit_size	tb/dromajo/src/riscv_machine.h	/^    uint64_t skip_commit_size;$/;"	m	struct:RISCVMachine
skip_csr_recovery	tb/dromajo/src/riscv_cpu.cpp	/^static bool skip_csr_recovery(RISCVCPUState *s, uint32_t csrn)$/;"	f	file:
skip_spaces	tb/dromajo/src/json.cpp	/^static void skip_spaces(const char **pp)$/;"	f	file:
slirp_can_output	tb/dromajo/src/dromajo_main.cpp	/^int slirp_can_output(void *opaque)$/;"	f
slirp_open	tb/dromajo/src/dromajo_main.cpp	/^static EthernetDevice *slirp_open(void)$/;"	f	file:
slirp_output	tb/dromajo/src/dromajo_main.cpp	/^void slirp_output(void *opaque, const uint8_t *pkt, int pkt_len)$/;"	f
slirp_select_fill1	tb/dromajo/src/dromajo_main.cpp	/^static void slirp_select_fill1(EthernetDevice *net, int *pfd_max,$/;"	f	file:
slirp_select_poll1	tb/dromajo/src/dromajo_main.cpp	/^static void slirp_select_poll1(EthernetDevice *net,$/;"	f	file:
slirp_state	tb/dromajo/src/dromajo_main.cpp	/^static Slirp *slirp_state;$/;"	v	file:
slirp_write_packet	tb/dromajo/src/dromajo_main.cpp	/^static void slirp_write_packet(EthernetDevice *net,$/;"	f	file:
slow_path	tb/riscv-isa-sim/riscv/execute.cc	/^bool processor_t::slow_path()$/;"	f	class:processor_t
smallestNormalValue	src/fpu/tb/flexfloat/test/IEEEHelper.h	/^    inline double smallestNormalValue() { return pow(2.0, getEmin()); }$/;"	f	class:IEEEHelper
smallest_norm_neg_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^static uint64_t smallest_norm_neg_value[2] = {0x0000000000000000, 0x8001000000000000};$/;"	v
smallest_norm_pos_value	src/fpu/tb/flexfloat/include/flexfloat.h	/^static uint64_t smallest_norm_pos_value[2] = {0x0000000000000000, 0x0001000000000000};$/;"	v
smp_pause	fpga/src/bootrom/src/smp.h	22;"	d
smp_pause	fpga/src/paper_test/src/smp.h	22;"	d
smp_pause	openpiton/bootrom/linux/src/smp.h	24;"	d
smp_resume	fpga/src/bootrom/src/smp.h	29;"	d
smp_resume	fpga/src/paper_test/src/smp.h	29;"	d
smp_resume	openpiton/bootrom/linux/src/smp.h	29;"	d
snapshot_load_name	tb/dromajo/src/machine.h	/^    const char *snapshot_load_name;$/;"	m	struct:VirtMachine
snapshot_load_name	tb/dromajo/src/machine.h	/^    const char *snapshot_load_name;$/;"	m	struct:__anon72
snapshot_save_name	tb/dromajo/src/machine.h	/^    const char *snapshot_save_name;$/;"	m	struct:VirtMachine
socket_fd	tb/dpi/remote_bitbang.h	/^  int socket_fd;$/;"	m	class:remote_bitbang_t
socket_fd	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  int socket_fd;$/;"	m	class:remote_bitbang_t
softfloat_add128	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128	tb/riscv-isa-sim/softfloat/s_add128.c	/^ softfloat_add128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_add128M	tb/riscv-isa-sim/softfloat/primitives.h	927;"	d
softfloat_add160M	tb/riscv-isa-sim/softfloat/primitives.h	935;"	d
softfloat_add256M	tb/riscv-isa-sim/softfloat/s_add256M.c	/^ softfloat_add256M($/;"	f
softfloat_add96M	tb/riscv-isa-sim/softfloat/primitives.h	919;"	d
softfloat_addCarryM	tb/riscv-isa-sim/softfloat/s_addCarryM.c	/^ softfloat_addCarryM($/;"	f
softfloat_addComplCarry96M	tb/riscv-isa-sim/softfloat/primitives.h	978;"	d
softfloat_addComplCarryM	tb/riscv-isa-sim/softfloat/s_addComplCarryM.c	/^ softfloat_addComplCarryM($/;"	f
softfloat_addM	tb/riscv-isa-sim/softfloat/s_addM.c	/^ softfloat_addM($/;"	f
softfloat_addMagsF128	tb/riscv-isa-sim/softfloat/s_addMagsF128.c	/^ softfloat_addMagsF128($/;"	f
softfloat_addMagsF16	tb/riscv-isa-sim/softfloat/s_addMagsF16.c	/^float16_t softfloat_addMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_addMagsF32	tb/riscv-isa-sim/softfloat/s_addMagsF32.c	/^float32_t softfloat_addMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_addMagsF64	tb/riscv-isa-sim/softfloat/s_addMagsF64.c	/^ softfloat_addMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_approxRecip32_1	tb/riscv-isa-sim/softfloat/primitives.h	183;"	d
softfloat_approxRecip32_1	tb/riscv-isa-sim/softfloat/s_approxRecip32_1.c	/^uint32_t softfloat_approxRecip32_1( uint32_t a )$/;"	f
softfloat_approxRecipSqrt32_1	tb/riscv-isa-sim/softfloat/s_approxRecipSqrt32_1.c	/^uint32_t softfloat_approxRecipSqrt32_1( unsigned int oddExpA, uint32_t a )$/;"	f
softfloat_approxRecipSqrt_1k0s	tb/riscv-isa-sim/softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k0s[16] = {$/;"	v
softfloat_approxRecipSqrt_1k1s	tb/riscv-isa-sim/softfloat/s_approxRecipSqrt_1Ks.c	/^const uint16_t softfloat_approxRecipSqrt_1k1s[16] = {$/;"	v
softfloat_approxRecip_1k0s	tb/riscv-isa-sim/softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k0s[16] = {$/;"	v
softfloat_approxRecip_1k1s	tb/riscv-isa-sim/softfloat/s_approxRecip_1Ks.c	/^const uint16_t softfloat_approxRecip_1k1s[16] = {$/;"	v
softfloat_commonNaNToExtF80M	tb/riscv-isa-sim/softfloat/specialize.h	/^ softfloat_commonNaNToExtF80M($/;"	f
softfloat_commonNaNToExtF80UI	tb/riscv-isa-sim/softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToExtF80UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128M	tb/riscv-isa-sim/softfloat/specialize.h	/^ softfloat_commonNaNToF128M( const struct commonNaN *aPtr, uint32_t *zWPtr )$/;"	f
softfloat_commonNaNToF128UI	tb/riscv-isa-sim/softfloat/s_commonNaNToF128UI.c	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF128UI	tb/riscv-isa-sim/softfloat/s_commonNaNToF128UI.c	40;"	d	file:
softfloat_commonNaNToF128UI	tb/riscv-isa-sim/softfloat/specialize.h	/^struct uint128 softfloat_commonNaNToF128UI( const struct commonNaN *aPtr )$/;"	f
softfloat_commonNaNToF16UI	tb/riscv-isa-sim/softfloat/specialize.h	106;"	d
softfloat_commonNaNToF32UI	tb/riscv-isa-sim/softfloat/specialize.h	141;"	d
softfloat_commonNaNToF64UI	tb/riscv-isa-sim/softfloat/specialize.h	176;"	d
softfloat_compare128M	tb/riscv-isa-sim/softfloat/s_compare128M.c	/^int_fast8_t softfloat_compare128M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_compare96M	tb/riscv-isa-sim/softfloat/s_compare96M.c	/^int_fast8_t softfloat_compare96M( const uint32_t *aPtr, const uint32_t *bPtr )$/;"	f
softfloat_countLeadingZeros16	tb/riscv-isa-sim/softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	tb/riscv-isa-sim/softfloat/s_countLeadingZeros16.c	/^uint_fast8_t softfloat_countLeadingZeros16( uint16_t a )$/;"	f
softfloat_countLeadingZeros16	tb/riscv-isa-sim/softfloat/s_countLeadingZeros16.c	42;"	d	file:
softfloat_countLeadingZeros32	tb/riscv-isa-sim/softfloat/primitives.h	/^INLINE uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	tb/riscv-isa-sim/softfloat/s_countLeadingZeros32.c	/^uint_fast8_t softfloat_countLeadingZeros32( uint32_t a )$/;"	f
softfloat_countLeadingZeros32	tb/riscv-isa-sim/softfloat/s_countLeadingZeros32.c	42;"	d	file:
softfloat_countLeadingZeros64	tb/riscv-isa-sim/softfloat/s_countLeadingZeros64.c	/^uint_fast8_t softfloat_countLeadingZeros64( uint64_t a )$/;"	f
softfloat_countLeadingZeros64	tb/riscv-isa-sim/softfloat/s_countLeadingZeros64.c	42;"	d	file:
softfloat_countLeadingZeros8	tb/riscv-isa-sim/softfloat/s_countLeadingZeros8.c	/^const uint_least8_t softfloat_countLeadingZeros8[256] = {$/;"	v
softfloat_detectTininess	tb/riscv-isa-sim/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_detectTininess = init_detectTininess;$/;"	v
softfloat_eq128	tb/riscv-isa-sim/softfloat/primitives.h	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_eq128	tb/riscv-isa-sim/softfloat/s_eq128.c	/^bool softfloat_eq128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_exceptionFlags	tb/riscv-isa-sim/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_exceptionFlags = 0;$/;"	v
softfloat_extF80MToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	322;"	d
softfloat_extF80UIToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	215;"	d
softfloat_f128MToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	373;"	d
softfloat_f128UIToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	273;"	d
softfloat_f16UIToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	100;"	d
softfloat_f32UIToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	135;"	d
softfloat_f64UIToCommonNaN	tb/riscv-isa-sim/softfloat/specialize.h	170;"	d
softfloat_flag_inexact	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_flag_inexact   =  1,$/;"	e	enum:__anon79
softfloat_flag_infinite	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_flag_infinite  =  8,$/;"	e	enum:__anon79
softfloat_flag_invalid	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_flag_invalid   = 16$/;"	e	enum:__anon79
softfloat_flag_overflow	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_flag_overflow  =  4,$/;"	e	enum:__anon79
softfloat_flag_underflow	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_flag_underflow =  2,$/;"	e	enum:__anon79
softfloat_h	tb/riscv-isa-sim/softfloat/softfloat.h	47;"	d
softfloat_isSigNaNExtF80UI	tb/riscv-isa-sim/softfloat/specialize.h	199;"	d
softfloat_isSigNaNF128UI	tb/riscv-isa-sim/softfloat/specialize.h	264;"	d
softfloat_isSigNaNF16UI	tb/riscv-isa-sim/softfloat/specialize.h	92;"	d
softfloat_isSigNaNF32UI	tb/riscv-isa-sim/softfloat/specialize.h	127;"	d
softfloat_isSigNaNF64UI	tb/riscv-isa-sim/softfloat/specialize.h	162;"	d
softfloat_le128	tb/riscv-isa-sim/softfloat/primitives.h	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_le128	tb/riscv-isa-sim/softfloat/s_le128.c	/^bool softfloat_le128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	tb/riscv-isa-sim/softfloat/primitives.h	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_lt128	tb/riscv-isa-sim/softfloat/s_lt128.c	/^bool softfloat_lt128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_mul128By32	tb/riscv-isa-sim/softfloat/primitives.h	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128By32	tb/riscv-isa-sim/softfloat/s_mul128By32.c	/^struct uint128 softfloat_mul128By32( uint64_t a64, uint64_t a0, uint32_t b )$/;"	f
softfloat_mul128MTo256M	tb/riscv-isa-sim/softfloat/s_mul128MTo256M.c	/^ softfloat_mul128MTo256M($/;"	f
softfloat_mul128To256M	tb/riscv-isa-sim/softfloat/s_mul128To256M.c	/^ softfloat_mul128To256M($/;"	f
softfloat_mul128To256M	tb/riscv-isa-sim/softfloat/s_mul128To256M.c	42;"	d	file:
softfloat_mul64ByShifted32To128	tb/riscv-isa-sim/softfloat/primitives.h	/^INLINE struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64ByShifted32To128	tb/riscv-isa-sim/softfloat/s_mul64ByShifted32To128.c	/^struct uint128 softfloat_mul64ByShifted32To128( uint64_t a, uint32_t b )$/;"	f
softfloat_mul64To128	tb/riscv-isa-sim/softfloat/s_mul64To128.c	/^struct uint128 softfloat_mul64To128( uint64_t a, uint64_t b )$/;"	f
softfloat_mul64To128M	tb/riscv-isa-sim/softfloat/s_mul64To128M.c	/^void softfloat_mul64To128M( uint64_t a, uint64_t b, uint32_t *zPtr )$/;"	f
softfloat_mulAddF128	tb/riscv-isa-sim/softfloat/s_mulAddF128.c	/^ softfloat_mulAddF128($/;"	f
softfloat_mulAddF16	tb/riscv-isa-sim/softfloat/s_mulAddF16.c	/^ softfloat_mulAddF16($/;"	f
softfloat_mulAddF32	tb/riscv-isa-sim/softfloat/s_mulAddF32.c	/^ softfloat_mulAddF32($/;"	f
softfloat_mulAddF64	tb/riscv-isa-sim/softfloat/s_mulAddF64.c	/^ softfloat_mulAddF64($/;"	f
softfloat_mulAdd_subC	tb/riscv-isa-sim/softfloat/internals.h	/^    softfloat_mulAdd_subC    = 1,$/;"	e	enum:__anon84
softfloat_mulAdd_subProd	tb/riscv-isa-sim/softfloat/internals.h	/^    softfloat_mulAdd_subProd = 2$/;"	e	enum:__anon84
softfloat_negX128M	tb/riscv-isa-sim/softfloat/primitives.h	1004;"	d
softfloat_negX160M	tb/riscv-isa-sim/softfloat/primitives.h	1012;"	d
softfloat_negX256M	tb/riscv-isa-sim/softfloat/primitives.h	1020;"	d
softfloat_negX96M	tb/riscv-isa-sim/softfloat/primitives.h	996;"	d
softfloat_negXM	tb/riscv-isa-sim/softfloat/s_negXM.c	/^void softfloat_negXM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_normRoundPackToF128	tb/riscv-isa-sim/softfloat/s_normRoundPackToF128.c	/^ softfloat_normRoundPackToF128($/;"	f
softfloat_normRoundPackToF16	tb/riscv-isa-sim/softfloat/s_normRoundPackToF16.c	/^ softfloat_normRoundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_normRoundPackToF32	tb/riscv-isa-sim/softfloat/s_normRoundPackToF32.c	/^ softfloat_normRoundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_normRoundPackToF64	tb/riscv-isa-sim/softfloat/s_normRoundPackToF64.c	/^ softfloat_normRoundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_normSubnormalF128Sig	tb/riscv-isa-sim/softfloat/s_normSubnormalF128Sig.c	/^ softfloat_normSubnormalF128Sig( uint_fast64_t sig64, uint_fast64_t sig0 )$/;"	f
softfloat_normSubnormalF16Sig	tb/riscv-isa-sim/softfloat/s_normSubnormalF16Sig.c	/^struct exp8_sig16 softfloat_normSubnormalF16Sig( uint_fast16_t sig )$/;"	f
softfloat_normSubnormalF32Sig	tb/riscv-isa-sim/softfloat/s_normSubnormalF32Sig.c	/^struct exp16_sig32 softfloat_normSubnormalF32Sig( uint_fast32_t sig )$/;"	f
softfloat_normSubnormalF64Sig	tb/riscv-isa-sim/softfloat/s_normSubnormalF64Sig.c	/^struct exp16_sig64 softfloat_normSubnormalF64Sig( uint_fast64_t sig )$/;"	f
softfloat_propagateNaNF128UI	tb/riscv-isa-sim/softfloat/s_propagateNaNF128UI.c	/^ softfloat_propagateNaNF128UI($/;"	f
softfloat_propagateNaNF16UI	tb/riscv-isa-sim/softfloat/s_propagateNaNF16UI.c	/^ softfloat_propagateNaNF16UI( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_propagateNaNF32UI	tb/riscv-isa-sim/softfloat/s_propagateNaNF32UI.c	/^ softfloat_propagateNaNF32UI( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_propagateNaNF64UI	tb/riscv-isa-sim/softfloat/s_propagateNaNF64UI.c	/^ softfloat_propagateNaNF64UI( uint_fast64_t uiA, uint_fast64_t uiB )$/;"	f
softfloat_raiseFlags	tb/riscv-isa-sim/softfloat/softfloat_raiseFlags.c	/^void softfloat_raiseFlags( uint_fast8_t flags )$/;"	f
softfloat_remStep128MBy32	tb/riscv-isa-sim/softfloat/primitives.h	1150;"	d
softfloat_remStep160MBy32	tb/riscv-isa-sim/softfloat/primitives.h	1158;"	d
softfloat_remStep96MBy32	tb/riscv-isa-sim/softfloat/primitives.h	1142;"	d
softfloat_remStepMBy32	tb/riscv-isa-sim/softfloat/s_remStepMBy32.c	/^ softfloat_remStepMBy32($/;"	f
softfloat_roundMToI64	tb/riscv-isa-sim/softfloat/s_roundMToI64.c	/^ softfloat_roundMToI64($/;"	f
softfloat_roundMToUI64	tb/riscv-isa-sim/softfloat/s_roundMToUI64.c	/^ softfloat_roundMToUI64($/;"	f
softfloat_roundPackMToI64	tb/riscv-isa-sim/softfloat/s_roundPackMToI64.c	/^ softfloat_roundPackMToI64($/;"	f
softfloat_roundPackMToUI64	tb/riscv-isa-sim/softfloat/s_roundPackMToUI64.c	/^ softfloat_roundPackMToUI64($/;"	f
softfloat_roundPackToF128	tb/riscv-isa-sim/softfloat/s_roundPackToF128.c	/^ softfloat_roundPackToF128($/;"	f
softfloat_roundPackToF16	tb/riscv-isa-sim/softfloat/s_roundPackToF16.c	/^ softfloat_roundPackToF16( bool sign, int_fast16_t exp, uint_fast16_t sig )$/;"	f
softfloat_roundPackToF32	tb/riscv-isa-sim/softfloat/s_roundPackToF32.c	/^ softfloat_roundPackToF32( bool sign, int_fast16_t exp, uint_fast32_t sig )$/;"	f
softfloat_roundPackToF64	tb/riscv-isa-sim/softfloat/s_roundPackToF64.c	/^ softfloat_roundPackToF64( bool sign, int_fast16_t exp, uint_fast64_t sig )$/;"	f
softfloat_roundPackToI32	tb/riscv-isa-sim/softfloat/s_roundPackToI32.c	/^ softfloat_roundPackToI32($/;"	f
softfloat_roundPackToI64	tb/riscv-isa-sim/softfloat/s_roundPackToI64.c	/^ softfloat_roundPackToI64($/;"	f
softfloat_roundPackToUI32	tb/riscv-isa-sim/softfloat/s_roundPackToUI32.c	/^ softfloat_roundPackToUI32($/;"	f
softfloat_roundPackToUI64	tb/riscv-isa-sim/softfloat/s_roundPackToUI64.c	/^ softfloat_roundPackToUI64($/;"	f
softfloat_roundToI32	tb/riscv-isa-sim/softfloat/s_roundToI32.c	/^ softfloat_roundToI32($/;"	f
softfloat_roundToI64	tb/riscv-isa-sim/softfloat/s_roundToI64.c	/^ softfloat_roundToI64($/;"	f
softfloat_roundToUI32	tb/riscv-isa-sim/softfloat/s_roundToUI32.c	/^ softfloat_roundToUI32($/;"	f
softfloat_roundToUI64	tb/riscv-isa-sim/softfloat/s_roundToUI64.c	/^ softfloat_roundToUI64($/;"	f
softfloat_round_max	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_max         = 3,$/;"	e	enum:__anon78
softfloat_round_min	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_min         = 2,$/;"	e	enum:__anon78
softfloat_round_minMag	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_minMag      = 1,$/;"	e	enum:__anon78
softfloat_round_near_even	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_near_even   = 0,$/;"	e	enum:__anon78
softfloat_round_near_maxMag	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_near_maxMag = 4,$/;"	e	enum:__anon78
softfloat_round_odd	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_round_odd         = 5$/;"	e	enum:__anon78
softfloat_roundingMode	tb/riscv-isa-sim/softfloat/softfloat_state.c	/^THREAD_LOCAL uint_fast8_t softfloat_roundingMode = softfloat_round_near_even;$/;"	v
softfloat_shiftLeft128M	tb/riscv-isa-sim/softfloat/primitives.h	751;"	d
softfloat_shiftLeft160M	tb/riscv-isa-sim/softfloat/primitives.h	759;"	d
softfloat_shiftLeft96M	tb/riscv-isa-sim/softfloat/primitives.h	743;"	d
softfloat_shiftRight96M	tb/riscv-isa-sim/softfloat/primitives.h	846;"	d
softfloat_shiftRightJam128	tb/riscv-isa-sim/softfloat/s_shiftRightJam128.c	/^ softfloat_shiftRightJam128( uint64_t a64, uint64_t a0, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam128Extra	tb/riscv-isa-sim/softfloat/s_shiftRightJam128Extra.c	/^ softfloat_shiftRightJam128Extra($/;"	f
softfloat_shiftRightJam128M	tb/riscv-isa-sim/softfloat/primitives.h	885;"	d
softfloat_shiftRightJam160M	tb/riscv-isa-sim/softfloat/primitives.h	893;"	d
softfloat_shiftRightJam256M	tb/riscv-isa-sim/softfloat/s_shiftRightJam256M.c	/^ softfloat_shiftRightJam256M($/;"	f
softfloat_shiftRightJam32	tb/riscv-isa-sim/softfloat/primitives.h	/^INLINE uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam32	tb/riscv-isa-sim/softfloat/s_shiftRightJam32.c	/^uint32_t softfloat_shiftRightJam32( uint32_t a, uint_fast16_t dist )$/;"	f
softfloat_shiftRightJam64	tb/riscv-isa-sim/softfloat/primitives.h	/^INLINE uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64	tb/riscv-isa-sim/softfloat/s_shiftRightJam64.c	/^uint64_t softfloat_shiftRightJam64( uint64_t a, uint_fast32_t dist )$/;"	f
softfloat_shiftRightJam64Extra	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam64Extra	tb/riscv-isa-sim/softfloat/s_shiftRightJam64Extra.c	/^ softfloat_shiftRightJam64Extra($/;"	f
softfloat_shiftRightJam96M	tb/riscv-isa-sim/softfloat/primitives.h	877;"	d
softfloat_shortShiftLeft128	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128	tb/riscv-isa-sim/softfloat/s_shortShiftLeft128.c	/^ softfloat_shortShiftLeft128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftLeft128M	tb/riscv-isa-sim/softfloat/primitives.h	707;"	d
softfloat_shortShiftLeft160M	tb/riscv-isa-sim/softfloat/primitives.h	715;"	d
softfloat_shortShiftLeft64To96M	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft64To96M	tb/riscv-isa-sim/softfloat/s_shortShiftLeft64To96M.c	/^ softfloat_shortShiftLeft64To96M($/;"	f
softfloat_shortShiftLeft96M	tb/riscv-isa-sim/softfloat/primitives.h	699;"	d
softfloat_shortShiftRight128	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128	tb/riscv-isa-sim/softfloat/s_shortShiftRight128.c	/^ softfloat_shortShiftRight128( uint64_t a64, uint64_t a0, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRight128M	tb/riscv-isa-sim/softfloat/primitives.h	786;"	d
softfloat_shortShiftRight160M	tb/riscv-isa-sim/softfloat/primitives.h	794;"	d
softfloat_shortShiftRightExtendM	tb/riscv-isa-sim/softfloat/s_shortShiftRightExtendM.c	/^ softfloat_shortShiftRightExtendM($/;"	f
softfloat_shortShiftRightJam128	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128	tb/riscv-isa-sim/softfloat/s_shortShiftRightJam128.c	/^ softfloat_shortShiftRightJam128($/;"	f
softfloat_shortShiftRightJam128Extra	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam128Extra	tb/riscv-isa-sim/softfloat/s_shortShiftRightJam128Extra.c	/^ softfloat_shortShiftRightJam128Extra($/;"	f
softfloat_shortShiftRightJam160M	tb/riscv-isa-sim/softfloat/primitives.h	818;"	d
softfloat_shortShiftRightJam64	tb/riscv-isa-sim/softfloat/primitives.h	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64	tb/riscv-isa-sim/softfloat/s_shortShiftRightJam64.c	/^uint64_t softfloat_shortShiftRightJam64( uint64_t a, uint_fast8_t dist )$/;"	f
softfloat_shortShiftRightJam64Extra	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJam64Extra	tb/riscv-isa-sim/softfloat/s_shortShiftRightJam64Extra.c	/^ softfloat_shortShiftRightJam64Extra($/;"	f
softfloat_shortShiftRightJamM	tb/riscv-isa-sim/softfloat/s_shiftRightJam256M.c	/^  softfloat_shortShiftRightJamM($/;"	f	file:
softfloat_shortShiftRightM	tb/riscv-isa-sim/softfloat/s_shortShiftRightM.c	/^ softfloat_shortShiftRightM($/;"	f
softfloat_sub128	tb/riscv-isa-sim/softfloat/primitives.h	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128	tb/riscv-isa-sim/softfloat/s_sub128.c	/^ softfloat_sub128( uint64_t a64, uint64_t a0, uint64_t b64, uint64_t b0 )$/;"	f
softfloat_sub128M	tb/riscv-isa-sim/softfloat/primitives.h	1081;"	d
softfloat_sub160M	tb/riscv-isa-sim/softfloat/primitives.h	1089;"	d
softfloat_sub1X160M	tb/riscv-isa-sim/softfloat/primitives.h	1047;"	d
softfloat_sub1X96M	tb/riscv-isa-sim/softfloat/primitives.h	1039;"	d
softfloat_sub1XM	tb/riscv-isa-sim/softfloat/s_sub1XM.c	/^void softfloat_sub1XM( uint_fast8_t size_words, uint32_t *zPtr )$/;"	f
softfloat_sub256M	tb/riscv-isa-sim/softfloat/s_sub256M.c	/^ softfloat_sub256M($/;"	f
softfloat_sub96M	tb/riscv-isa-sim/softfloat/primitives.h	1073;"	d
softfloat_subM	tb/riscv-isa-sim/softfloat/s_subM.c	/^ softfloat_subM($/;"	f
softfloat_subMagsF128	tb/riscv-isa-sim/softfloat/s_subMagsF128.c	/^ softfloat_subMagsF128($/;"	f
softfloat_subMagsF16	tb/riscv-isa-sim/softfloat/s_subMagsF16.c	/^float16_t softfloat_subMagsF16( uint_fast16_t uiA, uint_fast16_t uiB )$/;"	f
softfloat_subMagsF32	tb/riscv-isa-sim/softfloat/s_subMagsF32.c	/^float32_t softfloat_subMagsF32( uint_fast32_t uiA, uint_fast32_t uiB )$/;"	f
softfloat_subMagsF64	tb/riscv-isa-sim/softfloat/s_subMagsF64.c	/^ softfloat_subMagsF64( uint_fast64_t uiA, uint_fast64_t uiB, bool signZ )$/;"	f
softfloat_tininess_afterRounding	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_tininess_afterRounding  = 1$/;"	e	enum:__anon77
softfloat_tininess_beforeRounding	tb/riscv-isa-sim/softfloat/softfloat.h	/^    softfloat_tininess_beforeRounding = 0,$/;"	e	enum:__anon77
softfloat_types_h	tb/riscv-isa-sim/softfloat/softfloat_types.h	38;"	d
specialize_h	tb/riscv-isa-sim/softfloat/specialize.h	38;"	d
spi_init	fpga/src/bootrom/src/spi.c	/^void spi_init()$/;"	f
spi_init	fpga/src/paper_test/src/spi.c	/^void spi_init()$/;"	f
spi_init	openpiton/bootrom/linux/src/spi.c	/^void spi_init()$/;"	f
spi_txrx	fpga/src/bootrom/src/spi.c	/^uint8_t spi_txrx(uint8_t byte)$/;"	f
spi_txrx	fpga/src/paper_test/src/spi.c	/^uint8_t spi_txrx(uint8_t byte)$/;"	f
spi_txrx	openpiton/bootrom/linux/src/spi.c	/^uint8_t spi_txrx(uint8_t byte)$/;"	f
spi_write_bytes	fpga/src/bootrom/src/spi.c	/^int spi_write_bytes(uint8_t *bytes, uint32_t len, uint8_t *ret)$/;"	f
spi_write_bytes	fpga/src/paper_test/src/spi.c	/^int spi_write_bytes(uint8_t *bytes, uint32_t len, uint8_t *ret)$/;"	f
spi_write_bytes	openpiton/bootrom/linux/src/spi.c	/^int spi_write_bytes(uint8_t *bytes, uint32_t len, uint8_t *ret)$/;"	f
spike_create	tb/dpi/spike.cc	/^extern "C" void spike_create(const char* filename, uint64_t dram_base, unsigned int size)$/;"	f
spike_tick	tb/dpi/spike.cc	/^extern "C" void spike_tick(commit_log_t* commit_log)$/;"	f
sqrt_sf	tb/dromajo/src/softfp_template.h	/^F_UINT sqrt_sf(F_UINT a, RoundingModeEnum rm,$/;"	f
sqrt_sf	tb/dromajo/src/softfp_template.h	1159;"	d
sqrt_sf	tb/dromajo/src/softfp_template.h	84;"	d
sqrtrem_u	tb/dromajo/src/softfp_template.h	/^static int sqrtrem_u(F_UINT *pr, F_UINT a1, F_UINT a0)$/;"	f
sqrtrem_u	tb/dromajo/src/softfp_template.h	/^static int sqrtrem_u(F_UINT *pr, F_UINT ah, F_UINT al)$/;"	f
sqrtrem_u	tb/dromajo/src/softfp_template.h	1162;"	d
sqrtrem_u	tb/dromajo/src/softfp_template.h	87;"	d
src	Makefile	/^src :=  $(filter-out src\/ariane_regfile.sv, $(wildcard src\/*.sv))              \\$/;"	m
src	Makefile	/^src := $(addprefix $(root-dir), $(src))$/;"	m
src	src/pmp/Makefile	/^src = $(wildcard src\/*.sv)$/;"	m
src	tb/tb_cva6_icache/Makefile	/^src          := $(shell xargs printf '\\n%s' < $(src-list)  | cut -b 1-)$/;"	m
src	tb/tb_serdiv/Makefile	/^src          := $(shell xargs printf '\\n%s' < $(src-list)  | cut -b 1-)$/;"	m
src	tb/tb_wb_dcache/Makefile	/^src          := $(shell xargs printf '\\n%s' < $(src-list)  | cut -b 1-)$/;"	m
src	tb/tb_wt_dcache/Makefile	/^src          := $(shell xargs printf '\\n%s' < $(src-list)  | cut -b 1-)$/;"	m
src-list	tb/tb_cva6_icache/Makefile	/^src-list     := tb.list$/;"	m
src-list	tb/tb_serdiv/Makefile	/^src-list     := tb.list$/;"	m
src-list	tb/tb_wb_dcache/Makefile	/^src-list     := tb.list$/;"	m
src-list	tb/tb_wt_dcache/Makefile	/^src-list     := tb.list$/;"	m
src_file	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* src_file;$/;"	m	struct:__anon24
sreg_t	tb/riscv-isa-sim/riscv/decode.h	/^typedef int64_t sreg_t;$/;"	t
srli	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t srli(unsigned int dest, unsigned int src, uint8_t shamt)$/;"	f
sscratch	tb/dromajo/src/riscv_cpu.h	/^    target_ulong sscratch;$/;"	m	struct:RISCVCPUState
sscratch	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t sscratch;$/;"	m	struct:state_t
st	tb/dromajo/src/LiveCache.h	/^    bool     st;$/;"	m	class:LiveCache::CState
st_atime_nsec	tb/dromajo/src/fs.h	/^    uint32_t st_atime_nsec;$/;"	m	struct:__anon60
st_atime_sec	tb/dromajo/src/fs.h	/^    uint64_t st_atime_sec;$/;"	m	struct:__anon60
st_blksize	tb/dromajo/src/fs.h	/^    uint64_t st_blksize;$/;"	m	struct:__anon60
st_blocks	tb/dromajo/src/fs.h	/^    uint64_t st_blocks;$/;"	m	struct:__anon60
st_ctime_nsec	tb/dromajo/src/fs.h	/^    uint32_t st_ctime_nsec;$/;"	m	struct:__anon60
st_ctime_sec	tb/dromajo/src/fs.h	/^    uint64_t st_ctime_sec;$/;"	m	struct:__anon60
st_gid	tb/dromajo/src/fs.h	/^    uint32_t st_gid;$/;"	m	struct:__anon60
st_mode	tb/dromajo/src/fs.h	/^    uint32_t st_mode;$/;"	m	struct:__anon60
st_mtime_nsec	tb/dromajo/src/fs.h	/^    uint32_t st_mtime_nsec;$/;"	m	struct:__anon60
st_mtime_sec	tb/dromajo/src/fs.h	/^    uint64_t st_mtime_sec;$/;"	m	struct:__anon60
st_nlink	tb/dromajo/src/fs.h	/^    uint64_t st_nlink;$/;"	m	struct:__anon60
st_rdev	tb/dromajo/src/fs.h	/^    uint64_t st_rdev;$/;"	m	struct:__anon60
st_size	tb/dromajo/src/fs.h	/^    uint64_t st_size;$/;"	m	struct:__anon60
st_uid	tb/dromajo/src/fs.h	/^    uint32_t st_uid;$/;"	m	struct:__anon60
start	tb/dromajo/src/fs.h	/^    uint64_t start;$/;"	m	struct:__anon61
start	tb/dromajo/src/machine.h	/^    uint64_t start;$/;"	m	struct:AddressSet
start_cb	tb/dromajo/src/machine.cpp	/^    void (*start_cb)(void *opaque);$/;"	m	struct:__anon66	file:
start_pc	tb/dpi/sim_spike.h	/^  reg_t start_pc;$/;"	m	class:sim_spike_t
start_pc	tb/riscv-isa-sim/riscv/sim.h	/^  reg_t start_pc;$/;"	m	class:sim_t
stat_to_qid	tb/dromajo/src/fs_disk.cpp	/^static void stat_to_qid(FSQID *qid, const struct stat *st)$/;"	f	file:
state	tb/dromajo/src/LiveCache.h	/^    StateType state;$/;"	m	class:LiveCache::CState
state	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    jtag_state_t state() const { return _state; }$/;"	f	class:jtag_dtm_t
state	tb/riscv-isa-sim/riscv/processor.h	/^  state_t state;$/;"	m	class:processor_t
state_t	tb/riscv-isa-sim/riscv/processor.h	/^struct state_t$/;"	s
static_buffer	src/PAPER_hw/sw/text_disp/text_disp.c	/^static uint16_t static_buffer[STATIC_BUF_TOTSIZE];$/;"	v	file:
status	tb/dromajo/src/virtio.cpp	/^    uint32_t status;$/;"	m	struct:VIRTIODevice	file:
stdin	tb/dromajo/src/dromajo_main.cpp	/^    FILE *stdin, *out;$/;"	m	struct:__anon51	file:
step	tb/riscv-isa-sim/riscv/execute.cc	/^void processor_t::step(size_t n)$/;"	f	class:processor_t
step	tb/riscv-isa-sim/riscv/processor.h	/^  bool step;$/;"	m	struct:__anon123
step	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::step(size_t n)$/;"	f	class:sim_t
stimfile	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* stimfile;$/;"	m	struct:__anon24
stop_the_counter	tb/dromajo/src/riscv_cpu.h	/^    BOOL     stop_the_counter; \/\/ Set in debug mode only (cleared after ending Debug)$/;"	m	struct:RISCVCPUState
store	tb/riscv-isa-sim/riscv/clint.cc	/^bool clint_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:clint_t
store	tb/riscv-isa-sim/riscv/debug_module.cc	/^bool debug_module_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:debug_module_t
store	tb/riscv-isa-sim/riscv/devices.cc	/^bool bus_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:bus_t
store	tb/riscv-isa-sim/riscv/devices.h	/^  bool store(reg_t addr, size_t len, const uint8_t* bytes) { return false; }$/;"	f	class:mem_t
store	tb/riscv-isa-sim/riscv/dump.cc	/^bool dump_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:dump_t
store	tb/riscv-isa-sim/riscv/processor.cc	/^bool processor_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:processor_t
store	tb/riscv-isa-sim/riscv/processor.h	/^  bool store;$/;"	m	struct:__anon126
store	tb/riscv-isa-sim/riscv/rom.cc	/^bool rom_device_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:rom_device_t
store	tb/riscv-isa-sim/riscv/uart.cc	/^bool uart_t::store(reg_t addr, size_t len, const uint8_t* bytes)$/;"	f	class:uart_t
store_address	tb/riscv-isa-sim/spike_main/disasm.cc	/^} store_address;$/;"	v	typeref:struct:__anon86
store_float128	tb/riscv-isa-sim/riscv/mmu.h	/^  void store_float128(reg_t addr, float128_t val)$/;"	f	class:mmu_t
store_func	tb/riscv-isa-sim/riscv/mmu.h	116;"	d
store_slow_path	tb/riscv-isa-sim/riscv/mmu.cc	/^void mmu_t::store_slow_path(reg_t addr, reg_t len, const uint8_t* bytes)$/;"	f	class:mmu_t
str	tb/dromajo/src/json.h	/^        JSONString *str;$/;"	m	union:JSONValue::__anon65
strdup_null	tb/dromajo/src/machine.cpp	/^static char *strdup_null(const char *str)$/;"	f	file:
stricmp	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^int stricmp(char const * a, char const * b) {$/;"	f
stride	tb/dromajo/src/machine.h	/^    int stride; \/* current stride in bytes *\/$/;"	m	struct:FBDevice
string_table	tb/dromajo/src/riscv_machine.cpp	/^    char *string_table;$/;"	m	struct:__anon47	file:
string_table_len	tb/dromajo/src/riscv_machine.cpp	/^    int string_table_len;$/;"	m	struct:__anon47	file:
string_table_size	tb/dromajo/src/riscv_machine.cpp	/^    int string_table_size;$/;"	m	struct:__anon47	file:
stringify	tb/dromajo/src/cutils.h	54;"	d
strstart	tb/dromajo/src/cutils.cpp	/^int strstart(const char *str, const char *val, const char **ptr)$/;"	f
stval	tb/dromajo/src/riscv_cpu.h	/^    target_ulong stval;$/;"	m	struct:RISCVCPUState
stval	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t stval;$/;"	m	struct:state_t
stvec	tb/dromajo/src/riscv_cpu.h	/^    target_ulong stvec;$/;"	m	struct:RISCVCPUState
stvec	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t stvec;$/;"	m	struct:state_t
sub	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t sub;$/;"	m	struct:__anon12
sub	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t sub;$/;"	m	struct:OpsStats
support_verilator_4	Makefile	/^support_verilator_4 := $(shell ($(verilator) --version | grep '4\\.') &> \/dev\/null; echo $$?)$/;"	m
supports_extension	tb/riscv-isa-sim/riscv/processor.h	/^  bool supports_extension(unsigned char ext) {$/;"	f	class:processor_t
svBit	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef svScalar svBit; \/* scalar *\/$/;"	t
svBitVecVal	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef uint32_t svBitVecVal;$/;"	t
svLogic	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef svScalar svLogic; \/* scalar *\/$/;"	t
svLogicVecVal	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef s_vpi_vecval svLogicVecVal;$/;"	t
svOpenArrayHandle	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef void* svOpenArrayHandle;$/;"	t
svScalar	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef uint8_t svScalar;$/;"	t
svScope	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef void* svScope;$/;"	t
sv_0	src/PAPER_hw/sim/csrc/dpi/svdpi.h	72;"	d
sv_1	src/PAPER_hw/sim/csrc/dpi/svdpi.h	73;"	d
sv_x	src/PAPER_hw/sim/csrc/dpi/svdpi.h	75;"	d
sv_z	src/PAPER_hw/sim/csrc/dpi/svdpi.h	74;"	d
sw	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t sw(unsigned int src, unsigned int base, uint16_t offset)$/;"	f
swap_csr	bootrom/encoding.h	201;"	d
swap_csr	src/riscv-dbg/debug_rom/encoding.h	201;"	d
swap_csr	tb/riscv-isa-sim/riscv/encoding.h	205;"	d
symbols	tb/dpi/elfloader.cc	/^std::map<std::string, uint64_t> symbols;$/;"	v
sync	src/PAPER_hw/sw/common/ah_video.h	/^  sync_type sync;$/;"	m	struct:adv_config
sync_pol	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {POS, NEG} sync_pol;$/;"	t	typeref:enum:__anon20
sync_type	src/PAPER_hw/sw/common/ah_video.h	/^typedef enum {SEPARATE, EMBEDDED} sync_type;$/;"	t	typeref:enum:__anon17
t1	tb/dpi/sim_spike.h	/^  std::thread t1;$/;"	m	class:sim_spike_t
t_vpi_vecval	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef struct t_vpi_vecval {$/;"	s
tab	tb/dromajo/src/json.h	/^    JSONValue *tab;$/;"	m	struct:JSONArray
tab	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t *tab;$/;"	m	struct:__anon47	file:
tab_drive	tb/dromajo/src/machine.h	/^    VMDriveEntry tab_drive[MAX_DRIVE_DEVICE];$/;"	m	struct:__anon72
tab_eth	tb/dromajo/src/machine.h	/^    VMEthEntry tab_eth[MAX_ETH_DEVICE];$/;"	m	struct:__anon72
tab_fs	tb/dromajo/src/machine.h	/^    VMFSEntry tab_fs[MAX_FS_DEVICE];$/;"	m	struct:__anon72
tab_len	tb/dromajo/src/riscv_machine.cpp	/^    int tab_len;$/;"	m	struct:__anon47	file:
tab_size	tb/dromajo/src/riscv_machine.cpp	/^    int tab_size;$/;"	m	struct:__anon47	file:
tag	tb/dromajo/src/LiveCacheCore.h	/^  Addr_t tag;$/;"	m	class:StateGeneric
tag	tb/dromajo/src/machine.h	/^    char *tag; \/* 9p mount tag *\/$/;"	m	struct:__anon70
tag	tb/dromajo/src/virtio.cpp	/^    uint16_t tag;$/;"	m	struct:__anon41	file:
tag	tb/dromajo/src/virtio.cpp	/^    uint8_t tag;$/;"	m	struct:__anon40	file:
tag	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t tag;$/;"	m	struct:icache_entry_t
tags	tb/riscv-isa-sim/riscv/cachesim.h	/^  std::map<uint64_t, uint64_t> tags;$/;"	m	class:fa_cache_sim_t
tags	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t* tags;$/;"	m	class:cache_sim_t
take_interrupt	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::take_interrupt(reg_t pending_interrupts)$/;"	f	class:processor_t
take_pending_interrupt	tb/riscv-isa-sim/riscv/processor.h	/^  void take_pending_interrupt() { take_interrupt(state.mip & state.mie); }$/;"	f	class:processor_t
take_trap	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::take_trap(trap_t& t, reg_t epc)$/;"	f	class:processor_t
tap	tb/riscv-isa-sim/riscv/remote_bitbang.h	/^  jtag_dtm_t *tap;$/;"	m	class:remote_bitbang_t
target	tb/riscv-isa-sim/riscv/sim.h	/^  context_t target;$/;"	m	class:sim_t
target-options	Makefile	/^target-options ?=$/;"	m
target_long	tb/dromajo/src/riscv_cpu.h	/^typedef int64_t target_long;$/;"	t
target_offset	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t target_offset;$/;"	m	struct:tlb_entry_t
target_read_insn_slow	tb/dromajo/src/riscv_cpu.cpp	/^static no_inline __exception int target_read_insn_slow(RISCVCPUState *s,$/;"	f	file:
target_read_insn_u16	tb/dromajo/src/riscv_cpu.cpp	/^static inline __exception int target_read_insn_u16(RISCVCPUState *s, uint16_t *pinsn,$/;"	f	file:
target_ulong	tb/dromajo/src/riscv_cpu.h	/^typedef uint64_t target_ulong;$/;"	t
tb	src/pmp/Makefile	/^tb = $(wildcard tb\/*.sv)$/;"	m
tbs	Makefile	/^tbs := tb\/ariane_tb.sv tb\/ariane_testharness.sv$/;"	m
tck	tb/dpi/remote_bitbang.h	/^  unsigned char tck;$/;"	m	class:remote_bitbang_t
tdata1	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tdata1[MAX_TRIGGERS];$/;"	m	struct:RISCVCPUState
tdata2	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tdata2[MAX_TRIGGERS];$/;"	m	struct:RISCVCPUState
tdata2	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t tdata2[num_triggers];$/;"	m	struct:state_t
tdata3	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tdata3[MAX_TRIGGERS];$/;"	m	struct:RISCVCPUState
tdi	tb/dpi/remote_bitbang.h	/^  unsigned char tdi;$/;"	m	class:remote_bitbang_t
tdo	tb/dpi/remote_bitbang.h	/^  unsigned char tdo;$/;"	m	class:remote_bitbang_t
tdo	tb/riscv-isa-sim/riscv/jtag_dtm.h	/^    bool tdo() const { return _tdo; }$/;"	f	class:jtag_dtm_t
term_exit	tb/dromajo/src/dromajo_main.cpp	/^static void term_exit(void)$/;"	f	file:
term_init	tb/dromajo/src/dromajo_main.cpp	/^static void term_init(BOOL allow_ctrlc)$/;"	f	file:
term_resize_handler	tb/dromajo/src/dromajo_main.cpp	/^static void term_resize_handler(int sig)$/;"	f	file:
terminate_event	tb/dromajo/src/machine.h	/^    const char *terminate_event;$/;"	m	struct:VirtMachine
terminate_simulation	tb/dromajo/src/riscv_cpu.h	/^    BOOL terminate_simulation;$/;"	m	struct:RISCVCPUState
test	src/fpu/tb/flexfloat/test/value_representation.cpp	/^void test(double d)$/;"	f
test-location	Makefile	/^test-location  ?= output\/test$/;"	m
test_case	Makefile	/^test_case      ?= core_test$/;"	m
test_pkg	Makefile	/^test_pkg := $(wildcard tb\/test\/*\/*sequence_pkg.sv*) \\$/;"	m
text	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    char text;$/;"	m	struct:__anon24
text_cols	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int text_cols;$/;"	m	struct:__anon24
text_cols	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int text_cols;$/;"	m	struct:text_display
text_disp	src/PAPER_hw/sw/text_disp/text_disp.h	/^struct text_disp {$/;"	s
text_display	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^struct text_display {$/;"	s
text_driver	src/PAPER_hw/sw/text_disp/text_driver.h	/^struct text_driver {$/;"	s
text_rows	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int text_rows;$/;"	m	struct:__anon24
text_rows	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int text_rows;$/;"	m	struct:text_display
that	tb/riscv-isa-sim/riscv/devices.h	/^  mem_t(const mem_t& that) = delete;$/;"	m	class:mem_t
throw_access_exception	tb/riscv-isa-sim/riscv/mmu.cc	/^static void throw_access_exception(reg_t addr, access_type type)$/;"	f	file:
tick	tb/dpi/remote_bitbang.cc	/^void remote_bitbang_t::tick($/;"	f	class:remote_bitbang_t
tick	tb/dpi/sim_spike.cc	/^commit_log_t sim_spike_t::tick(size_t n)$/;"	f	class:sim_spike_t
tick	tb/riscv-isa-sim/riscv/remote_bitbang.cc	/^void remote_bitbang_t::tick()$/;"	f	class:remote_bitbang_t
timecmp	tb/dromajo/src/riscv_cpu.h	/^    uint64_t timecmp;$/;"	m	struct:RISCVCPUState
timing	tb/riscv-isa-sim/riscv/processor.h	/^  bool timing;$/;"	m	struct:__anon126
timings	src/PAPER_hw/sw/common/ah_video.h	/^  struct vid_timings timings;$/;"	m	struct:vid_mode	typeref:struct:vid_mode::vid_timings
tlb_code	tb/dromajo/src/riscv_cpu.h	/^    TLBEntry tlb_code[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tlb_code_paddr_addend	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tlb_code_paddr_addend[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tlb_data	tb/riscv-isa-sim/riscv/mmu.h	/^  tlb_entry_t tlb_data[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_entry_t	tb/riscv-isa-sim/riscv/mmu.h	/^struct tlb_entry_t {$/;"	s
tlb_flush_all	tb/dromajo/src/riscv_cpu.cpp	/^static void tlb_flush_all(RISCVCPUState *s)$/;"	f	file:
tlb_flush_vaddr	tb/dromajo/src/riscv_cpu.cpp	/^static void tlb_flush_vaddr(RISCVCPUState *s, target_ulong vaddr)$/;"	f	file:
tlb_init	tb/dromajo/src/riscv_cpu.cpp	/^static void tlb_init(RISCVCPUState *s)$/;"	f	file:
tlb_insn_tag	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t tlb_insn_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_load_tag	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t tlb_load_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_read	tb/dromajo/src/riscv_cpu.h	/^    TLBEntry tlb_read[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tlb_read_paddr_addend	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tlb_read_paddr_addend[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tlb_store_tag	tb/riscv-isa-sim/riscv/mmu.h	/^  reg_t tlb_store_tag[TLB_ENTRIES];$/;"	m	class:mmu_t
tlb_write	tb/dromajo/src/riscv_cpu.h	/^    TLBEntry tlb_write[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tlb_write_paddr_addend	tb/dromajo/src/riscv_cpu.h	/^    target_ulong tlb_write_paddr_addend[TLB_SIZE];$/;"	m	struct:RISCVCPUState
tmp	tb/riscv-isa-sim/riscv/insns/c_jalr.h	/^reg_t tmp = npc;$/;"	v
tmp	tb/riscv-isa-sim/riscv/insns/jal.h	/^WRITE_RD(tmp);$/;"	v
tmp	tb/riscv-isa-sim/riscv/insns/jal.h	/^reg_t tmp = npc;$/;"	v
tmp	tb/riscv-isa-sim/riscv/insns/jalr.h	/^WRITE_RD(tmp);$/;"	v
tmp	tb/riscv-isa-sim/riscv/insns/jalr.h	/^reg_t tmp = npc;$/;"	v
tms	tb/dpi/remote_bitbang.h	/^  unsigned char tms;$/;"	m	class:remote_bitbang_t
toBin	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^void toBin(uint8_t *data, uint64_t word, size_t len) {$/;"	f
toByte	src/PAPER_hw/ips/common_cells/test/ecc/ecc.cpp	/^void toByte(uint8_t *data, uint8_t *in_data, size_t len) {$/;"	f
to_string	tb/riscv-isa-sim/riscv/disasm.h	/^  std::string to_string(insn_t insn) const$/;"	f	class:disasm_insn_t
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon100
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon101
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon102
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon103
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon104
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon105
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon106
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon107
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon108
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon109
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon110
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon111
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon112
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon113
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon114
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon115
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon116
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon117
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon118
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon119
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon120
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon121
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon122
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon85
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon86
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon87
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon88
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon89
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon90
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon91
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon92
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon93
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon94
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon95
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon96
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon97
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon98
to_string	tb/riscv-isa-sim/spike_main/disasm.cc	/^  std::string to_string(insn_t insn) const {$/;"	f	struct:__anon99
top_level	Makefile	/^top_level      ?= ariane_tb$/;"	m
top_level	src/pmp/Makefile	/^top_level      ?= pmp_tb$/;"	m
toplevel	tb/tb_cva6_icache/Makefile	/^toplevel     ?= tb$/;"	m
toplevel	tb/tb_serdiv/Makefile	/^toplevel     ?= tb$/;"	m
toplevel	tb/tb_wb_dcache/Makefile	/^toplevel     ?= tb$/;"	m
toplevel	tb/tb_wt_dcache/Makefile	/^toplevel     ?= tb$/;"	m
torture-logs	Makefile	/^torture-logs   :=$/;"	m
tostring	tb/dromajo/src/cutils.h	55;"	d
total	src/fpu/tb/flexfloat/include/flexfloat.h	/^    uint64_t total;$/;"	m	struct:__anon13
total	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    uint64_t total;$/;"	m	struct:CastingStats
totalsize	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t totalsize;$/;"	m	struct:fdt_header	file:
trace	tb/dromajo/src/machine.h	/^    uint64_t    trace;$/;"	m	struct:VirtMachine
trace	tb/riscv-isa-sim/riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:dcache_sim_t
trace	tb/riscv-isa-sim/riscv/cachesim.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:icache_sim_t
trace	tb/riscv-isa-sim/riscv/memtracer.h	/^  void trace(uint64_t addr, size_t bytes, access_type type)$/;"	f	class:memtracer_list_t
trace_opcode	tb/riscv-isa-sim/riscv/tracer.h	/^static inline void trace_opcode(processor_t* p, insn_bits_t opc, insn_t insn) {$/;"	f
tracer	tb/riscv-isa-sim/riscv/mmu.h	/^  memtracer_list_t tracer;$/;"	m	class:mmu_t
track_dread	tb/dromajo/src/riscv_cpu.cpp	/^static inline uint64_t track_dread(RISCVCPUState *s, uint64_t vaddr, uint64_t paddr, uint64_t data, int size) {$/;"	f	file:
track_iread	tb/dromajo/src/riscv_cpu.cpp	/^static inline uint64_t track_iread(RISCVCPUState *s, uint64_t vaddr, uint64_t paddr, uint64_t data, int size) {$/;"	f	file:
track_write	tb/dromajo/src/riscv_cpu.cpp	/^static inline void track_write(RISCVCPUState *s, uint64_t vaddr, uint64_t paddr, uint64_t data, int size) {$/;"	f	file:
tracking_arg	src/fpu/tb/flexfloat/include/flexfloat.h	/^    void * tracking_arg;$/;"	m	struct:_flexfloat_t
tracking_fn	src/fpu/tb/flexfloat/include/flexfloat.h	/^    ff_function_p tracking_fn;$/;"	m	struct:_flexfloat_t
translate	tb/riscv-isa-sim/riscv/mmu.cc	/^reg_t mmu_t::translate(reg_t addr, reg_t len, access_type type)$/;"	f	class:mmu_t
translate_insn_addr	tb/riscv-isa-sim/riscv/mmu.h	/^  inline tlb_entry_t translate_insn_addr(reg_t addr) {$/;"	f	class:mmu_t
translate_insn_addr_to_host	tb/riscv-isa-sim/riscv/mmu.h	/^  inline const uint16_t* translate_insn_addr_to_host(reg_t addr) {$/;"	f	class:mmu_t
trap_t	tb/riscv-isa-sim/riscv/trap.h	/^  trap_t(reg_t which) : which(which) {}$/;"	f	class:trap_t
trap_t	tb/riscv-isa-sim/riscv/trap.h	/^class trap_t$/;"	c
traverse	tb/dromajo/src/LiveCache.cpp	/^uint64_t *LiveCache::traverse(int &n_entries) {$/;"	f	class:LiveCache
trigger_exception	tb/riscv-isa-sim/riscv/mmu.h	/^  inline trigger_matched_t *trigger_exception(trigger_operation_t operation,$/;"	f	class:mmu_t
trigger_match	tb/riscv-isa-sim/riscv/processor.h	/^  inline int trigger_match(trigger_operation_t operation, reg_t address, reg_t data)$/;"	f	class:processor_t
trigger_matched_t	tb/riscv-isa-sim/riscv/mmu.h	/^    trigger_matched_t(int index,$/;"	f	class:trigger_matched_t
trigger_matched_t	tb/riscv-isa-sim/riscv/mmu.h	/^class trigger_matched_t$/;"	c
trigger_operation_t	tb/riscv-isa-sim/riscv/processor.h	/^} trigger_operation_t;$/;"	t	typeref:enum:__anon128
trigger_updated	tb/riscv-isa-sim/riscv/processor.cc	/^void processor_t::trigger_updated()$/;"	f	class:processor_t
trstn	tb/dpi/remote_bitbang.h	/^  unsigned char trstn;$/;"	m	class:remote_bitbang_t
tselect	tb/dromajo/src/riscv_cpu.h	/^    uint32_t tselect;$/;"	m	struct:RISCVCPUState
tselect	tb/riscv-isa-sim/riscv/processor.h	/^  reg_t tselect;$/;"	m	struct:state_t
tun_open	tb/dromajo/src/dromajo_main.cpp	/^static EthernetDevice *tun_open(const char *ifname)$/;"	f	file:
tun_select_fill	tb/dromajo/src/dromajo_main.cpp	/^static void tun_select_fill(EthernetDevice *net, int *pfd_max,$/;"	f	file:
tun_select_poll	tb/dromajo/src/dromajo_main.cpp	/^static void tun_select_poll(EthernetDevice *net,$/;"	f	file:
tun_write_packet	tb/dromajo/src/dromajo_main.cpp	/^static void tun_write_packet(EthernetDevice *net,$/;"	f	file:
tval	tb/riscv-isa-sim/riscv/trap.h	/^  reg_t tval;$/;"	m	class:mem_trap_t
txctrl	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t txctrl;$/;"	m	struct:SiFiveUARTState	file:
txtbuf	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  uint16_t * txtbuf;$/;"	m	struct:text_display
txtbuf_file	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    const char* txtbuf_file;$/;"	m	struct:__anon24
type	tb/dromajo/src/fs.h	/^    uint8_t type; \/* P9_IFx *\/$/;"	m	struct:__anon59
type	tb/dromajo/src/fs.h	/^    uint8_t type;$/;"	m	struct:__anon61
type	tb/dromajo/src/json.h	/^    JSONTypeEnum type;$/;"	m	struct:JSONValue
type	tb/dromajo/src/pci.cpp	/^    uint8_t type;$/;"	m	struct:__anon54	file:
type	tb/dromajo/src/virtio.cpp	/^    VirtioInputTypeEnum type;$/;"	m	struct:VIRTIOInputDevice	file:
type	tb/dromajo/src/virtio.cpp	/^    uint32_t type;$/;"	m	struct:__anon35	file:
type	tb/dromajo/src/virtio.cpp	/^    uint32_t type;$/;"	m	struct:__anon36	file:
type	tb/riscv-isa-sim/riscv/processor.h	/^  uint8_t type;$/;"	m	struct:__anon126
u	tb/dromajo/src/fs_disk.cpp	/^    } u;$/;"	m	struct:FSFile	typeref:union:FSFile::__anon74	file:
u	tb/dromajo/src/json.h	/^    } u;$/;"	m	struct:JSONValue	typeref:union:JSONValue::__anon65
u	tb/riscv-isa-sim/riscv/processor.h	/^  bool u;$/;"	m	struct:__anon126
u32	tb/dromajo/src/riscv_cpu.cpp	/^    uint32_t u32;$/;"	m	struct:unaligned_u32	file:
u_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t u_imm() { return int64_t(b) >> 12 << 12; }$/;"	f	class:insn_t
uart	tb/dpi/sim_spike.h	/^  std::unique_ptr<uart_t> uart;$/;"	m	class:sim_spike_t
uart	tb/riscv-isa-sim/riscv/sim.h	/^  std::unique_ptr<uart_t> uart;$/;"	m	class:sim_t
uart_read	tb/dromajo/src/riscv_machine.cpp	/^static uint32_t uart_read(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
uart_reg_comptype	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_comptype   = 0xfc,$/;"	e	enum:__anon50	file:
uart_reg_intren	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_intren     = 0x04,$/;"	e	enum:__anon50	file:
uart_reg_intrid	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_intrid     = 0x08,$/;"	e	enum:__anon50	file:
uart_reg_linecontrol	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_linecontrol= 0x0c,$/;"	e	enum:__anon50	file:
uart_reg_linestatus	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_linestatus = 0x14,$/;"	e	enum:__anon50	file:
uart_reg_rx_buf	tb/dromajo/src/dw_apb_uart.cpp	/^    uart_reg_rx_buf     = 0x00,$/;"	e	enum:__anon50	file:
uart_src	Makefile	/^uart_src := $(addprefix $(root-dir), $(uart_src))$/;"	m
uart_src	Makefile	/^uart_src := $(wildcard fpga\/src\/apb_uart\/src\/*.vhd)$/;"	m
uart_t	tb/riscv-isa-sim/riscv/devices.h	/^class uart_t : public abstract_device_t {$/;"	c
uart_t	tb/riscv-isa-sim/riscv/uart.cc	/^uart_t::uart_t()$/;"	f	class:uart_t
uart_update_irq	tb/dromajo/src/riscv_machine.cpp	/^static void uart_update_irq(SiFiveUARTState *s)$/;"	f	file:
uart_write	tb/dromajo/src/riscv_machine.cpp	/^static void uart_write(void *opaque, uint32_t offset, uint32_t val, int size_log2)$/;"	f	file:
ui	tb/riscv-isa-sim/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	m	union:ui128_f128	typeref:struct:ui128_f128::uint128
ui	tb/riscv-isa-sim/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	m	union:ui16_f16
ui	tb/riscv-isa-sim/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	m	union:ui32_f32
ui	tb/riscv-isa-sim/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	m	union:ui64_f64
ui128_f128	tb/riscv-isa-sim/softfloat/internals.h	/^union ui128_f128 { struct uint128 ui; float128_t f; };$/;"	u
ui16_f16	tb/riscv-isa-sim/softfloat/internals.h	/^union ui16_f16 { uint16_t ui; float16_t f; };$/;"	u
ui32_f32	tb/riscv-isa-sim/softfloat/internals.h	/^union ui32_f32 { uint32_t ui; float32_t f; };$/;"	u
ui32_fromNaN	tb/riscv-isa-sim/softfloat/specialize.h	60;"	d
ui32_fromNegOverflow	tb/riscv-isa-sim/softfloat/specialize.h	59;"	d
ui32_fromPosOverflow	tb/riscv-isa-sim/softfloat/specialize.h	58;"	d
ui32_to_f128	tb/riscv-isa-sim/softfloat/ui32_to_f128.c	/^float128_t ui32_to_f128( uint32_t a )$/;"	f
ui32_to_f16	tb/riscv-isa-sim/softfloat/ui32_to_f16.c	/^float16_t ui32_to_f16( uint32_t a )$/;"	f
ui32_to_f32	tb/riscv-isa-sim/softfloat/ui32_to_f32.c	/^float32_t ui32_to_f32( uint32_t a )$/;"	f
ui32_to_f64	tb/riscv-isa-sim/softfloat/ui32_to_f64.c	/^float64_t ui32_to_f64( uint32_t a )$/;"	f
ui64_f64	tb/riscv-isa-sim/softfloat/internals.h	/^union ui64_f64 { uint64_t ui; float64_t f; };$/;"	u
ui64_fromNaN	tb/riscv-isa-sim/softfloat/specialize.h	71;"	d
ui64_fromNegOverflow	tb/riscv-isa-sim/softfloat/specialize.h	70;"	d
ui64_fromPosOverflow	tb/riscv-isa-sim/softfloat/specialize.h	69;"	d
ui64_to_f128	tb/riscv-isa-sim/softfloat/ui64_to_f128.c	/^float128_t ui64_to_f128( uint64_t a )$/;"	f
ui64_to_f16	tb/riscv-isa-sim/softfloat/ui64_to_f16.c	/^float16_t ui64_to_f16( uint64_t a )$/;"	f
ui64_to_f32	tb/riscv-isa-sim/softfloat/ui64_to_f32.c	/^float32_t ui64_to_f32( uint64_t a )$/;"	f
ui64_to_f64	tb/riscv-isa-sim/softfloat/ui64_to_f64.c	/^float64_t ui64_to_f64( uint64_t a )$/;"	f
uid	tb/dromajo/src/fs_disk.cpp	/^    uint32_t uid;$/;"	m	struct:FSFile	file:
uint128	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	s
uint128	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	s
uint128_extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	s
uint128_extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	s
uint128_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef unsigned __int128 uint128_t;$/;"	t
uint128_t	tb/dromajo/src/cutils.h	/^typedef unsigned __int128 uint128_t;$/;"	t
uint16_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef unsigned __int16 uint16_t;$/;"	t
uint32_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef unsigned __int32 uint32_t;$/;"	t
uint64_extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	s
uint64_extra	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	s
uint64_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef unsigned __int64 uint64_t;$/;"	t
uint8_t	src/PAPER_hw/sim/csrc/dpi/svdpi.h	/^typedef unsigned __int8 uint8_t;$/;"	t
uint_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef uint128_t uint_t;$/;"	t
uint_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef uint32_t uint_t;$/;"	t
uint_t	src/fpu/tb/flexfloat/include/flexfloat.h	/^typedef uint64_t uint_t;$/;"	t
uintx_t	tb/dromajo/src/dromajo_template.h	1882;"	d
uintx_t	tb/dromajo/src/dromajo_template.h	43;"	d
uintx_t	tb/dromajo/src/dromajo_template.h	46;"	d
uintx_t	tb/dromajo/src/dromajo_template.h	49;"	d
uj_imm	tb/riscv-isa-sim/riscv/decode.h	/^  int64_t uj_imm() { return (x(21, 10) << 1) + (x(20, 1) << 11) + (x(12, 8) << 12) + (imm_sign() << 20); }$/;"	f	class:insn_t
unaligned_u32	tb/dromajo/src/riscv_cpu.cpp	/^struct __attribute__((packed)) unaligned_u32 {$/;"	s	file:
unbox	tb/dromajo/src/dromajo_fp_template.h	69;"	d
unboxF32	tb/riscv-isa-sim/riscv/decode.h	231;"	d
unboxF64	tb/riscv-isa-sim/riscv/decode.h	233;"	d
unlikely	tb/dromajo/src/cutils.h	47;"	d
unlikely	tb/riscv-isa-sim/riscv/common.h	7;"	d
unmarshall	tb/dromajo/src/virtio.cpp	/^static int unmarshall(VIRTIO9PDevice *s, int queue_idx,$/;"	f	file:
unpack_pmpaddrs	tb/dromajo/src/riscv_cpu.cpp	/^static void unpack_pmpaddrs(RISCVCPUState *s)$/;"	f	file:
unpack_sf	tb/dromajo/src/softfp_template.h	/^static inline F_UINT unpack_sf(uint32_t *pa_sign, int32_t *pa_exp,$/;"	f
unpack_sf	tb/dromajo/src/softfp_template.h	1148;"	d
unpack_sf	tb/dromajo/src/softfp_template.h	73;"	d
up	src/PAPER_hw/sw/text_disp/text_disp.h	/^enum cursor_dir { up, down, left, right };$/;"	e	enum:cursor_dir
update_cursor	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*update_cursor)(struct text_disp * d);$/;"	m	struct:text_driver
update_dr	tb/riscv-isa-sim/riscv/jtag_dtm.cc	/^void jtag_dtm_t::update_dr()$/;"	f	class:jtag_dtm_t
update_histogram	tb/riscv-isa-sim/riscv/execute.cc	/^inline void processor_t::update_histogram(reg_t pc)$/;"	f	class:processor_t
update_text_param_reg	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*update_text_param_reg)(struct text_disp * d);$/;"	m	struct:text_driver
update_text_pntr	src/PAPER_hw/sw/text_disp/text_driver.h	/^  bool (*update_text_pntr)(struct text_disp * d);$/;"	m	struct:text_driver
usage	tb/ariane_tb.cpp	/^static void usage(const char * program_name) {$/;"	f	file:
usage	tb/dromajo/src/dromajo_cosim_test.cpp	/^void usage(char *progname)$/;"	f
usage	tb/dromajo/src/dromajo_main.cpp	/^static void usage(const char *prog, const char *msg)$/;"	f	file:
used_addr	tb/dromajo/src/virtio.cpp	/^    virtio_phys_addr_t used_addr;$/;"	m	struct:__anon33	file:
usr_free	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	/^void usr_free(void * pntr) {$/;"	f
usr_malloc	src/PAPER_hw/sim/csrc/dpi/dpi_tools.c	/^void * usr_malloc(int size) {$/;"	f
util	Makefile	/^util := $(addprefix $(root-dir), $(util))$/;"	m
util	Makefile	/^util := include\/instr_tracer_pkg.sv                         \\$/;"	m
v	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^    flexfloat_t v;$/;"	m	class:flexfloat
v	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^   INLINE flexfloat (flexfloat &&o) noexcept : v(o.v) {  } ;$/;"	f	class:flexfloat
v	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { struct uint128 v; uint64_t extra; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128_extra { uint64_t extra; struct uint128 v; };$/;"	m	struct:uint128_extra	typeref:struct:uint128_extra::uint128
v	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t extra, v; };$/;"	m	struct:uint64_extra
v	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint64_extra { uint64_t v, extra; };$/;"	m	struct:uint64_extra
v	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint16_t v; } float16_t;$/;"	m	struct:__anon80
v	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint32_t v; } float32_t;$/;"	m	struct:__anon81
v	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint64_t v; } float64_t;$/;"	m	struct:__anon82
v	tb/riscv-isa-sim/softfloat/softfloat_types.h	/^typedef struct { uint64_t v[2]; } float128_t;$/;"	m	struct:__anon83
v0	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v0	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
v64	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v0, v64; };$/;"	m	struct:uint128
v64	tb/riscv-isa-sim/softfloat/primitiveTypes.h	/^struct uint128 { uint64_t v64, v0; };$/;"	m	struct:uint128
vact	src/PAPER_hw/sw/common/ah_video.h	/^  int vact;$/;"	m	struct:vid_timings
vaddr	tb/dromajo/src/riscv_cpu.h	/^    target_ulong vaddr;$/;"	m	struct:__anon55
val_ones	tb/dromajo/src/pci.cpp	/^static const uint32_t val_ones[3] = { 0xff, 0xffff, 0xffffffff };$/;"	v	file:
validate_csr	tb/riscv-isa-sim/riscv/decode.h	269;"	d
value	src/fpu/tb/flexfloat/include/flexfloat.h	/^    fp_t value;$/;"	m	struct:_flexfloat_t
value	src/fpu/tb/flexfloat/include/flexfloat.h	/^    void    *value;$/;"	m	struct:__anon11
value	tb/dromajo/src/json.h	/^    JSONValue value;$/;"	m	struct:JSONProperty
vblank	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int vblank;$/;"	m	struct:__anon24
vblank	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int vblank;$/;"	m	struct:text_display
vcasting_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static std::unordered_map<std::pair<FlexfloatPrecision, FlexfloatPrecision>, CastingStats, PrecisionPairHash> vcasting_stats;$/;"	v
vendor_id	tb/dromajo/src/virtio.cpp	/^    uint32_t vendor_id;$/;"	m	struct:VIRTIODevice	file:
ver-library	Makefile	/^ver-library    ?= work-ver$/;"	m
verilate_command	Makefile	/^verilate_command := $(verilator)                                                                                 \\$/;"	m
verilator	Makefile	/^verilator      ?= verilator$/;"	m
verilator_threads	Makefile	/^	verilator_threads := 2$/;"	m
verilog_plusargs	tb/ariane_tb.cpp	/^static const char *verilog_plusargs[] = {"jtag_rbb_enable"};$/;"	v	file:
version	tb/dromajo/src/fs.h	/^    uint32_t version;$/;"	m	struct:__anon59
version	tb/dromajo/src/riscv_machine.cpp	/^    uint32_t version;$/;"	m	struct:fdt_header	file:
version	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon132
version	tb/riscv-isa-sim/riscv/debug_module.h	/^  unsigned version;$/;"	m	struct:__anon135
vfront	src/PAPER_hw/sw/common/ah_video.h	/^  int vfront;$/;"	m	struct:vid_timings
vga_color	src/PAPER_hw/sw/common/ah_video.h	/^} vga_color;$/;"	t	typeref:enum:__anon22
victimize	tb/riscv-isa-sim/riscv/cachesim.cc	/^uint64_t cache_sim_t::victimize(uint64_t addr)$/;"	f	class:cache_sim_t
victimize	tb/riscv-isa-sim/riscv/cachesim.cc	/^uint64_t fa_cache_sim_t::victimize(uint64_t addr)$/;"	f	class:fa_cache_sim_t
vid_mode	src/PAPER_hw/sw/common/ah_video.h	/^struct vid_mode {$/;"	s
vid_timings	src/PAPER_hw/sw/common/ah_video.h	/^struct vid_timings {$/;"	s
virt_machine_deserialize	tb/dromajo/src/riscv_machine.cpp	/^void virt_machine_deserialize(RISCVMachine *m, const char *dump_name)$/;"	f
virt_machine_end	tb/dromajo/src/riscv_machine.cpp	/^void virt_machine_end(RISCVMachine *s)$/;"	f
virt_machine_free_config	tb/dromajo/src/machine.cpp	/^void virt_machine_free_config(VirtMachineParams *p)$/;"	f
virt_machine_get_fpreg	tb/dromajo/src/riscv_machine.cpp	/^uint64_t virt_machine_get_fpreg(RISCVMachine *s, int hartid, int rn)$/;"	f
virt_machine_get_name	tb/dromajo/src/riscv_machine.cpp	/^const char *virt_machine_get_name(void)$/;"	f
virt_machine_get_pc	tb/dromajo/src/riscv_machine.cpp	/^uint64_t virt_machine_get_pc(RISCVMachine *s, int hartid)$/;"	f
virt_machine_get_reg	tb/dromajo/src/riscv_machine.cpp	/^uint64_t virt_machine_get_reg(RISCVMachine *s, int hartid, int rn)$/;"	f
virt_machine_get_sleep_duration	tb/dromajo/src/riscv_machine.cpp	/^int virt_machine_get_sleep_duration(RISCVMachine *m, int hartid, int ms_delay)$/;"	f
virt_machine_init	tb/dromajo/src/riscv_machine.cpp	/^RISCVMachine *virt_machine_init(const VirtMachineParams *p)$/;"	f
virt_machine_load_config_file	tb/dromajo/src/machine.cpp	/^void virt_machine_load_config_file(VirtMachineParams *p,$/;"	f
virt_machine_main	tb/dromajo/src/dromajo_main.cpp	/^RISCVMachine *virt_machine_main(int argc, char **argv)$/;"	f
virt_machine_parse_config	tb/dromajo/src/machine.cpp	/^static int virt_machine_parse_config(VirtMachineParams *p,$/;"	f	file:
virt_machine_run	tb/dromajo/src/dromajo_main.cpp	/^BOOL virt_machine_run(RISCVMachine *s, int hartid)$/;"	f
virt_machine_serialize	tb/dromajo/src/riscv_machine.cpp	/^void virt_machine_serialize(RISCVMachine *m, const char *dump_name)$/;"	f
virt_machine_set_defaults	tb/dromajo/src/riscv_machine.cpp	/^void virt_machine_set_defaults(VirtMachineParams *p)$/;"	f
virtio_9p_init	tb/dromajo/src/virtio.cpp	/^VIRTIODevice *virtio_9p_init(VIRTIOBusDef *bus, FSDevice *fs,$/;"	f
virtio_9p_op_names	tb/dromajo/src/virtio.cpp	/^static const Virtio9POPName virtio_9p_op_names[] = {$/;"	v	file:
virtio_9p_open_cb	tb/dromajo/src/virtio.cpp	/^static void virtio_9p_open_cb(FSDevice *fs, FSQID *qid, int err,$/;"	f	file:
virtio_9p_open_reply	tb/dromajo/src/virtio.cpp	/^static void virtio_9p_open_reply(FSDevice *fs, FSQID *qid, int err,$/;"	f	file:
virtio_9p_recv_request	tb/dromajo/src/virtio.cpp	/^static int virtio_9p_recv_request(VIRTIODevice *s1, int queue_idx,$/;"	f	file:
virtio_9p_send_error	tb/dromajo/src/virtio.cpp	/^static void virtio_9p_send_error(VIRTIO9PDevice *s, int queue_idx,$/;"	f	file:
virtio_9p_send_reply	tb/dromajo/src/virtio.cpp	/^static void virtio_9p_send_reply(VIRTIO9PDevice *s, int queue_idx,$/;"	f	file:
virtio_add_pci_capability	tb/dromajo/src/virtio.cpp	/^static void virtio_add_pci_capability(VIRTIODevice *s, int cfg_type,$/;"	f	file:
virtio_block_init	tb/dromajo/src/virtio.cpp	/^VIRTIODevice *virtio_block_init(VIRTIOBusDef *bus, BlockDevice *bs)$/;"	f
virtio_block_recv_request	tb/dromajo/src/virtio.cpp	/^static int virtio_block_recv_request(VIRTIODevice *s, int queue_idx,$/;"	f	file:
virtio_block_req_cb	tb/dromajo/src/virtio.cpp	/^static void virtio_block_req_cb(void *opaque, int ret)$/;"	f	file:
virtio_block_req_end	tb/dromajo/src/virtio.cpp	/^static void virtio_block_req_end(VIRTIODevice *s, int ret)$/;"	f	file:
virtio_config_change_notify	tb/dromajo/src/virtio.cpp	/^static void virtio_config_change_notify(VIRTIODevice *s)$/;"	f	file:
virtio_config_read	tb/dromajo/src/virtio.cpp	/^static uint32_t virtio_config_read(VIRTIODevice *s, uint32_t offset,$/;"	f	file:
virtio_config_write	tb/dromajo/src/virtio.cpp	/^static void virtio_config_write(VIRTIODevice *s, uint32_t offset,$/;"	f	file:
virtio_console_can_write_data	tb/dromajo/src/virtio.cpp	/^BOOL virtio_console_can_write_data(VIRTIODevice *s)$/;"	f
virtio_console_get_write_len	tb/dromajo/src/virtio.cpp	/^int virtio_console_get_write_len(VIRTIODevice *s)$/;"	f
virtio_console_init	tb/dromajo/src/virtio.cpp	/^VIRTIODevice *virtio_console_init(VIRTIOBusDef *bus, CharacterDevice *cs)$/;"	f
virtio_console_recv_request	tb/dromajo/src/virtio.cpp	/^static int virtio_console_recv_request(VIRTIODevice *s, int queue_idx,$/;"	f	file:
virtio_console_resize_event	tb/dromajo/src/virtio.cpp	/^void virtio_console_resize_event(VIRTIODevice *s, int width, int height)$/;"	f
virtio_console_write_data	tb/dromajo/src/virtio.cpp	/^int virtio_console_write_data(VIRTIODevice *s, const uint8_t *buf, int buf_len)$/;"	f
virtio_consume_desc	tb/dromajo/src/virtio.cpp	/^static void virtio_consume_desc(VIRTIODevice *s,$/;"	f	file:
virtio_count	tb/dromajo/src/riscv_machine.h	/^    int virtio_count;$/;"	m	struct:RISCVMachine
virtio_init	tb/dromajo/src/virtio.cpp	/^static void virtio_init(VIRTIODevice *s, VIRTIOBusDef *bus,$/;"	f	file:
virtio_input_config_write	tb/dromajo/src/virtio.cpp	/^static void virtio_input_config_write(VIRTIODevice *s)$/;"	f	file:
virtio_input_init	tb/dromajo/src/virtio.cpp	/^VIRTIODevice *virtio_input_init(VIRTIOBusDef *bus, VirtioInputTypeEnum type)$/;"	f
virtio_input_queue_event	tb/dromajo/src/virtio.cpp	/^static int virtio_input_queue_event(VIRTIODevice *s,$/;"	f	file:
virtio_input_recv_request	tb/dromajo/src/virtio.cpp	/^static int virtio_input_recv_request(VIRTIODevice *s, int queue_idx,$/;"	f	file:
virtio_input_send_key_event	tb/dromajo/src/virtio.cpp	/^int virtio_input_send_key_event(VIRTIODevice *s, BOOL is_down,$/;"	f
virtio_input_send_mouse_event	tb/dromajo/src/virtio.cpp	/^int virtio_input_send_mouse_event(VIRTIODevice *s, int dx, int dy, int dz,$/;"	f
virtio_memcpy_from_ram	tb/dromajo/src/virtio.cpp	/^static int virtio_memcpy_from_ram(VIRTIODevice *s, uint8_t *buf,$/;"	f	file:
virtio_memcpy_to_ram	tb/dromajo/src/virtio.cpp	/^static int virtio_memcpy_to_ram(VIRTIODevice *s, virtio_phys_addr_t addr,$/;"	f	file:
virtio_mmio_get_ram_ptr	tb/dromajo/src/virtio.cpp	/^static uint8_t *virtio_mmio_get_ram_ptr(VIRTIODevice *s, virtio_phys_addr_t paddr)$/;"	f	file:
virtio_mmio_read	tb/dromajo/src/virtio.cpp	/^static uint32_t virtio_mmio_read(void *opaque, uint32_t offset, int size_log2)$/;"	f	file:
virtio_mmio_write	tb/dromajo/src/virtio.cpp	/^static void virtio_mmio_write(void *opaque, uint32_t offset,$/;"	f	file:
virtio_net_can_write_packet	tb/dromajo/src/virtio.cpp	/^static BOOL virtio_net_can_write_packet(EthernetDevice *es)$/;"	f	file:
virtio_net_init	tb/dromajo/src/virtio.cpp	/^VIRTIODevice *virtio_net_init(VIRTIOBusDef *bus, EthernetDevice *es)$/;"	f
virtio_net_recv_request	tb/dromajo/src/virtio.cpp	/^static int virtio_net_recv_request(VIRTIODevice *s, int queue_idx,$/;"	f	file:
virtio_net_set_carrier	tb/dromajo/src/virtio.cpp	/^static void virtio_net_set_carrier(EthernetDevice *es, BOOL carrier_state)$/;"	f	file:
virtio_net_write_packet	tb/dromajo/src/virtio.cpp	/^static void virtio_net_write_packet(EthernetDevice *es, const uint8_t *buf, int buf_len)$/;"	f	file:
virtio_pci_bar_set	tb/dromajo/src/virtio.cpp	/^static void virtio_pci_bar_set(void *opaque, int bar_num,$/;"	f	file:
virtio_pci_get_ram_ptr	tb/dromajo/src/virtio.cpp	/^static uint8_t *virtio_pci_get_ram_ptr(VIRTIODevice *s, virtio_phys_addr_t paddr)$/;"	f	file:
virtio_pci_read	tb/dromajo/src/virtio.cpp	/^static uint32_t virtio_pci_read(void *opaque, uint32_t offset1, int size_log2)$/;"	f	file:
virtio_pci_write	tb/dromajo/src/virtio.cpp	/^static void virtio_pci_write(void *opaque, uint32_t offset1,$/;"	f	file:
virtio_phys_addr_t	tb/dromajo/src/virtio.h	/^typedef uint64_t virtio_phys_addr_t;$/;"	t
virtio_read16	tb/dromajo/src/virtio.cpp	/^static uint16_t virtio_read16(VIRTIODevice *s, virtio_phys_addr_t addr)$/;"	f	file:
virtio_reset	tb/dromajo/src/virtio.cpp	/^static void virtio_reset(VIRTIODevice *s)$/;"	f	file:
virtio_set_debug	tb/dromajo/src/virtio.cpp	/^void virtio_set_debug(VIRTIODevice *s, int debug)$/;"	f
virtio_write16	tb/dromajo/src/virtio.cpp	/^static void virtio_write16(VIRTIODevice *s, virtio_phys_addr_t addr,$/;"	f	file:
virtio_write32	tb/dromajo/src/virtio.cpp	/^static void virtio_write32(VIRTIODevice *s, virtio_phys_addr_t addr,$/;"	f	file:
vis_origin	src/PAPER_hw/sw/text_disp/text_disp.h	/^  void * vis_origin;$/;"	m	struct:text_disp
vis_size	src/PAPER_hw/sw/text_disp/text_disp.h	/^  int vis_size;$/;"	m	struct:text_disp
vm_add_cmdline	tb/dromajo/src/machine.cpp	/^void vm_add_cmdline(VirtMachineParams *p, const char *cmdline)$/;"	f
vm_error	tb/dromajo/src/machine.cpp	/^void __attribute__((format(printf, 1, 2))) vm_error(const char *fmt, ...)$/;"	f
vm_get_int	tb/dromajo/src/machine.cpp	/^int vm_get_int(JSONValue obj, const char *name, int64_t *pval)$/;"	f
vm_get_missing_csrs_opt	tb/dromajo/src/machine.cpp	/^int vm_get_missing_csrs_opt(JSONValue obj, VirtMachineParams *p)$/;"	f
vm_get_mmio_addrset_opt	tb/dromajo/src/machine.cpp	/^int vm_get_mmio_addrset_opt(JSONValue obj, VirtMachineParams *p)$/;"	f
vm_get_skip_commit_opt	tb/dromajo/src/machine.cpp	/^int vm_get_skip_commit_opt(JSONValue obj, VirtMachineParams *p)$/;"	f
vm_get_str	tb/dromajo/src/machine.cpp	/^static int vm_get_str(JSONValue obj, const char *name, const char **pstr)$/;"	f	file:
vm_get_str2	tb/dromajo/src/machine.cpp	/^static int vm_get_str2(JSONValue obj, const char *name, const char **pstr,$/;"	f	file:
vm_get_str_opt	tb/dromajo/src/machine.cpp	/^static int vm_get_str_opt(JSONValue obj, const char *name, const char **pstr)$/;"	f	file:
vm_get_uint64_opt	tb/dromajo/src/machine.cpp	/^static void vm_get_uint64_opt(JSONValue obj, const char *name, uint64_t *pval)$/;"	f	file:
vm_info	tb/riscv-isa-sim/riscv/mmu.h	/^struct vm_info {$/;"	s
vm_mouse_is_absolute	tb/dromajo/src/riscv_machine.cpp	/^BOOL vm_mouse_is_absolute(RISCVMachine *s)$/;"	f
vm_params	tb/dromajo/src/machine.cpp	/^    VirtMachineParams *vm_params;$/;"	m	struct:__anon66	file:
vm_send_key_event	tb/dromajo/src/riscv_machine.cpp	/^void vm_send_key_event(RISCVMachine *s, BOOL is_down, uint16_t key_code)$/;"	f
vm_send_mouse_event	tb/dromajo/src/riscv_machine.cpp	/^void vm_send_mouse_event(RISCVMachine *s, int dx, int dy, int dz, unsigned buttons)$/;"	f
volatile	src/PAPER_hw/sim/csrc/build/CMakeFiles/3.10.1/CompilerIdC/CMakeCCompilerId.c	11;"	d	file:
vops_stats	src/fpu/tb/flexfloat/include/flexfloat.hpp	/^static std::unordered_map<FlexfloatPrecision, OpsStats, PrecisionHash> vops_stats;$/;"	v
vsync	src/PAPER_hw/sw/common/ah_video.h	/^  int vsync;$/;"	m	struct:vid_timings
vsync_pol	src/PAPER_hw/sw/common/ah_video.h	/^  sync_pol vsync_pol;$/;"	m	struct:vid_mode
vtot	src/PAPER_hw/sim/csrc/dpi/dpiheader.h	/^    unsigned int vtot;$/;"	m	struct:__anon24
vtot	src/PAPER_hw/sim/csrc/fontutils/fontutils.h	/^  unsigned int vtot;$/;"	m	struct:text_display
vtot	src/PAPER_hw/sw/common/ah_video.h	/^  int vtot;$/;"	m	struct:vid_timings
walk	tb/riscv-isa-sim/riscv/mmu.cc	/^reg_t mmu_t::walk(reg_t addr, access_type type, reg_t mode)$/;"	f	class:mmu_t
was_exception	tb/dpi/sim_spike.h	/^  char     was_exception;$/;"	m	struct:__anon28
was_exception	tb/riscv-isa-sim/riscv/processor.h	/^  bool     was_exception;$/;"	m	struct:state_t
ways	tb/riscv-isa-sim/riscv/cachesim.h	/^  size_t ways;$/;"	m	class:cache_sim_t
wfi	tb/riscv-isa-sim/riscv/decode.h	216;"	d
which	tb/riscv-isa-sim/riscv/trap.h	/^  reg_t which;$/;"	m	class:trap_t
width	tb/dromajo/src/machine.h	/^    int width;$/;"	m	struct:FBDevice
width	tb/dromajo/src/machine.h	/^    int64_t width, height; \/* graphic width & height *\/$/;"	m	struct:__anon72
wordIncr	tb/riscv-isa-sim/softfloat/primitiveTypes.h	62;"	d
wordIncr	tb/riscv-isa-sim/softfloat/primitiveTypes.h	73;"	d
work-dir	fpga/Makefile	/^work-dir := work-fpga$/;"	m
write	tb/dpi/elfloader.cc	/^void write (uint64_t address, uint64_t len, uint8_t* buf) {$/;"	f
write	tb/dromajo/src/LiveCache.cpp	/^void LiveCache::write(uint64_t addr) {$/;"	f	class:LiveCache
write	tb/riscv-isa-sim/riscv/decode.h	/^  void write(size_t i, T value)$/;"	f	class:regfile_t
write	tb/riscv-isa-sim/riscv/insns/csrrc.h	/^bool write = insn.rs1() != 0;$/;"	v
write	tb/riscv-isa-sim/riscv/insns/csrrci.h	/^bool write = insn.rs1() != 0;$/;"	v
write	tb/riscv-isa-sim/riscv/insns/csrrs.h	/^bool write = insn.rs1() != 0;$/;"	v
write	tb/riscv-isa-sim/riscv/insns/csrrsi.h	/^bool write = insn.rs1() != 0;$/;"	v
write32	tb/riscv-isa-sim/riscv/debug_module.cc	/^void debug_module_t::write32(uint8_t *memory, unsigned int index, uint32_t value)$/;"	f	class:debug_module_t
writeBuf	src/PAPER_hw/sw/common/adv7511_comm.c	/^uint8_t writeBuf[24];$/;"	v
writeLine	tb/dromajo/src/LiveCacheCore.h	/^  CacheLine *writeLine(Addr_t addr) {$/;"	f	class:CacheGeneric
write_accesses	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t write_accesses;$/;"	m	class:cache_sim_t
write_adv	src/PAPER_hw/sw/common/adv7511_comm.c	/^bool write_adv(struct iic_drv * inst, uint8_t writeAddr, const uint8_t * writeBuf, int numBytes) {$/;"	f
write_async	tb/dromajo/src/virtio.h	/^    int (*write_async)(BlockDevice *bs,$/;"	m	struct:BlockDevice
write_buffer_meminit	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void write_buffer_meminit(void * p, unsigned int wordwidth, unsigned int lines, unsigned int line_len, const char * fout) {$/;"	f
write_chunk	tb/riscv-isa-sim/riscv/sim.cc	/^void sim_t::write_chunk(addr_t taddr, size_t len, const void* src)$/;"	f	class:sim_t
write_csr	bootrom/encoding.h	198;"	d
write_csr	src/riscv-dbg/debug_rom/encoding.h	198;"	d
write_csr	tb/riscv-isa-sim/riscv/encoding.h	202;"	d
write_data	tb/dromajo/src/virtio.h	/^    void (*write_data)(void *opaque, const uint8_t *buf, int len);$/;"	m	struct:__anon31
write_expresp	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void write_expresp(const char * fout, struct text_display * d) {$/;"	f
write_fb_axi_meminit	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void write_fb_axi_meminit(struct frbuf * fb, unsigned int log_wordwidth, const char * fout) {$/;"	f
write_fb_bmp	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void write_fb_bmp(struct frbuf * fb, const char * fout) {$/;"	f
write_fb_expresp	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.c	/^void write_fb_expresp(struct frbuf * fb, const char * fout) {$/;"	f
write_font_meminit	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void write_font_meminit(const char * fout, struct text_display * d, int max_glyphs, bool xil) {$/;"	f
write_fp_reg	tb/dromajo/src/riscv_cpu.cpp	65;"	d	file:
write_frame_bmp	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void write_frame_bmp(struct text_display * d, const char * fn) {$/;"	f
write_func	tb/dromajo/src/iomem.h	/^    DeviceWriteFunc *write_func;$/;"	m	struct:__anon48
write_misses	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t write_misses;$/;"	m	class:cache_sim_t
write_packet	tb/dromajo/src/virtio.h	/^    void (*write_packet)(EthernetDevice *net,$/;"	m	struct:EthernetDevice
write_reg	fpga/src/bootrom/src/spi.c	/^void write_reg(uintptr_t addr, uint32_t value)$/;"	f
write_reg	fpga/src/paper_test/src/spi.c	/^void write_reg(uintptr_t addr, uint32_t value)$/;"	f
write_reg	openpiton/bootrom/linux/src/spi.c	/^void write_reg(uintptr_t addr, uint32_t value)$/;"	f
write_reg	tb/dromajo/src/riscv_cpu.cpp	60;"	d	file:
write_reg_u32	fpga/src/paper_test/src/main.c	/^void write_reg_u32(uintptr_t addr, uint32_t value)$/;"	f
write_reg_u8	fpga/src/bootrom/src/uart.c	/^void write_reg_u8(uintptr_t addr, uint8_t value)$/;"	f
write_reg_u8	fpga/src/paper_test/src/uart.c	/^void write_reg_u8(uintptr_t addr, uint8_t value)$/;"	f
write_reg_u8	openpiton/bootrom/linux/src/uart.c	/^void write_reg_u8(uintptr_t addr, uint8_t value)$/;"	f
write_serial	fpga/src/bootrom/src/uart.c	/^void write_serial(char a)$/;"	f
write_serial	fpga/src/paper_test/src/uart.c	/^void write_serial(char a)$/;"	f
write_serial	openpiton/bootrom/linux/src/uart.c	/^void write_serial(char a)$/;"	f
write_size	tb/dromajo/src/virtio.cpp	/^    int write_size;$/;"	m	struct:__anon35	file:
write_spike_mem	tb/dpi/spike.cc	/^void write_spike_mem (reg_t address, size_t len, uint8_t* buf) {$/;"	f
write_stimuli	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void write_stimuli(const char * fout, struct text_display * d) {$/;"	f
write_text_frbuf	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^ void write_text_frbuf(struct text_display * d, bool clr_buf) {$/;"	f
write_txt_meminit	src/PAPER_hw/sim/csrc/fontutils/fontutils.c	/^void write_txt_meminit(const char * fout, struct text_display * d) {$/;"	f
writebacks	tb/riscv-isa-sim/riscv/cachesim.h	/^  uint64_t writebacks;$/;"	m	class:cache_sim_t
x	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^  unsigned int x;$/;"	m	struct:frbuf
x	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t x(int lo, int len) { return (b >> lo) & ((insn_bits_t(1) << len)-1); }$/;"	f	class:insn_t
xd	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned xd : 1;$/;"	m	struct:rocc_insn_t
xglue	tb/dromajo/src/cutils.h	52;"	d
xlen	tb/riscv-isa-sim/riscv/processor.h	/^  unsigned xlen;$/;"	m	class:processor_t
xlen_to_uxl	tb/riscv-isa-sim/riscv/processor.cc	/^static int xlen_to_uxl(int xlen)$/;"	f	file:
xorIndex	tb/dromajo/src/LiveCacheCore.h	/^  const bool xorIndex;$/;"	m	class:CacheGeneric
xori	tb/riscv-isa-sim/riscv/opcodes.h	/^static uint32_t xori(unsigned int dest, unsigned int src, uint16_t imm)$/;"	f
xpr_name	tb/riscv-isa-sim/riscv/regnames.cc	/^const char* xpr_name[] = {$/;"	v
xrd	tb/riscv-isa-sim/spike_main/disasm.cc	/^} xrd;$/;"	v	typeref:struct:__anon88
xrs1	tb/riscv-isa-sim/spike_main/disasm.cc	/^} xrs1;$/;"	v	typeref:struct:__anon89
xrs2	tb/riscv-isa-sim/spike_main/disasm.cc	/^} xrs2;$/;"	v	typeref:struct:__anon90
xs	tb/riscv-isa-sim/riscv/decode.h	/^  uint64_t xs(int lo, int len) { return int64_t(b) << (64-lo-len) >> (64-len); }$/;"	f	class:insn_t
xs1	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned xs1 : 1;$/;"	m	struct:rocc_insn_t
xs2	tb/riscv-isa-sim/riscv/rocc.h	/^  unsigned xs2 : 1;$/;"	m	struct:rocc_insn_t
y	src/PAPER_hw/sim/csrc/axi2hdmi_utils/a2h_utils.h	/^  unsigned int y;$/;"	m	struct:frbuf
yield_load_reservation	tb/riscv-isa-sim/riscv/mmu.h	/^  inline void yield_load_reservation()$/;"	f	class:mmu_t
zext32	tb/riscv-isa-sim/riscv/decode.h	201;"	d
zext_xlen	tb/riscv-isa-sim/riscv/decode.h	203;"	d
zimm5	tb/riscv-isa-sim/spike_main/disasm.cc	/^} zimm5;$/;"	v	typeref:struct:__anon99
zynq_dcache_flush	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static void zynq_dcache_flush(void) {$/;"	f	file:
zynq_drv_init	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_drv_init(void) {$/;"	f	file:
zynq_iic_drv	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^const struct iic_drv zynq_iic_drv = {$/;"	v	typeref:struct:iic_drv
zynq_iic_quit	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static bool zynq_iic_quit(void) {$/;"	f	file:
zynq_iic_read	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static bool zynq_iic_read(uint8_t device_addr, uint8_t addr, uint8_t * data, uint8_t len) {$/;"	f	file:
zynq_iic_setup	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static bool zynq_iic_setup(void) {$/;"	f	file:
zynq_iic_write	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static bool zynq_iic_write(uint8_t device_addr, uint8_t addr, const uint8_t * data, uint8_t len) {$/;"	f	file:
zynq_iic_write_batch	src/PAPER_hw/sw/zynq/zynq_iic_drv.c	/^static bool zynq_iic_write_batch(uint8_t device_addr, const uint8_t * addrs, const uint8_t * data, uint8_t len) {$/;"	f	file:
zynq_pl_reset	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static void zynq_pl_reset(void) {$/;"	f	file:
zynq_pwr_ah	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_pwr_ah(bool on) {$/;"	f	file:
zynq_set_ah_mode	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_set_ah_mode(struct text_disp * d) {$/;"	f	file:
zynq_show_picture	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static void zynq_show_picture(uint64_t * image_address){$/;"	f	file:
zynq_show_text	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static void zynq_show_text(struct text_disp * d){$/;"	f	file:
zynq_td	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^const struct text_driver zynq_td = {$/;"	v	typeref:struct:text_driver
zynq_upd_cursor	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_upd_cursor(struct text_disp * d) {$/;"	f	file:
zynq_upd_text_par	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_upd_text_par(struct text_disp * d) {$/;"	f	file:
zynq_upd_text_pntr	src/PAPER_hw/sw/zynq/td_driver_zynq.c	/^static bool zynq_upd_text_pntr(struct text_disp * d) {$/;"	f	file:
~CacheAssoc	tb/dromajo/src/LiveCacheCore.h	/^  virtual ~CacheAssoc() {$/;"	f	class:CacheAssoc
~CacheDM	tb/dromajo/src/LiveCacheCore.h	/^  virtual ~CacheDM() {$/;"	f	class:CacheDM
~CacheGeneric	tb/dromajo/src/LiveCacheCore.h	/^  virtual ~CacheGeneric() {$/;"	f	class:CacheGeneric
~LiveCache	tb/dromajo/src/LiveCache.cpp	/^LiveCache::~LiveCache() {$/;"	f	class:LiveCache
~StateGeneric	tb/dromajo/src/LiveCacheCore.h	/^  virtual ~StateGeneric() {$/;"	f	class:StateGeneric
~VerilatedVcdFILE	tb/dpi/verilator.h	/^  ~VerilatedVcdFILE() {}$/;"	f	class:VerilatedVcdFILE
~abstract_device_t	tb/riscv-isa-sim/riscv/devices.h	/^  virtual ~abstract_device_t() {}$/;"	f	class:abstract_device_t
~arg_t	tb/riscv-isa-sim/riscv/disasm.h	/^  virtual ~arg_t() {}$/;"	f	class:arg_t
~cache_memtracer_t	tb/riscv-isa-sim/riscv/cachesim.h	/^  ~cache_memtracer_t()$/;"	f	class:cache_memtracer_t
~cache_sim_t	tb/riscv-isa-sim/riscv/cachesim.cc	/^cache_sim_t::~cache_sim_t()$/;"	f	class:cache_sim_t
~debug_module_t	tb/riscv-isa-sim/riscv/debug_module.cc	/^debug_module_t::~debug_module_t()$/;"	f	class:debug_module_t
~disassembler_t	tb/riscv-isa-sim/spike_main/disasm.cc	/^disassembler_t::~disassembler_t()$/;"	f	class:disassembler_t
~extension_t	tb/riscv-isa-sim/riscv/extension.cc	/^extension_t::~extension_t()$/;"	f	class:extension_t
~mem_t	tb/riscv-isa-sim/riscv/devices.h	/^  ~mem_t() { free(data); }$/;"	f	class:mem_t
~memtracer_t	tb/riscv-isa-sim/riscv/memtracer.h	/^  virtual ~memtracer_t() {}$/;"	f	class:memtracer_t
~mmu_t	tb/riscv-isa-sim/riscv/mmu.cc	/^mmu_t::~mmu_t()$/;"	f	class:mmu_t
~processor_t	tb/riscv-isa-sim/riscv/processor.cc	/^processor_t::~processor_t()$/;"	f	class:processor_t
~sim_spike_t	tb/dpi/sim_spike.cc	/^sim_spike_t::~sim_spike_t()$/;"	f	class:sim_spike_t
~sim_t	tb/riscv-isa-sim/riscv/sim.cc	/^sim_t::~sim_t()$/;"	f	class:sim_t
