\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_a_p_i___l_i_b_8h}{API\+\_\+\+LIB.\+h}} \\*API library header file }{\pageref{_a_p_i___l_i_b_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_bitmaps_8h_source}{Bitmaps.\+h}} }{\pageref{_bitmaps_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}} \\*CMSIS Cortex-\/\+M4 Core Peripheral Access Layer Header File }{\pageref{core__cm4_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{core__cm4__simd_8h}{core\+\_\+cm4\+\_\+simd.\+h}} \\*CMSIS Cortex-\/\+M4 SIMD Header File }{\pageref{core__cm4__simd_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{core__cm_func_8h}{core\+\_\+cm\+Func.\+h}} \\*CMSIS Cortex-\/M Core Function Access Header File }{\pageref{core__cm_func_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{core__cm_instr_8h}{core\+\_\+cm\+Instr.\+h}} \\*CMSIS Cortex-\/M Core Instruction Access Header File }{\pageref{core__cm_instr_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{fonts_8h_source}{fonts.\+h}} }{\pageref{fonts_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_logic_layer_8h}{Logic\+Layer.\+h}} \\*Logic layer library header file }{\pageref{_logic_layer_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{main_8h_source}{main.\+h}} }{\pageref{main_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{misc_8h}{misc.\+h}} \\*This file contains all the functions prototypes for the miscellaneous firmware library functions (add-\/on to CMSIS functions) }{\pageref{misc_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32__ub__vga__screen_8h_source}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h}} }{\pageref{stm32__ub__vga__screen_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices }{\pageref{stm32f4xx_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__conf_8h_source}{stm32f4xx\+\_\+conf.\+h}} }{\pageref{stm32f4xx__conf_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\+\_\+dma.\+h}} \\*This file contains all the functions prototypes for the DMA firmware library }{\pageref{stm32f4xx__dma_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__gpio_8h}{stm32f4xx\+\_\+gpio.\+h}} \\*This file contains all the functions prototypes for the GPIO firmware library }{\pageref{stm32f4xx__gpio_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__conf_8h_source}{stm32f4xx\+\_\+hal\+\_\+conf.\+h}} }{\pageref{stm32f4xx__hal__conf_8h_source}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__rcc_8h}{stm32f4xx\+\_\+rcc.\+h}} \\*This file contains all the functions prototypes for the RCC firmware library }{\pageref{stm32f4xx__rcc_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{stm32f4xx__tim_8h}{stm32f4xx\+\_\+tim.\+h}} \\*This file contains all the functions prototypes for the TIM firmware library }{\pageref{stm32f4xx__tim_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{system__stm32f4xx_8h}{system\+\_\+stm32f4xx.\+h}} \\*CMSIS Cortex-\/\+M4 Device System Source File for STM32\+F4xx devices. ~\newline
 }{\pageref{system__stm32f4xx_8h}}{}
\item\contentsline{section}{Core/\+Inc/\mbox{\hyperlink{_u_a_r_t_8h_source}{UART.\+h}} }{\pageref{_u_a_r_t_8h_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{_a_p_i___l_i_b_8c}{API\+\_\+\+LIB.\+c}} \\*API library source file }{\pageref{_a_p_i___l_i_b_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{_logic_layer_8c_source}{Logic\+Layer.\+c}} }{\pageref{_logic_layer_8c_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*Main code file }{\pageref{main_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{misc_8c}{misc.\+c}} \\*This file provides all the miscellaneous firmware functions (add-\/on to CMSIS functions) }{\pageref{misc_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{startup__stm32f4xx_8c_source}{startup\+\_\+stm32f4xx.\+c}} }{\pageref{startup__stm32f4xx_8c_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32__ub__vga__screen_8c_source}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+c}} }{\pageref{stm32__ub__vga__screen_8c_source}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__dma_8c}{stm32f4xx\+\_\+dma.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (DMA)\+: ~\newline
 }{\pageref{stm32f4xx__dma_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__gpio_8c}{stm32f4xx\+\_\+gpio.\+c}} \\*This file provides firmware functions to manage the following functionalities of the GPIO peripheral\+: ~\newline
 }{\pageref{stm32f4xx__gpio_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__hal__msp_8c}{stm32f4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f4xx__hal__msp_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__rcc_8c}{stm32f4xx\+\_\+rcc.\+c}} \\*This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral\+: }{\pageref{stm32f4xx__rcc_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{stm32f4xx__tim_8c}{stm32f4xx\+\_\+tim.\+c}} \\*This file provides firmware functions to manage the following functionalities of the TIM peripheral\+: }{\pageref{stm32f4xx__tim_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32\+F4xx devices, and is generated by the clock configuration tool stm32f4xx\+\_\+\+Clock\+\_\+\+Configuration\+\_\+\+V1.\+0.\+0.\+xls }{\pageref{system__stm32f4xx_8c}}{}
\item\contentsline{section}{Core/\+Src/\mbox{\hyperlink{_u_a_r_t_8c}{UART.\+c}} \\*UART code file }{\pageref{_u_a_r_t_8c}}{}
\end{DoxyCompactList}
