*********************************************************************************
Commit: 6f6e53027fb960b28a1fe6f7589552a05ef9a99a 
*********************************************************************************

[SiliconPkg]

  Revert "[HSD-ES][central_firmware][integration_step_event][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - ch2ccc_ddrccc_cr_ddrcrcccclkcontrols"
  
  This reverts commit c29c7546ed89832600a0dbdcdb7712a1f1238b0d.
  It causes failures in LP5 G4 boot in Command Voltage Centering.
  
  Hsd-es-id: N/A
  Change-Id: I1413196fd4df19e1a71dfea422bdce372ee8f294
  Original commit hash: ab95e4ba57d20d3b1a62b322825a0536b0ba5424
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 821e80e0899db11efcf7f02b1082e863b779ed27 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/ChasmFalls: SUT is not booting after flashing the resiliency bios on TXT supported silicon
  
  Revert the change ed9f8e2a545b5decea01b51d62b9e7ba491708b7 - Bios resiliency recovery not getting triggered in BPM corrupted case with 0T profile
  Regarding to the test case it was handling (BPM/KM corruption on 0T profile), ACM will take care. So no more BIOS manual check needed.
  
  Hsd-es-id: 16012823785
  Change-Id: If31225c37e2d4b4413f8b4cd1dee9c8b2fa2330e
  Original commit hash: 34c75fb2d5a3237c35ee33bc32d2eb39d2fcc03e
  
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e73ea3e3099eb9568001e511229e8e967ca5eb7a 
*********************************************************************************

[SiliconPkg]

  ClientOneSilicon/Smbus: Refactor SMBUS IP block to support IOE
  
  Changes : Replaced PchPcrAndThenOr32 instace with REGISTER_ACCESS.
  
  Hsd-es-id: 22012134639
  Change-Id: Ibf72f7c8acaff8156e08eec163a2e91b793a26ca
  Original commit hash: 751d4bff0037ac781a07c2d8328251df1368f1fe
  
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: dfc17f19377a95dfb97cfbb476fe0449fa135c3d 
*********************************************************************************

[BoardPkg], [PlatformPkg], [CPU], [PCH]

  [ADL] Build failures with /W4 warning level in the RC files with latest ADL non-restricted external CRB Source.
  
  With ADL CRB non-restricted external Source v2017, when we build the RC files with /W4 complier warning level, we get the below build warnings from RC files.
  
  When /Wx(warning treated as errors) is set, these warnings break the build with error. Could you guys please help to take a look and fix these warnings/errors? Thanks.
  
  [Note: The default Intel CRB BIOS build might be built with /W3 warning level. We need to change it to /W4 warning level to reproduce these build warnings/errors].a
  
  Hsd-es-id: 22012205457
  Change-Id: Ia9a17cfcd26c0082d40d8679a9fddfcb8da0d175
  Original commit hash: 4f70f08f8f56700708c23b3a1a9ae7899835a665
  
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Dxe/SiInitDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 34fda29d77545ee91425f9c527af7856ff4e5178 
*********************************************************************************

[PlatformPkg], [CPU]

  RPL: Enable CPU DLVR bypass mode support
  
  This patch is to control for enabling/disabling CPU
  DLVR bypass mode.
  
  Hsd-es-id: 1508909278
  Change-Id: I81df282144ba5a6c8762d5a28f8f21d652d0ec85
  Original commit hash: aa9d0245f069fd86335421d2c91c379a8a7d33a1
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 1533bccd14059b799bd803d1d0bbc29d7f71255f 
*********************************************************************************


  SataFeaturePkg: Aligned with advanced feature package design guideline
  
  1. Fix feature package build error
  3. Add Readme.md and RestrictedMaintainers.txt
  
  Hsd-es-id: 22012132016
  Change-Id: I95c15c165c256c4db70a9fdf4bd8b38c5508769b
  Original commit hash: 15e90fec4857d608f47bd74b70cc6643e238bd2c
  
  Features/Storage/SataFeaturePkg/Include/SataFeature.dsc
  Features/Storage/SataFeaturePkg/Library/AhciPcieRpLibNull/AhciPcieRpLibNull.inf
  Features/Storage/SataFeaturePkg/Readme.md
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: c436ccb77231107fc16b5d41793ac231d08c1c7f 
*********************************************************************************

[SiliconPkg]

  [ise][22012222697][ADL-S | DDR4 DDR5]Final Settings -- DDRIO -- CR POR configuration - data0ch0_ddrdata_cr_wlctrl
  
  [Issue/Feature Description]
  change data0ch0_ddrdata_cr_wlctrl:weaklocken_dly value to por settings.
  
  [Resolution]
  Set weaklocken_dly to 12 on A/B/J stepping, and to 3 on Q0/G0
  
  [Impacted Platform]
  ADL
  
  Registers impacted: data0ch0_ddrdata_cr_wlctrl
  
  [
  Hsd-es-id: 22012222697
  Change-Id: I2da76bb927d0490f05ea27dd45bfd6eb92b9b8ef
  Original commit hash: 2168423f87673f0006bfde1f2dbf3d77bdcdea1c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 2b06aba2398b300df290fd5a4db74aba48d31604 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "AlderLake/Fsp: Code clean up due to EDKII Native Mode is unsupported"
  
  This reverts commit 6837f6eba80405fed4faca743be75deb5f8dbd82.
  
  Hsd-es-id: 16012926257
  Change-Id: I0d78cc845cfd00600baaca8b509fb84a70a2127a
  Original commit hash: 84d26a2f059deb8685c010dbfead9a33876e4e21
  
  AlderLakeBoardPkg/BoardPkgBuildOption.dsc
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
  AlderLakeBoardPkg/bld.bat
  AlderLakeBoardPkg/postbuild.bat
  AlderLakeBoardPkg/prebuild.bat
  AlderLakeBoardPkg/prep.bat
  AlderLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
  AlderLakePlatSamplePkg/PlatformPkgConfig.dsc
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 936ed995937c609604ef2364439e7a76d1baf8fa 
*********************************************************************************

[PlatformPkg]

  BIOS should not report USBR (aka IDER) devices in the HW assets - Media Devices table
  
  Issue: 1. There is an unknown USB device listed in HW asset table.
  2. USB is not connected before sending HW asset table due to mMeSetup is not updated if system has never entered setup.
  Resolution: 1. Display the USB description model name and serial number to identify the unknown device.
  2. Use HFSTS3 FwSku to check if it is corporate FW.
  
  Hsd-es-id: 22012122341
  Change-Id: I87bd51aaafe104d74dbdbd04e2006a3cd28e4c6b
  Original commit hash: b29bbe486bab4f9fb8bb43002244cccb5cd501af
  
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
  Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
  Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.inf
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c28ba0fa0440cc8489593a8c6b4bd3f41c94be4f 
*********************************************************************************

[SiliconPkg]

  [ClientOneSiliconPkg:PcieRp]Updating PCIe Gen3 and Gen4 HWEQ List
  
  Updating PCIe Gen3 and Gen4 HWEQ list as per request from electrical validation team
  
  Hsd-es-id: 22012636459
  Change-Id: I9cb92a5308f8c328eb6d41f4cdc49f16f30498c3
  Original commit hash: 30d5ed32cdb4dba5d404d87864dbe17d4c03c07a
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 0a5286467049d12e27058533b62d5df6ddee7656 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADLN] WA to Skip the Warm reboot only for Debug build
  
  Issue: MRC is forcing the cold boot in Warm reset path also in Debug build.
  Resolution: Till MRC issue fix, adding this WA for ADLN to skip the warm reboot in Debug build.
  
  Hsd-es-id: N/A
  Change-Id: Ia1516dd278a0445290645dac5b55bfda38754300
  Original commit hash: c0f7fe67ffe94a0a6488df998f8313b14c11a944
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  WA 

*********************************************************************************
Commit: a1e21e7caaef57bc8206afcc629853b2c9693bdd 
*********************************************************************************

[CPU]

  Update PL1 time default for Desktop SKU's
  
  Hsd-es-id: 16012933859
  Change-Id: If22c9de0c7aabfb853abf4490990a64079c629c8
  Original commit hash: 68e54250bb9b84567009547f4a7fdc74e2d28af1
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: eb2ba5fba950e99cb5f1f566a880f43b83587c3b 
*********************************************************************************

[BoardPkg]

  [ADL-N] PART-2: Adding InternalOnly tag for ADLN specific code.
  
  Few of the ADLN specific code is still exposed in External source, as it cannot be handled by IpClean,
  because of the absence of InternalOnly tag. Adding tag to the ADLN specific code.
  
  Hsd-es-id: N/A
  Change-Id: Icede90fb0b8baaf7d17e61893fdea9b72b567db0
  Original commit hash: 81574674763222c084aaed81d187554afcdd3b15
  
  AlderLakeBoardPkg/BuildIafw.sh
  AlderLakeBoardPkg/PostBuild.sh
  AlderLakeBoardPkg/bld.bat
  AlderLakeBoardPkg/postbuild.bat
  AlderLakeBoardPkg/prebuild.bat
  AlderLakeBoardPkg/prep.bat
  ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1740f47c3dacc7591c8df30b7709245c2acb2589 
*********************************************************************************

[CPU]

  Revert "[ADL][R0][BIOS]: CPU frequency is shown as 0GHz in BIOS main page"
  - CPU Frequency is showing irrelevant in BIOS Front Page. So reverting this CL
  This reverts commit 4a5df8c9a22549f76dbe27a91810ca8e63e71f44.
  
  Hsd-es-id: 16012913034
  Change-Id: I6a9efaf4fe4b1292f9436a04564e0dc03fae024b
  Original commit hash: d627b6aeef17c2ce93c382429ac76ecb26e77c01
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3154f1e7d63a899434bf6bc8a479a7d56ada4312 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL-N] Adding InternalOnlyContent tag for ADLN specific code.
  
  ADL-N is sharing the same source code with ADL-S and ADL-P, when releasing ADL-S and ADL-P RC code to customer,
  we may also share ADL-N relative code to customer
  Adding InternalOnlyContent tag in order to restrict ADLN specific code to customer.
  
  Hsd-es-id: N/A
  Change-Id: Ie6b4604b4b967972aeca8b5ddafec20dd8e88eee
  Original commit hash: 09f06811133581ce0656568593fa4c793e3ec7f8
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/BuildIafw.sh
  AlderLakeBoardPkg/prep.bat
  AlderLakeFspPkg/BuildFv.cmd
  AlderLakeFspPkg/BuildFv.sh
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
  AlderLakePlatSamplePkg/Setup/Setup.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 30675dbb9caac3c49cb56f87c45697460da6a27b 
*********************************************************************************


  [ADL-N] Revert Disabling Non POR Silicon Features in FSP specific to AlderLake-N
  
  - Reverting PcdOverclockEnable,PcdTxtEnable and PcdCpuPcieEnable to resolve regression
  
  Hsd-es-id: 16012730618, 16012745071, 22012118937
  Change-Id: I8966f647617471ea3428c6c82ff7558090235ed2
  Original commit hash: ad4a87b8c9488c39fa79dfc2cd2da97f86ed43cb
  
  AlderLakeFspPkg/FspPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bd4211d613546b2bcd701b0dc6c52d167ebdc719 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [ADL-S] FWTS Medium/Low failures under Ubuntu Linux.
  
  1.
  [Description]
  the error log is:
  FAILED [MEDIUM] FADTPm1aEvtBlkNotSet: Test 4, FADT PM1A_EVT_BLK is a
  required field and must have either a 32-bit or 64-bit address set.
  FAILED [MEDIUM] SleepControlRegNotAllowed: Test 4, FADT
  SLEEP_CONTROL_REG is defined but will be ignored...
  
  [Resolution]
  PlatformUpdateTables() will clear Pm1aEvtBlk and Pm1aCntBlk, remove it
  to keep valide Pm1aEvtBlk and Pm1aCntBlk.
  SLEEP_CONTROL_REG and SLEEP_STATUS_REG are optional, Only implement in
  HW-Reduced ACPI system, in non-HW-Reduced system will remain all 0 as default
  
  2.
  [Description]
  the error log is:
  FAILED [LOW] WMIMultipleMethod: Test 1, GUID
  1F13AB7F-6220-4210-8F8E-8BB5E71EE969 has multiple associated methods WMDE
  defined, this is a firmware bug that leads to ambiguous behaviour.
  
  [Resolution]
  Change the method names to avoid duplication of name.
  
  3.
  [Description]
  the error log is:
  FAILED [LOW] MCFGMMIONotReserved: Test 1, MCFG MMIO config space at 0xe0000000
  is not reserved in the memory map table
  
  [Resolution]
  Add memory space attributes EFI_MEMORY_RUNTIME for memory range
  0xe0000000 - 0xefffffff, reserved it in memory map table.
  
  4.
  [Description]
  FAILED [MEDIUM] SPECMADTFADTRevisions: Test 2, MADT revision is not in sync with
  the FADT revision; MADT 3 expects FADT 6.0 but found 6.1 instead.
  FAILED [MEDIUM] MADTLAPICNMIUidMismatch: Test 5, LAPICNMI has no matching
  processor UID 24
  
  [Resolution]
  Changing MADT version from 2.0 to 6.3
  Separate MADT 6.3 & MADTx2 6.3 APIC table structure by declared each struct.
  
  [[Impacted Platform]]
  ADL
  
  Hsd-es-id: 22012125195
  Change-Id: Ib0ccd2b89defd094a43db649ea35fc9848d9bb3b
  Original commit hash: 6beb1244acbed384d7a008170b4122c3bdeb7a93
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
  AlderLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
  AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 82cb7ba2fe281b02a8f634287d36e6ffd92d5525 
*********************************************************************************

[PlatformPkg]

  MeExtMeasurement:[ADL] Code fix for Workaround for HW bug regarding CSME measurements
  
  Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
  bits to determine that the CSME measurement is ready.
  
  Hsd-es-id: 16012912322
  Change-Id: Ied95bf84fd597e0c7317e3d633230f951df54152
  Original commit hash: 37544d814ece8648a479ea945dfde7b8f268614d
  
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: HW Bug
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 3a679a6523d081d120b67ab49950313311a2feb7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PcieRp: Add API needed for lane ownership check
  
  This change adds API to PcieSipInitLib which is needed for FRU layer to
  correctly check the lane ownership of the root port and the fusing of
  the controller.
  
  Hsd-es-id: 16011413012
  Change-Id: I7f7282d34cd167b65d9d89b89beaeebdccf2ad24
  Original commit hash: a8cc3c392438c3fdbe832763bc2d7ad749aff014
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiPcieRpLib/PeiPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: cc52c3151a8e94fd7f027fae538e6c873a52c718 
*********************************************************************************

[SiliconPkg]

  Define System Agent/Graphics related Platform Security Configuration Specification [PSCS] requirements for MTL platform
  -Created APIs to test memory consistency for DSM, GSM, TSEG and RC6.
  
  Hsd-es-id: N/A
  Change-Id: I1f236321c57b4b5b49b3021e1c776fa621e66615
  Original commit hash: 33fdf351ddf6d7ba11cb7f0aec79e80aa43be08d
  
  ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
  ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

################################################################################

Report Summary: Backstop found 20 suspect commits for review 

Warnings Found:
  Commit: 6f6e530    --Commit Message Contains Key Word: revert
  Commit: 821e80e    --Commit Message Contains Key Word: revert
  Commit: e73ea3e    --Commit Message Contains Key Word: internal
  Commit: dfc17f1    --Commit Message Contains Key Word: restricted
  Commit: 34fda29    --Commit Message Contains Key Word: bypass
  Commit: 1533bcc    --Commit Message Contains Key Word: restricted
  Commit: c436ccb    --Commit Message Contains Key Word: step
  Commit: c436ccb    --Commit Message Contains Key Word: stepping
  Commit: 2b06aba    --Commit Message Contains Key Word: revert
  Commit: 936ed99    --Commit Message Contains Key Word: HW
  Commit: 936ed99    --Commit Message Contains Key Word: sku
  Commit: c28ba0f    --Commit Message Contains Key Word: HW
  Commit: 0a52864    --Commit Message Contains Key Word:  WA 
  Commit: a1e21e7    --Commit Message Contains Key Word: sku
  Commit: eb2ba5f    --Commit Message Contains Key Word: internal
  Commit: 1740f47    --Commit Message Contains Key Word: revert
  Commit: 3154f1e    --Commit Message Contains Key Word: internal
  Commit: 30675db    --Commit Message Contains Key Word: revert
  Commit: bd4211d    --Commit Message Contains Key Word: HW
  Commit: 82cb7ba    --Commit Message Contains Key Word: HW
  Commit: 82cb7ba    --Commit Message Contains Key Word: HW Bug
  Commit: 82cb7ba    --Commit Message Contains Key Word: Workaround
  Commit: 3a679a6    --Commit Message Contains Key Word: fusing
  Commit: cc52c31    --Commit Message Contains Key Word: security
