/*
 * Top level DTS file for CVM:P3668-0001 and CVB:DSBOARD-NX2.
 *
 * Copyright (c) 2020-2021, Mist Elektronik Biyomedikal Ltd. Åžti.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

/dts-v1/;
#include "common/tegra194-p3668-common.dtsi"
#include "common/tegra194-p3509-0000-a00.dtsi"
#include "common/tegra194-camera-jakku-ar0234.dtsi"

#undef CAM_I2C_MUX
#define CAM_I2C_MUX TEGRA194_MAIN_GPIO(Q, 6)

/ {
	nvidia,dtsfilename = __FILE__;
	nvidia,dtbbuildtime = __DATE__, __TIME__;
	model = "Jetson Xavier NX for DSBOARD-NX2 (rev-1.21; 1.1 & 1.0)";

	compatible = "nvidia,p3449-0000+p3668-0000", "nvidia,p3449-0000+p3668-0001", "nvidia,p3509-0000+p3668-0000", "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";


	cam_i2cmux {
		i2c@0 {
			rbpcv2_imx219_a@10 {
				status = "disabled";
			};
		};
		i2c@1 {
			rbpcv2_imx219_c@10 {
				status = "disabled";
			};
		};
	};

	capture_vi_base: tegra-capture-vi {
		status = "okay";
		ports {
			ecam_ar0234_vi_port0: port@0 {
				status = "okay";
				ecam_ar0234_vi_in0: endpoint {
					status = "okay";
				};
			};
			ecam_ar0234_vi_port1: port@1 {
				status = "okay";
				ecam_ar0234_vi_in1: endpoint {
					status = "okay";
				};
			};
		};
	};

	host1x@13e00000 {
		csi_base: nvcsi@15a00000 {
			csi_chan0: channel@0 {
				status = "okay";
				ports {
					csi_chan0_port0: port@0 {
						status = "okay";
						ecam_ar0234_csi_in0: endpoint@0 {
							status = "okay";
						};
					};
					csi_chan0_port1: port@1 {
						status = "okay";
						ecam_ar0234_csi_out0: endpoint@1 {
							status = "okay";
						};
					};
				};
			};
			csi_chan1: channel@1 {
				status = "okay";
				ports {
					csi_chan1_port0: port@0 {
						status = "okay";
						ecam_ar0234_csi_in1: endpoint@2 {
							status = "okay";
						};
					};
					csi_chan1_port1: port@1 {
						status = "okay";
						ecam_ar0234_csi_out1: endpoint@3 {
							status = "okay";
						};
					};
				};
			};


		};
	};



	i2c@31e0000 {
		pcf8574a: gpio@38 {
			status = "okay";
			compatible = "nxp,pcf8574a";
			reg = <0x38>;
			//interrupt-parent = <&irqpin2>;
			//interrupts = <3 0>;
			gpio-controller;
			#gpio-cells = <2>;
			//interrupt-controller;
			//#interrupt-cells = <2>;
		};
	};

	pcie@141a0000{
		nvidia,max-speed = <2>;
	};

	cam_i2cmux{
		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
	};

	sdhci@3440000 {
		status = "okay";
		cd-gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Q, 2) 0>;
		nvidia,vmmc-always-on;
		disable-wp;
	};

	sdhci@3400000 {
		status = "disabled";
	};

	pwm-fan {
		status = "disabled";
	};

	clocks-init {
		disable {
			/delete-property/ clocks;
		};
	};

#if TEGRA_PCIE_VERSION < DT_VERSION_2
	gpio@c2f0000 {
		w-disable1 {
			gpio-hog;
			output-high;
			gpios = <TEGRA194_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
			label = "w-disable1";
			status = "disabled";
		};
	};
#endif

	spi@3210000{
		status = "okay";

		spi@0 {
			status = "okay";
			compatible = "tegra-spidev";
			reg = <0x0>;
			spi-max-frequency = <20000000>;

			controller-data {
				nvidia,enable-hw-based-cs;
				nvidia,rx-clk-tap-delay = <0x10>;
				nvidia,tx-clk-tap-delay = <0x0>;
			};
		};
	};

};

