Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  3 13:03:42 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_vga_top_timing_summary_routed.rpt -pb cpu_vga_top_timing_summary_routed.pb -rpx cpu_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_vga_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.560        0.000                      0                   39        0.147        0.000                      0                   39        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
my_vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_ip          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_ip          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_ip               12.560        0.000                      0                   39        0.147        0.000                      0                   39        7.292        0.000                       0                    30  
  clkfbout_clk_wiz_ip                                                                                                                                                           48.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vga/u_clk_wiz/inst/clk_in1
  To Clock:  my_vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :            0  Failing Endpoints,  Worst Slack       12.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.560ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_hs_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.492ns (21.350%)  route 1.812ns (78.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.282    -2.595 f  my_vga/h_cur_reg[4]/Q
                         net (fo=6, routed)           0.698    -1.897    my_vga/h_cur_reg_n_0_[4]
    SLICE_X0Y159         LUT6 (Prop_lut6_I2_O)        0.157    -1.740 r  my_vga/reg_hs_i_2/O
                         net (fo=1, routed)           0.579    -1.162    my_vga/reg_hs_i_2_n_0
    SLICE_X0Y159         LUT3 (Prop_lut3_I2_O)        0.053    -1.109 r  my_vga/reg_hs_i_1/O
                         net (fo=1, routed)           0.536    -0.573    my_vga/p_0_in
    SLICE_X0Y160         FDRE                                         r  my_vga/reg_hs_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X0Y160         FDRE                                         r  my_vga/reg_hs_reg/C
                         clock pessimism             -0.659    12.487    
                         clock uncertainty           -0.132    12.354    
    SLICE_X0Y160         FDRE (Setup_fdre_C_R)       -0.367    11.987    my_vga/reg_hs_reg
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                 12.560    

Slack (MET) :             12.576ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.520ns (19.824%)  route 2.103ns (80.176%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[5]/Q
                         net (fo=6, routed)           0.597    -1.972    my_vga/h_cur_reg_n_0_[5]
    SLICE_X1Y159         LUT4 (Prop_lut4_I3_O)        0.053    -1.919 r  my_vga/reg_r[0]_i_8/O
                         net (fo=1, routed)           0.447    -1.471    my_vga/reg_r[0]_i_8_n_0
    SLICE_X0Y159         LUT6 (Prop_lut6_I0_O)        0.053    -1.418 r  my_vga/reg_r[0]_i_4/O
                         net (fo=1, routed)           0.444    -0.974    my_vga/reg_r[0]_i_4_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.921 r  my_vga/reg_r[0]_i_2/O
                         net (fo=1, routed)           0.128    -0.792    my_vga/reg_r[0]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.739 r  my_vga/reg_r[0]_i_1/O
                         net (fo=4, routed)           0.485    -0.254    my_vga/reg_r[0]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.659    12.487    
                         clock uncertainty           -0.132    12.354    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)       -0.032    12.322    my_vga/reg_r_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_vs_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.622ns (27.604%)  route 1.631ns (72.396%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 13.144 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.878ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.633    -2.878    my_vga/clk_vga
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.282    -2.596 f  my_vga/v_cur_reg[4]/Q
                         net (fo=8, routed)           0.680    -1.916    my_vga/v_cur_reg_n_0_[4]
    SLICE_X2Y160         LUT5 (Prop_lut5_I4_O)        0.168    -1.748 f  my_vga/v_cur[2]_i_2/O
                         net (fo=5, routed)           0.576    -1.172    my_vga/v_cur[2]_i_2_n_0
    SLICE_X0Y160         LUT6 (Prop_lut6_I5_O)        0.172    -1.000 r  my_vga/reg_vs_i_1/O
                         net (fo=1, routed)           0.375    -0.625    my_vga/reg_vs_i_1_n_0
    SLICE_X0Y162         FDRE                                         r  my_vga/reg_vs_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.466    13.144    my_vga/clk_vga
    SLICE_X0Y162         FDRE                                         r  my_vga/reg_vs_reg/C
                         clock pessimism             -0.659    12.485    
                         clock uncertainty           -0.132    12.352    
    SLICE_X0Y162         FDRE (Setup_fdre_C_R)       -0.367    11.985    my_vga/reg_vs_reg
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.520ns (21.273%)  route 1.924ns (78.728%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[5]/Q
                         net (fo=6, routed)           0.597    -1.972    my_vga/h_cur_reg_n_0_[5]
    SLICE_X1Y159         LUT4 (Prop_lut4_I3_O)        0.053    -1.919 r  my_vga/reg_r[0]_i_8/O
                         net (fo=1, routed)           0.447    -1.471    my_vga/reg_r[0]_i_8_n_0
    SLICE_X0Y159         LUT6 (Prop_lut6_I0_O)        0.053    -1.418 r  my_vga/reg_r[0]_i_4/O
                         net (fo=1, routed)           0.444    -0.974    my_vga/reg_r[0]_i_4_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.921 r  my_vga/reg_r[0]_i_2/O
                         net (fo=1, routed)           0.128    -0.792    my_vga/reg_r[0]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.739 r  my_vga/reg_r[0]_i_1/O
                         net (fo=4, routed)           0.307    -0.433    my_vga/reg_r[0]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]/C
                         clock pessimism             -0.659    12.487    
                         clock uncertainty           -0.132    12.354    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)       -0.034    12.320    my_vga/reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.799ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.520ns (21.666%)  route 1.880ns (78.334%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[5]/Q
                         net (fo=6, routed)           0.597    -1.972    my_vga/h_cur_reg_n_0_[5]
    SLICE_X1Y159         LUT4 (Prop_lut4_I3_O)        0.053    -1.919 r  my_vga/reg_r[0]_i_8/O
                         net (fo=1, routed)           0.447    -1.471    my_vga/reg_r[0]_i_8_n_0
    SLICE_X0Y159         LUT6 (Prop_lut6_I0_O)        0.053    -1.418 r  my_vga/reg_r[0]_i_4/O
                         net (fo=1, routed)           0.444    -0.974    my_vga/reg_r[0]_i_4_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.921 r  my_vga/reg_r[0]_i_2/O
                         net (fo=1, routed)           0.128    -0.792    my_vga/reg_r[0]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.739 r  my_vga/reg_r[0]_i_1/O
                         net (fo=4, routed)           0.262    -0.477    my_vga/reg_r[0]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica_3/C
                         clock pessimism             -0.659    12.487    
                         clock uncertainty           -0.132    12.354    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)       -0.032    12.322    my_vga/reg_r_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                 12.799    

Slack (MET) :             12.958ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.675ns (29.244%)  route 1.633ns (70.756%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 13.145 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.878ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.633    -2.878    my_vga/clk_vga
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.282    -2.596 r  my_vga/v_cur_reg[4]/Q
                         net (fo=8, routed)           0.680    -1.916    my_vga/v_cur_reg_n_0_[4]
    SLICE_X2Y160         LUT5 (Prop_lut5_I4_O)        0.168    -1.748 r  my_vga/v_cur[2]_i_2/O
                         net (fo=5, routed)           0.431    -1.318    my_vga/v_cur[2]_i_2_n_0
    SLICE_X0Y160         LUT5 (Prop_lut5_I3_O)        0.172    -1.146 r  my_vga/v_cur[5]_i_2/O
                         net (fo=1, routed)           0.523    -0.623    my_vga/v_cur[5]_i_2_n_0
    SLICE_X1Y161         LUT6 (Prop_lut6_I0_O)        0.053    -0.570 r  my_vga/v_cur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.570    my_vga/v_cur[5]_i_1_n_0
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.467    13.145    my_vga/clk_vga
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[5]/C
                         clock pessimism             -0.659    12.486    
                         clock uncertainty           -0.132    12.353    
    SLICE_X1Y161         FDRE (Setup_fdre_C_D)        0.035    12.388    my_vga/v_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                 12.958    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.414ns (21.403%)  route 1.520ns (78.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 13.145 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[3]/Q
                         net (fo=7, routed)           0.541    -2.028    my_vga/h_cur_reg_n_0_[3]
    SLICE_X2Y159         LUT6 (Prop_lut6_I4_O)        0.053    -1.975 f  my_vga/h_cur[10]_i_2/O
                         net (fo=6, routed)           0.419    -1.557    my_vga/h_cur[10]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I5_O)        0.053    -1.504 r  my_vga/v_cur[10]_i_1/O
                         net (fo=11, routed)          0.561    -0.943    my_vga/v_cur
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.467    13.145    my_vga/clk_vga
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[5]/C
                         clock pessimism             -0.659    12.486    
                         clock uncertainty           -0.132    12.353    
    SLICE_X1Y161         FDRE (Setup_fdre_C_CE)      -0.244    12.109    my_vga/v_cur_reg[5]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.414ns (21.403%)  route 1.520ns (78.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 13.145 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[3]/Q
                         net (fo=7, routed)           0.541    -2.028    my_vga/h_cur_reg_n_0_[3]
    SLICE_X2Y159         LUT6 (Prop_lut6_I4_O)        0.053    -1.975 f  my_vga/h_cur[10]_i_2/O
                         net (fo=6, routed)           0.419    -1.557    my_vga/h_cur[10]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I5_O)        0.053    -1.504 r  my_vga/v_cur[10]_i_1/O
                         net (fo=11, routed)          0.561    -0.943    my_vga/v_cur
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.467    13.145    my_vga/clk_vga
    SLICE_X1Y161         FDRE                                         r  my_vga/v_cur_reg[6]/C
                         clock pessimism             -0.659    12.486    
                         clock uncertainty           -0.132    12.353    
    SLICE_X1Y161         FDRE (Setup_fdre_C_CE)      -0.244    12.109    my_vga/v_cur_reg[6]
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.127ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.510ns (23.615%)  route 1.650ns (76.385%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.246    -2.631 r  my_vga/v_cur_reg[0]/Q
                         net (fo=11, routed)          0.681    -1.950    my_vga/v_cur_reg_n_0_[0]
    SLICE_X0Y160         LUT3 (Prop_lut3_I2_O)        0.158    -1.792 f  my_vga/v_cur[7]_i_2/O
                         net (fo=2, routed)           0.562    -1.230    my_vga/v_cur[7]_i_2_n_0
    SLICE_X2Y160         LUT6 (Prop_lut6_I1_O)        0.053    -1.177 f  my_vga/v_cur[10]_i_3/O
                         net (fo=3, routed)           0.407    -0.770    my_vga/v_cur[10]_i_3_n_0
    SLICE_X1Y160         LUT5 (Prop_lut5_I2_O)        0.053    -0.717 r  my_vga/v_cur[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.717    my_vga/v_cur[8]_i_1_n_0
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[8]/C
                         clock pessimism             -0.638    12.508    
                         clock uncertainty           -0.132    12.375    
    SLICE_X1Y160         FDRE (Setup_fdre_C_D)        0.034    12.409    my_vga/v_cur_reg[8]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                 13.127    

Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 my_vga/h_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.520ns (24.326%)  route 1.618ns (75.674%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 13.146 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.877ns
    Clock Pessimism Removal (CPR):    -0.659ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.230     1.230    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.682    -6.452 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.821    -4.631    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -4.511 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.877    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.308    -2.569 r  my_vga/h_cur_reg[5]/Q
                         net (fo=6, routed)           0.597    -1.972    my_vga/h_cur_reg_n_0_[5]
    SLICE_X1Y159         LUT4 (Prop_lut4_I3_O)        0.053    -1.919 r  my_vga/reg_r[0]_i_8/O
                         net (fo=1, routed)           0.447    -1.471    my_vga/reg_r[0]_i_8_n_0
    SLICE_X0Y159         LUT6 (Prop_lut6_I0_O)        0.053    -1.418 r  my_vga/reg_r[0]_i_4/O
                         net (fo=1, routed)           0.444    -0.974    my_vga/reg_r[0]_i_4_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.921 r  my_vga/reg_r[0]_i_2/O
                         net (fo=1, routed)           0.128    -0.792    my_vga/reg_r[0]_i_2_n_0
    SLICE_X1Y159         LUT6 (Prop_lut6_I0_O)        0.053    -0.739 r  my_vga/reg_r[0]_i_1/O
                         net (fo=4, routed)           0.000    -0.739    my_vga/reg_r[0]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    G11                  IBUF                         0.000    15.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.149    16.534    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.679     9.855 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    11.565    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.678 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          1.468    13.146    my_vga/clk_vga
    SLICE_X1Y159         FDRE                                         r  my_vga/reg_r_reg[0]_lopt_replica/C
                         clock pessimism             -0.659    12.487    
                         clock uncertainty           -0.132    12.354    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)        0.034    12.388    my_vga/reg_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                 13.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.130ns (51.257%)  route 0.124ns (48.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X3Y159         FDRE                                         r  my_vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  my_vga/h_cur_reg[1]/Q
                         net (fo=7, routed)           0.124    -0.594    my_vga/h_cur_reg_n_0_[1]
    SLICE_X2Y159         LUT3 (Prop_lut3_I0_O)        0.030    -0.564 r  my_vga/h_cur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    my_vga/h_cur[2]
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[2]/C
                         clock pessimism              0.098    -0.807    
    SLICE_X2Y159         FDRE (Hold_fdre_C_D)         0.096    -0.711    my_vga/h_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.132ns (51.238%)  route 0.126ns (48.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X3Y159         FDRE                                         r  my_vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  my_vga/h_cur_reg[1]/Q
                         net (fo=7, routed)           0.126    -0.592    my_vga/h_cur_reg_n_0_[1]
    SLICE_X2Y159         LUT5 (Prop_lut5_I1_O)        0.032    -0.560 r  my_vga/h_cur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.560    my_vga/h_cur[4]
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[4]/C
                         clock pessimism              0.098    -0.807    
    SLICE_X2Y159         FDRE (Hold_fdre_C_D)         0.096    -0.711    my_vga/h_cur_reg[4]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.469%)  route 0.126ns (49.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X3Y159         FDRE                                         r  my_vga/h_cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  my_vga/h_cur_reg[1]/Q
                         net (fo=7, routed)           0.126    -0.592    my_vga/h_cur_reg_n_0_[1]
    SLICE_X2Y159         LUT4 (Prop_lut4_I2_O)        0.028    -0.564 r  my_vga/h_cur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    my_vga/h_cur[3]
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[3]/C
                         clock pessimism              0.098    -0.807    
    SLICE_X2Y159         FDRE (Hold_fdre_C_D)         0.087    -0.720    my_vga/h_cur_reg[3]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.791%)  route 0.141ns (49.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.644    -0.819    my_vga/clk_vga
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.118    -0.701 r  my_vga/v_cur_reg[3]/Q
                         net (fo=9, routed)           0.141    -0.560    my_vga/v_cur_reg_n_0_[3]
    SLICE_X2Y160         LUT6 (Prop_lut6_I1_O)        0.028    -0.532 r  my_vga/v_cur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.532    my_vga/v_cur[7]_i_1_n_0
    SLICE_X2Y160         FDRE                                         r  my_vga/v_cur_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.870    -0.906    my_vga/clk_vga
    SLICE_X2Y160         FDRE                                         r  my_vga/v_cur_reg[7]/C
                         clock pessimism              0.101    -0.805    
    SLICE_X2Y160         FDRE (Hold_fdre_C_D)         0.087    -0.718    my_vga/v_cur_reg[7]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.157ns (62.560%)  route 0.094ns (37.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.644    -0.819    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.091    -0.728 r  my_vga/v_cur_reg[0]/Q
                         net (fo=11, routed)          0.094    -0.634    my_vga/v_cur_reg_n_0_[0]
    SLICE_X1Y160         LUT6 (Prop_lut6_I5_O)        0.066    -0.568 r  my_vga/v_cur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.568    my_vga/v_cur[2]_i_1_n_0
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.870    -0.906    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[2]/C
                         clock pessimism              0.087    -0.819    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.060    -0.759    my_vga/v_cur_reg[2]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.173ns (62.121%)  route 0.105ns (37.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.107    -0.711 r  my_vga/h_cur_reg[4]/Q
                         net (fo=6, routed)           0.105    -0.606    my_vga/h_cur_reg_n_0_[4]
    SLICE_X2Y159         LUT6 (Prop_lut6_I0_O)        0.066    -0.540 r  my_vga/h_cur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    my_vga/h_cur[5]
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[5]/C
                         clock pessimism              0.087    -0.818    
    SLICE_X2Y159         FDRE (Hold_fdre_C_D)         0.087    -0.731    my_vga/h_cur_reg[5]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.155ns (56.896%)  route 0.117ns (43.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.644    -0.819    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.091    -0.728 r  my_vga/v_cur_reg[9]/Q
                         net (fo=7, routed)           0.117    -0.611    my_vga/v_cur_reg_n_0_[9]
    SLICE_X1Y160         LUT4 (Prop_lut4_I1_O)        0.064    -0.547 r  my_vga/v_cur[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.547    my_vga/v_cur[10]_i_2_n_0
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.870    -0.906    my_vga/clk_vga
    SLICE_X1Y160         FDRE                                         r  my_vga/v_cur_reg[10]/C
                         clock pessimism              0.087    -0.819    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.061    -0.758    my_vga/v_cur_reg[10]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.130ns (43.808%)  route 0.167ns (56.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X0Y158         FDRE                                         r  my_vga/h_cur_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  my_vga/h_cur_reg[6]/Q
                         net (fo=9, routed)           0.167    -0.551    my_vga/h_cur_reg_n_0_[6]
    SLICE_X0Y158         LUT5 (Prop_lut5_I1_O)        0.030    -0.521 r  my_vga/h_cur[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    my_vga/h_cur[9]
    SLICE_X0Y158         FDRE                                         r  my_vga/h_cur_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X0Y158         FDRE                                         r  my_vga/h_cur_reg[9]/C
                         clock pessimism              0.087    -0.818    
    SLICE_X0Y158         FDRE (Hold_fdre_C_D)         0.075    -0.743    my_vga/h_cur_reg[9]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 my_vga/v_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/v_cur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.145ns (45.488%)  route 0.174ns (54.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.644    -0.819    my_vga/clk_vga
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.118    -0.701 r  my_vga/v_cur_reg[3]/Q
                         net (fo=9, routed)           0.174    -0.527    my_vga/v_cur_reg_n_0_[3]
    SLICE_X2Y161         LUT5 (Prop_lut5_I0_O)        0.027    -0.500 r  my_vga/v_cur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    my_vga/v_cur[4]_i_1_n_0
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.870    -0.906    my_vga/clk_vga
    SLICE_X2Y161         FDRE                                         r  my_vga/v_cur_reg[4]/C
                         clock pessimism              0.087    -0.819    
    SLICE_X2Y161         FDRE (Hold_fdre_C_D)         0.096    -0.723    my_vga/v_cur_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 my_vga/h_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/h_cur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.019%)  route 0.171ns (53.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.503    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.722    -2.219 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.730    -1.489    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.463 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.645    -0.818    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y159         FDRE (Prop_fdre_C_Q)         0.118    -0.700 f  my_vga/h_cur_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.529    my_vga/h_cur_reg_n_0_[0]
    SLICE_X2Y159         LUT1 (Prop_lut1_I0_O)        0.028    -0.501 r  my_vga/h_cur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    my_vga/h_cur[0]
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    G11                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.553    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.151    -2.598 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.792    -1.806    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.776 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=28, routed)          0.871    -0.905    my_vga/clk_vga
    SLICE_X2Y159         FDRE                                         r  my_vga/h_cur_reg[0]/C
                         clock pessimism              0.087    -0.818    
    SLICE_X2Y159         FDRE (Hold_fdre_C_D)         0.087    -0.731    my_vga/h_cur_reg[0]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         15.385      13.785     BUFGCTRL_X0Y16   my_vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X2Y159     my_vga/h_cur_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X2Y159     my_vga/h_cur_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X0Y158     my_vga/h_cur_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X1Y160     my_vga/v_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X2Y161     my_vga/v_cur_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         15.385      14.635     SLICE_X1Y160     my_vga/v_cur_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.700         15.385      14.685     SLICE_X2Y159     my_vga/h_cur_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         15.385      14.685     SLICE_X0Y158     my_vga/h_cur_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y159     my_vga/h_cur_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y159     my_vga/h_cur_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X0Y158     my_vga/h_cur_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X1Y160     my_vga/v_cur_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y161     my_vga/v_cur_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y161     my_vga/v_cur_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X1Y160     my_vga/v_cur_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y159     my_vga/h_cur_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X2Y159     my_vga/h_cur_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         7.692       7.292      SLICE_X0Y158     my_vga/h_cur_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X0Y158     my_vga/h_cur_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X0Y158     my_vga/h_cur_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X3Y159     my_vga/h_cur_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X3Y159     my_vga/h_cur_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         7.692       7.342      SLICE_X2Y159     my_vga/h_cur_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         50.000      48.400     BUFGCTRL_X0Y17   my_vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



