Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 14 19:36:25 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+------------------------+-----------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock       | Driver Pin             | Net             |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+------------------------+-----------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |         225 |               0 |       20.000 | sys_clk_pin | clkin_IBUF_BUFG_inst/O | clkin_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------------+------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-------------------+------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin        | Net        |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-------------------+------------+
| src0      | g0        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26 | X1Y0         |           1 |               0 |              20.000 | sys_clk_pin  | clkin_IBUF_inst/O | clkin_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-------------------+------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+-----------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                              | Net                                     |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+-----------------------------------------||
| 0        | FDRE/Q          | None       | SLICE_X57Y10/A5FF  | X1Y0         |           2 |               1 |              |       | Display/my_clk/tmp_clk_reg/Q            | Display/my_clk/CLK                      - Static -
| 1        | FDRE/Q          | None       | SLICE_X57Y2/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_0/coutner/one/Q0_FF/Q         | trng/samp_0/coutner/one/Q0_FF_0         - Static -
| 2        | FDRE/Q          | None       | SLICE_X53Y4/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_1/coutner/one/Q0_FF/Q         | trng/samp_1/coutner/one/Q0_FF_0         - Static -
| 3        | FDRE/Q          | None       | SLICE_X50Y9/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_10/coutner/one/Q0_FF/Q        | trng/samp_10/coutner/one/Q0_FF_0        - Static -
| 4        | FDRE/Q          | None       | SLICE_X51Y9/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_11/coutner/one/Q0_FF/Q        | trng/samp_11/coutner/one/Q0_FF_0        - Static -
| 5        | FDRE/Q          | None       | SLICE_X54Y13/AFF   | X1Y0         |           2 |               5 |              |       | trng/samp_12/coutner/one/Q0_FF/Q        | trng/samp_12/coutner/one/Q0_FF_0        - Static -
| 6        | FDRE/Q          | None       | SLICE_X60Y10/AFF   | X1Y0         |           2 |               5 |              |       | trng/samp_13/coutner/one/Q0_FF/Q        | trng/samp_13/coutner/one/Q0_FF_0        - Static -
| 7        | FDRE/Q          | None       | SLICE_X55Y11/AFF   | X1Y0         |           2 |               5 |              |       | trng/samp_14/coutner/one/Q0_FF/Q        | trng/samp_14/coutner/one/Q0_FF_0        - Static -
| 8        | FDRE/Q          | None       | SLICE_X53Y12/AFF   | X1Y0         |           2 |               5 |              |       | trng/samp_15/coutner/one/Q0_FF/Q        | trng/samp_15/coutner/one/Q0_FF_0        - Static -
| 9        | FDRE/Q          | None       | SLICE_X51Y5/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_2/coutner/one/Q0_FF/Q         | trng/samp_2/coutner/one/Q0_FF_0         - Static -
| 10       | FDRE/Q          | None       | SLICE_X57Y4/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_3/coutner/one/Q0_FF/Q         | trng/samp_3/coutner/one/Q0_FF_0         - Static -
| 11       | FDRE/Q          | None       | SLICE_X61Y2/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_4/coutner/one/Q0_FF/Q         | trng/samp_4/coutner/one/Q0_FF_0         - Static -
| 12       | FDRE/Q          | None       | SLICE_X59Y4/BFF    | X1Y0         |           2 |               5 |              |       | trng/samp_5/coutner/one/Q0_FF/Q         | trng/samp_5/coutner/one/Q0_FF_0         - Static -
| 13       | FDRE/Q          | None       | SLICE_X55Y3/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_6/coutner/one/Q0_FF/Q         | trng/samp_6/coutner/one/Q0_FF_0         - Static -
| 14       | FDRE/Q          | None       | SLICE_X61Y1/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_7/coutner/one/Q0_FF/Q         | trng/samp_7/coutner/one/Q0_FF_0         - Static -
| 15       | FDRE/Q          | None       | SLICE_X62Y11/AFF   | X1Y0         |           2 |               5 |              |       | trng/samp_8/coutner/one/Q0_FF/Q         | trng/samp_8/coutner/one/Q0_FF_0         - Static -
| 16       | FDRE/Q          | None       | SLICE_X61Y7/AFF    | X1Y0         |           2 |               5 |              |       | trng/samp_9/coutner/one/Q0_FF/Q         | trng/samp_9/coutner/one/Q0_FF_0         - Static -
| 17       | FDRE/Q          | None       | SLICE_X59Y7/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_0/coutner/one/Q0_FF/Q  | trng_filter/samp_0/coutner/one/Q0_FF_0  - Static -
| 18       | FDRE/Q          | None       | SLICE_X52Y6/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_1/coutner/one/Q0_FF/Q  | trng_filter/samp_1/coutner/one/Q0_FF_0  - Static -
| 19       | FDRE/Q          | None       | SLICE_X52Y14/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_10/coutner/one/Q0_FF/Q | trng_filter/samp_10/coutner/one/Q0_FF_0 - Static -
| 20       | FDRE/Q          | None       | SLICE_X51Y13/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_11/coutner/one/Q0_FF/Q | trng_filter/samp_11/coutner/one/Q0_FF_0 - Static -
| 21       | FDRE/Q          | None       | SLICE_X57Y13/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_12/coutner/one/Q0_FF/Q | trng_filter/samp_12/coutner/one/Q0_FF_0 - Static -
| 22       | FDRE/Q          | None       | SLICE_X59Y11/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_13/coutner/one/Q0_FF/Q | trng_filter/samp_13/coutner/one/Q0_FF_0 - Static -
| 23       | FDRE/Q          | None       | SLICE_X53Y13/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_14/coutner/one/Q0_FF/Q | trng_filter/samp_14/coutner/one/Q0_FF_0 - Static -
| 24       | FDRE/Q          | None       | SLICE_X55Y14/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_15/coutner/one/Q0_FF/Q | trng_filter/samp_15/coutner/one/Q0_FF_0 - Static -
| 25       | FDRE/Q          | None       | SLICE_X52Y5/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_2/coutner/one/Q0_FF/Q  | trng_filter/samp_2/coutner/one/Q0_FF_0  - Static -
| 26       | FDRE/Q          | None       | SLICE_X59Y5/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_3/coutner/one/Q0_FF/Q  | trng_filter/samp_3/coutner/one/Q0_FF_0  - Static -
| 27       | FDRE/Q          | None       | SLICE_X62Y5/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_4/coutner/one/Q0_FF/Q  | trng_filter/samp_4/coutner/one/Q0_FF_0  - Static -
| 28       | FDRE/Q          | None       | SLICE_X61Y5/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_5/coutner/one/Q0_FF/Q  | trng_filter/samp_5/coutner/one/Q0_FF_0  - Static -
| 29       | FDRE/Q          | None       | SLICE_X57Y3/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_6/coutner/one/Q0_FF/Q  | trng_filter/samp_6/coutner/one/Q0_FF_0  - Static -
| 30       | FDRE/Q          | None       | SLICE_X61Y6/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_7/coutner/one/Q0_FF/Q  | trng_filter/samp_7/coutner/one/Q0_FF_0  - Static -
| 31       | FDRE/Q          | None       | SLICE_X60Y11/AFF   | X1Y0         |           2 |               5 |              |       | trng_filter/samp_8/coutner/one/Q0_FF/Q  | trng_filter/samp_8/coutner/one/Q0_FF_0  - Static -
| 32       | FDRE/Q          | None       | SLICE_X61Y8/AFF    | X1Y0         |           2 |               5 |              |       | trng_filter/samp_9/coutner/one/Q0_FF/Q  | trng_filter/samp_9/coutner/one/Q0_FF_0  - Static -
| 33       | LUT1/O          | None       | SLICE_X50Y4/B6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__0/O                     | trng/FF_Q1_i_2__0_n_0                   - Static -
| 34       | LUT1/O          | None       | SLICE_X48Y12/B6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__10/O                    | trng/FF_Q1_i_2__10_n_0                  - Static -
| 35       | LUT1/O          | None       | SLICE_X60Y15/D6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__11/O                    | trng/FF_Q1_i_2__11_n_0                  - Static -
| 36       | LUT1/O          | None       | SLICE_X59Y12/B6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__12/O                    | trng/FF_Q1_i_2__12_n_0                  - Static -
| 37       | LUT1/O          | None       | SLICE_X56Y16/B6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__13/O                    | trng/FF_Q1_i_2__13_n_0                  - Static -
| 38       | LUT1/O          | None       | SLICE_X48Y13/B6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__14/O                    | trng/FF_Q1_i_2__14_n_0                  - Static -
| 39       | LUT1/O          | None       | SLICE_X46Y5/A6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__1/O                     | trng/FF_Q1_i_2__1_n_0                   - Static -
| 40       | LUT1/O          | None       | SLICE_X56Y4/B6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__2/O                     | trng/FF_Q1_i_2__2_n_0                   - Static -
| 41       | LUT1/O          | None       | SLICE_X62Y4/C6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__3/O                     | trng/FF_Q1_i_2__3_n_0                   - Static -
| 42       | LUT1/O          | None       | SLICE_X58Y1/D6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__4/O                     | trng/FF_Q1_i_2__4_n_0                   - Static -
| 43       | LUT1/O          | None       | SLICE_X52Y2/A6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__5/O                     | trng/FF_Q1_i_2__5_n_0                   - Static -
| 44       | LUT1/O          | None       | SLICE_X62Y1/D6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__6/O                     | trng/FF_Q1_i_2__6_n_0                   - Static -
| 45       | LUT1/O          | None       | SLICE_X62Y12/B6LUT | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__7/O                     | trng/FF_Q1_i_2__7_n_0                   - Static -
| 46       | LUT1/O          | None       | SLICE_X63Y8/C6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__8/O                     | trng/FF_Q1_i_2__8_n_0                   - Static -
| 47       | LUT1/O          | None       | SLICE_X50Y8/B6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2__9/O                     | trng/FF_Q1_i_2__9_n_0                   - Static -
| 48       | LUT1/O          | None       | SLICE_X56Y2/D6LUT  | X1Y0         |           1 |               0 |              |       | trng/FF_Q1_i_2/O                        | trng/FF_Q1_i_2_n_0                      - Static -
| 49       | LUT1/O          | None       | SLICE_X51Y7/B6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__0/O              | trng_filter/FF_Q1_i_2__0_n_0            - Static -
| 50       | LUT1/O          | None       | SLICE_X50Y12/A6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__10/O             | trng_filter/FF_Q1_i_2__10_n_0           - Static -
| 51       | LUT1/O          | None       | SLICE_X59Y15/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__11/O             | trng_filter/FF_Q1_i_2__11_n_0           - Static -
| 52       | LUT1/O          | None       | SLICE_X60Y13/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__12/O             | trng_filter/FF_Q1_i_2__12_n_0           - Static -
| 53       | LUT1/O          | None       | SLICE_X52Y15/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__13/O             | trng_filter/FF_Q1_i_2__13_n_0           - Static -
| 54       | LUT1/O          | None       | SLICE_X57Y17/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__14/O             | trng_filter/FF_Q1_i_2__14_n_0           - Static -
| 55       | LUT1/O          | None       | SLICE_X50Y6/B6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__1/O              | trng_filter/FF_Q1_i_2__1_n_0            - Static -
| 56       | LUT1/O          | None       | SLICE_X57Y8/D6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__2/O              | trng_filter/FF_Q1_i_2__2_n_0            - Static -
| 57       | LUT1/O          | None       | SLICE_X63Y4/C6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__3/O              | trng_filter/FF_Q1_i_2__3_n_0            - Static -
| 58       | LUT1/O          | None       | SLICE_X65Y5/B6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__4/O              | trng_filter/FF_Q1_i_2__4_n_0            - Static -
| 59       | LUT1/O          | None       | SLICE_X51Y3/B6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__5/O              | trng_filter/FF_Q1_i_2__5_n_0            - Static -
| 60       | LUT1/O          | None       | SLICE_X63Y8/D6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__6/O              | trng_filter/FF_Q1_i_2__6_n_0            - Static -
| 61       | LUT1/O          | None       | SLICE_X65Y11/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__7/O              | trng_filter/FF_Q1_i_2__7_n_0            - Static -
| 62       | LUT1/O          | None       | SLICE_X63Y10/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__8/O              | trng_filter/FF_Q1_i_2__8_n_0            - Static -
| 63       | LUT1/O          | None       | SLICE_X53Y16/B6LUT | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2__9/O              | trng_filter/FF_Q1_i_2__9_n_0            - Static -
| 64       | LUT1/O          | None       | SLICE_X57Y7/B6LUT  | X1Y0         |           1 |               0 |              |       | trng_filter/FF_Q1_i_2/O                 | trng_filter/FF_Q1_i_2_n_0               - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------+-----------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  323 |  1500 |  147 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1500 |    0 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| g0        | BUFG/O          | n/a               | sys_clk_pin |      20.000 | {0.000 5.000} |         225 |        0 |              0 |        0 | clkin_IBUF_BUFG |
+-----------+-----------------+-------------------+-------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |  225 |
+----+----+------+


8. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------+
| g0        | n/a   | BUFG/O          | None       |         225 |               0 | 225 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clkin_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clkin_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clkin]

# Clock net "clkin_IBUF_BUFG" driven by instance "clkin_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clkin_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clkin_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkin_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clkin_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
