Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 00:28:24 -0000
Received: from icoremail.net (unknown [209.85.210.175])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f0GjEPJbmKi0AQ--.52696S3;
	Mon, 19 Nov 2018 09:23:48 +0800 (CST)
Received: from mail-pf1-f175.google.com (unknown [209.85.210.175])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwB3XkqhEPJbmAxUAA--.13218S3;
	Mon, 19 Nov 2018 09:23:45 +0800 (CST)
Received: by mail-pf1-f175.google.com with SMTP id u6so1540826pfh.11
        for <xuliker@zju.edu.cn>; Sun, 18 Nov 2018 17:23:45 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :to:cc:message-id:in-reply-to:references:from:subject:date:sender
         :precedence:list-id;
        bh=2RIY1jZTgpmpykbDt3kKdDCUV1KdwgfAcZUKC12QLD0=;
        b=hY7XGe7VBniB6+rIdXsCdwm4h/CbkppDpH2VikeNaszzNgMwWjR0KBPwkZ6++o0zv2
         DZDwYYrOA/x6EztXKIeObKBYKc1KrQa5SFZYGfFjk3yYviSQ7rCo1zr5Hbpet3bIy69c
         Yvc/gjNRU3C0/Mfw0ruMmghdlGxE9dyJ1v+VnnKyuqAfDhuD6Wq3TVk5WgJ/UgsAJ3NK
         nklZjCmknZ8B+Gyk7hhP+aL6aMYBuA9GlyC69xiKfxH90DnRDCH2evDaPFchXLWx0Y0b
         CDFgsyPJ7CQtt7utKfxkcIomM1jzcLJ4qBaB7U3p6Gnl0sjuQHDHBQz3gIfgwQjCtp6w
         tzlg==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gLExIOM4qNOzt4QBoMy+ahTCaJDnmi7p2NZsfz4ztCQHbgZQXIh
	gBKJpTXXSCEN7Hg/gJKtsE2Rxd7oe7VM3aMzc4Go/NT2qo7iKSE=
X-Received: by 2002:a63:2c0e:: with SMTP id s14mr18662636pgs.132.1542590625567;
        Sun, 18 Nov 2018 17:23:45 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp2075508pju;
        Sun, 18 Nov 2018 17:23:44 -0800 (PST)
X-Google-Smtp-Source: AJdET5fatmR3REz0WB7xzL/QdPfdXg9CAm2zMJfzzqeeY6UmJgR7p5Bdi1jUmfFjNqPUBfZPV9xU
X-Received: by 2002:a63:bc02:: with SMTP id q2mr18503740pge.116.1542590624859;
        Sun, 18 Nov 2018 17:23:44 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542590624; cv=none;
        d=google.com; s=arc-20160816;
        b=lc61idb3NlqtPzKghahXI9r+zJM9kjhVIGO24ZET7iCmavI8kAjTvsUrMYnLGO575a
         o7PK7rscr2uNRFTfi6zbTNkc0jS4fAKP3P4w44w/8VNFdNGN3M2AiiCYBBWGMYFYsE83
         PQw/uu7AbjM6cSOvJn1aGhmmfCEGOGpqIdHQ7OmXNX67n9GCMMSZjHcn4uA1HNRx4UKY
         dY51GK27D4ldM4Vj1566nupPNTzaqZTep5hQUL5jtXN8j7d0xMjzL8peaXbV/gqc89DR
         IfG3cet8byJ9IR5lhfhSbRf+t67d2knMF6XaPP9FcXNncfsulHhDpCjRwpDt9sBEQZTw
         zrWQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:date:subject:from:references:in-reply-to
         :message-id:cc:to;
        bh=2RIY1jZTgpmpykbDt3kKdDCUV1KdwgfAcZUKC12QLD0=;
        b=od0Qo2djSBN+E8eXdQYZYs5Kzrdpp9313Dbq/RzYNS/PAy7tpvwHJbJmSG9A+wJCcX
         HJCQnqmOflr2TIiWZDxCtyMhu23vs24FvjB2XipxZsDzkHN0hNDQP9etin4kNdurXh9S
         +8sQZLhJ7+s24vsTNLT7ZyReL+mTZ7Is0/Y1sTbJq8HIi7FfFOzX+9A++qkBuZruQ2zH
         e7XvU5otfSSATm0jpMAbc8IzN5VFpMu0yXAgCHAfsToWik2RSBXCsG6irjtirEkY+DjO
         wsgSZZURz9NEek3fFCQ7j32/plAV/HO5ZgeMSvcmeYEJLAoMBJNUDQ37ntzUdASdGpqc
         m5Jw==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id o10-v6si38147269pls.402.2018.11.18.17.23.29;
        Sun, 18 Nov 2018 17:23:44 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728267AbeKSLok (ORCPT <rfc822;piyush.popli@gmail.com>
        + 99 others); Mon, 19 Nov 2018 06:44:40 -0500
Received: from kvm5.telegraphics.com.au ([98.124.60.144]:49286 "EHLO
        kvm5.telegraphics.com.au" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728045AbeKSLoS (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 19 Nov 2018 06:44:18 -0500
Received: by kvm5.telegraphics.com.au (Postfix, from userid 502)
        id 49FDB29E01; Sun, 18 Nov 2018 20:22:18 -0500 (EST)
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Andreas Schwab <schwab@linux-m68k.org>,
        Arnd Bergmann <arnd@arndb.de>,
        Stephen N Chivers <schivers@csc.com.au>,
        Thomas Gleixner <tglx@linutronix.de>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Michael Schmitz <schmitzmic@gmail.com>,
        John Stultz <john.stultz@linaro.org>,
        Linus Walleij <linus.walleij@linaro.org>,
        linux-m68k@lists.linux-m68k.org, linux-kernel@vger.kernel.org
Message-Id: <f2d8ee7b13d45096c39afdee660a314213384e59.1542589838.git.fthain@telegraphics.com.au>
In-Reply-To: <cover.1542589838.git.fthain@telegraphics.com.au>
References: <cover.1542589838.git.fthain@telegraphics.com.au>
From: Finn Thain <fthain@telegraphics.com.au>
Subject: [RFC PATCH v2 12/14] m68k: mvme147: Handle timer counter overflow
Date: Mon, 19 Nov 2018 12:10:38 +1100
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwB3XkqhEPJbmAxUAA--.13218S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Zry7urWDKFy8Aw1kCr4xCrg_yoW5JF1rpa
	n5CFnxtr45K3y3Ww1Iya17Xw4aqw1kta45Wa1j9rZ7AF9xXry8X3ZrKFyfJFZ7Aa92v3yI
	vrWkuFy5uFyjvwUanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUBab7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwCjxxvEa2IrMxkF7I
	0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6w4lc2IjII80
	xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42IY6xIIjxv20xvEc7CjxV
	AFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF0xvEx4A2jsIEc7CjxVAF
	wI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77
	IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480
	Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04
	k26cxKx2IYs7xG6r1I6r4UYxBIdaVFxhVjvjDU0xZFpf9x07bnwZ7UUUUU=

Reading the timer counter races with timer overflow (and the
corresponding interrupt). This is resolved by reading the overflow
register and taking this value into account. The interrupt handler
must clear the overflow register when it eventually executes.

Suggested-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Finn Thain <fthain@telegraphics.com.au>
---
TODO: find a spare counter for the clocksource, rather than hanging
it off the HZ timer.
---
 arch/m68k/include/asm/mvme147hw.h |  1 +
 arch/m68k/mvme147/config.c        | 23 +++++++++++------------
 2 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/arch/m68k/include/asm/mvme147hw.h b/arch/m68k/include/asm/mvme147hw.h
index 7c3dd513128e..257b29184af9 100644
--- a/arch/m68k/include/asm/mvme147hw.h
+++ b/arch/m68k/include/asm/mvme147hw.h
@@ -66,6 +66,7 @@ struct pcc_regs {
 #define PCC_INT_ENAB		0x08
 
 #define PCC_TIMER_INT_CLR	0x80
+#define PCC_TIMER_CLR_OVF	0x04
 
 #define PCC_LEVEL_ABORT		0x07
 #define PCC_LEVEL_SERIAL	0x04
diff --git a/arch/m68k/mvme147/config.c b/arch/m68k/mvme147/config.c
index 82b53b5ca82b..545a1fe0e119 100644
--- a/arch/m68k/mvme147/config.c
+++ b/arch/m68k/mvme147/config.c
@@ -118,7 +118,7 @@ static irqreturn_t mvme147_timer_int (int irq, void *dev_id)
 
 	local_irq_save(flags);
 	m147_pcc->t1_int_cntrl = PCC_TIMER_INT_CLR;
-	m147_pcc->t1_int_cntrl = PCC_INT_ENAB|PCC_LEVEL_TIMER1;
+	m147_pcc->t1_cntrl = PCC_TIMER_CLR_OVF;
 	clk_total += PCC_TIMER_CYCLES;
 	timer_routine(0, NULL);
 	local_irq_restore(flags);
@@ -144,23 +144,22 @@ void mvme147_sched_init (irq_handler_t timer_routine)
 	clocksource_register_hz(&mvme147_clk, PCC_TIMER_CLOCK_FREQ);
 }
 
-/* XXX There are race hazards in this code XXX */
 static u64 mvme147_read_clk(struct clocksource *cs)
 {
 	unsigned long flags;
-	volatile unsigned short *cp = (volatile unsigned short *)0xfffe1012;
-	unsigned short n;
+	u8 overflow, tmp;
+	u16 count;
 	u32 ticks;
 
 	local_irq_save(flags);
-
-	n = *cp;
-	while (n != *cp)
-		n = *cp;
-
-	n -= PCC_TIMER_PRELOAD;
-	ticks = clk_total + n;
-
+	tmp = m147_pcc->t1_cntrl >> 4;
+	count = m147_pcc->t1_count;
+	overflow = m147_pcc->t1_cntrl >> 4;
+	if (overflow != tmp)
+		count = m147_pcc->t1_count;
+	count -= PCC_TIMER_PRELOAD;
+	ticks = count + overflow * PCC_TIMER_CYCLES;
+	ticks += clk_total;
 	local_irq_restore(flags);
 
 	return ticks;
-- 
2.18.1
