Classic Timing Analyzer report for lab3-reg
Sat May 04 15:52:29 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.139 ns                                       ; A0             ; 74195:inst1|16 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.068 ns                                      ; 74195:inst1|18 ; Y[3]           ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.506 ns                                      ; A0             ; Y[0]           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.042 ns                                       ; R1[3]          ; 74195:inst1|18 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|16 ; 74195:inst1|16 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|16 ; 74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|18 ; 74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|15 ; 74195:inst1|15 ; CLK        ; CLK      ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|17 ; 74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|17 ; 74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|15 ; 74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; 74195:inst1|16 ; 74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 0.831 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+--------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To             ; To Clock ;
+-------+--------------+------------+--------+----------------+----------+
; N/A   ; None         ; 4.139 ns   ; A0     ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; 4.135 ns   ; A0     ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 4.039 ns   ; A1     ; 74195:inst1|18 ; CLK      ;
; N/A   ; None         ; 4.006 ns   ; A0     ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; 3.982 ns   ; A0     ; 74195:inst1|18 ; CLK      ;
; N/A   ; None         ; 3.898 ns   ; A1     ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 3.896 ns   ; A1     ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; 3.765 ns   ; A1     ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; 3.515 ns   ; R1[1]  ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; 3.487 ns   ; R2[0]  ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 3.152 ns   ; ST/LDN ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; 3.151 ns   ; ST/LDN ; 74195:inst1|18 ; CLK      ;
; N/A   ; None         ; 3.151 ns   ; ST/LDN ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; 3.151 ns   ; ST/LDN ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 0.717 ns   ; R1[0]  ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 0.440 ns   ; R1[2]  ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; 0.224 ns   ; I[3]   ; 74195:inst1|18 ; CLK      ;
; N/A   ; None         ; 0.049 ns   ; R2[2]  ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; -0.020 ns  ; R2[1]  ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; -0.085 ns  ; I[1]   ; 74195:inst1|16 ; CLK      ;
; N/A   ; None         ; -0.125 ns  ; R2[3]  ; 74195:inst1|18 ; CLK      ;
; N/A   ; None         ; -0.579 ns  ; JK     ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; -0.759 ns  ; I[2]   ; 74195:inst1|17 ; CLK      ;
; N/A   ; None         ; -0.809 ns  ; I[0]   ; 74195:inst1|15 ; CLK      ;
; N/A   ; None         ; -0.812 ns  ; R1[3]  ; 74195:inst1|18 ; CLK      ;
+-------+--------------+------------+--------+----------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+----------------+------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To   ; From Clock ;
+-------+--------------+------------+----------------+------+------------+
; N/A   ; None         ; 10.068 ns  ; 74195:inst1|18 ; Y[3] ; CLK        ;
; N/A   ; None         ; 10.062 ns  ; 74195:inst1|15 ; Y[0] ; CLK        ;
; N/A   ; None         ; 10.052 ns  ; 74195:inst1|16 ; Y[1] ; CLK        ;
; N/A   ; None         ; 9.989 ns   ; 74195:inst1|17 ; Y[2] ; CLK        ;
; N/A   ; None         ; 9.459 ns   ; 74195:inst1|15 ; L[0] ; CLK        ;
; N/A   ; None         ; 9.399 ns   ; 74195:inst1|17 ; L[2] ; CLK        ;
; N/A   ; None         ; 9.285 ns   ; 74195:inst1|18 ; L[3] ; CLK        ;
; N/A   ; None         ; 8.858 ns   ; 74195:inst1|16 ; L[1] ; CLK        ;
+-------+--------------+------------+----------------+------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 12.506 ns       ; A0    ; Y[0] ;
; N/A   ; None              ; 12.493 ns       ; A0    ; Y[1] ;
; N/A   ; None              ; 12.437 ns       ; A0    ; Y[2] ;
; N/A   ; None              ; 12.412 ns       ; A1    ; Y[3] ;
; N/A   ; None              ; 12.355 ns       ; A0    ; Y[3] ;
; N/A   ; None              ; 12.269 ns       ; A1    ; Y[0] ;
; N/A   ; None              ; 12.250 ns       ; A1    ; Y[1] ;
; N/A   ; None              ; 12.196 ns       ; A1    ; Y[2] ;
; N/A   ; None              ; 11.869 ns       ; R1[1] ; Y[1] ;
; N/A   ; None              ; 11.858 ns       ; R2[0] ; Y[0] ;
; N/A   ; None              ; 9.088 ns        ; R1[0] ; Y[0] ;
; N/A   ; None              ; 8.871 ns        ; R1[2] ; Y[2] ;
; N/A   ; None              ; 8.597 ns        ; I[3]  ; Y[3] ;
; N/A   ; None              ; 8.480 ns        ; R2[2] ; Y[2] ;
; N/A   ; None              ; 8.334 ns        ; R2[1] ; Y[1] ;
; N/A   ; None              ; 8.269 ns        ; I[1]  ; Y[1] ;
; N/A   ; None              ; 8.248 ns        ; R2[3] ; Y[3] ;
; N/A   ; None              ; 7.672 ns        ; I[2]  ; Y[2] ;
; N/A   ; None              ; 7.562 ns        ; I[0]  ; Y[0] ;
; N/A   ; None              ; 7.561 ns        ; R1[3] ; Y[3] ;
+-------+-------------------+-----------------+-------+------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+--------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To             ; To Clock ;
+---------------+-------------+-----------+--------+----------------+----------+
; N/A           ; None        ; 1.042 ns  ; R1[3]  ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; 1.039 ns  ; I[0]   ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; 0.989 ns  ; I[2]   ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; 0.809 ns  ; JK     ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; 0.355 ns  ; R2[3]  ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; 0.315 ns  ; I[1]   ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; 0.250 ns  ; R2[1]  ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; 0.181 ns  ; R2[2]  ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; 0.006 ns  ; I[3]   ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; -0.210 ns ; R1[2]  ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; -0.487 ns ; R1[0]  ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; -2.921 ns ; ST/LDN ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; -2.921 ns ; ST/LDN ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; -2.921 ns ; ST/LDN ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; -2.922 ns ; ST/LDN ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; -3.138 ns ; A1     ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; -3.257 ns ; R2[0]  ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; -3.285 ns ; R1[1]  ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; -3.380 ns ; A0     ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; -3.384 ns ; A0     ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; -3.418 ns ; A1     ; 74195:inst1|15 ; CLK      ;
; N/A           ; None        ; -3.666 ns ; A1     ; 74195:inst1|16 ; CLK      ;
; N/A           ; None        ; -3.776 ns ; A0     ; 74195:inst1|17 ; CLK      ;
; N/A           ; None        ; -3.809 ns ; A1     ; 74195:inst1|18 ; CLK      ;
; N/A           ; None        ; -3.905 ns ; A0     ; 74195:inst1|15 ; CLK      ;
+---------------+-------------+-----------+--------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 04 15:52:28 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-reg -c lab3-reg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 450.05 MHz between source register "74195:inst1|16" and destination register "74195:inst1|16"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
            Info: 2: + IC(0.320 ns) + CELL(0.150 ns) = 0.470 ns; Loc. = LCCOMB_X41_Y8_N16; Fanout = 1; COMB Node = 'Enable2:inst|choice2:inst1|inst4~0'
            Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 0.993 ns; Loc. = LCCOMB_X41_Y8_N26; Fanout = 2; COMB Node = 'Enable2:inst|choice2:inst1|inst4~1'
            Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 1.400 ns; Loc. = LCCOMB_X41_Y8_N28; Fanout = 1; COMB Node = '74195:inst1|24~0'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.484 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
            Info: Total cell delay = 0.655 ns ( 44.14 % )
            Info: Total interconnect delay = 0.829 ns ( 55.86 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.897 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
                Info: Total cell delay = 1.399 ns ( 35.90 % )
                Info: Total interconnect delay = 2.498 ns ( 64.10 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.897 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
                Info: Total cell delay = 1.399 ns ( 35.90 % )
                Info: Total interconnect delay = 2.498 ns ( 64.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "74195:inst1|16" (data pin = "A0", clock pin = "CLK") is 4.139 ns
    Info: + Longest pin to register delay is 8.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'A0'
        Info: 2: + IC(5.788 ns) + CELL(0.438 ns) = 7.058 ns; Loc. = LCCOMB_X41_Y8_N16; Fanout = 1; COMB Node = 'Enable2:inst|choice2:inst1|inst4~0'
        Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 7.581 ns; Loc. = LCCOMB_X41_Y8_N26; Fanout = 2; COMB Node = 'Enable2:inst|choice2:inst1|inst4~1'
        Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 7.988 ns; Loc. = LCCOMB_X41_Y8_N28; Fanout = 1; COMB Node = '74195:inst1|24~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.072 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
        Info: Total cell delay = 1.775 ns ( 21.99 % )
        Info: Total interconnect delay = 6.297 ns ( 78.01 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N29; Fanout = 3; REG Node = '74195:inst1|16'
        Info: Total cell delay = 1.399 ns ( 35.90 % )
        Info: Total interconnect delay = 2.498 ns ( 64.10 % )
Info: tco from clock "CLK" to destination pin "Y[3]" through register "74195:inst1|18" is 10.068 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1|18'
        Info: Total cell delay = 1.399 ns ( 35.90 % )
        Info: Total interconnect delay = 2.498 ns ( 64.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1|18'
        Info: 2: + IC(0.319 ns) + CELL(0.275 ns) = 0.594 ns; Loc. = LCCOMB_X41_Y8_N0; Fanout = 1; COMB Node = 'Enable2:inst|choice2:inst3|inst4~0'
        Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 0.992 ns; Loc. = LCCOMB_X41_Y8_N10; Fanout = 2; COMB Node = 'Enable2:inst|choice2:inst3|inst4~1'
        Info: 4: + IC(2.121 ns) + CELL(2.808 ns) = 5.921 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'Y[3]'
        Info: Total cell delay = 3.233 ns ( 54.60 % )
        Info: Total interconnect delay = 2.688 ns ( 45.40 % )
Info: Longest tpd from source pin "A0" to destination pin "Y[0]" is 12.506 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'A0'
    Info: 2: + IC(5.782 ns) + CELL(0.438 ns) = 7.052 ns; Loc. = LCCOMB_X41_Y8_N4; Fanout = 1; COMB Node = 'Enable2:inst|choice2:inst|inst4~0'
    Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 7.575 ns; Loc. = LCCOMB_X41_Y8_N30; Fanout = 2; COMB Node = 'Enable2:inst|choice2:inst|inst4~1'
    Info: 4: + IC(2.143 ns) + CELL(2.788 ns) = 12.506 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'Y[0]'
    Info: Total cell delay = 4.333 ns ( 34.65 % )
    Info: Total interconnect delay = 8.173 ns ( 65.35 % )
Info: th for register "74195:inst1|18" (data pin = "R1[3]", clock pin = "CLK") is 1.042 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.498 ns) + CELL(0.537 ns) = 3.897 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1|18'
        Info: Total cell delay = 1.399 ns ( 35.90 % )
        Info: Total interconnect delay = 2.498 ns ( 64.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'R1[3]'
        Info: 2: + IC(1.223 ns) + CELL(0.420 ns) = 2.632 ns; Loc. = LCCOMB_X41_Y8_N10; Fanout = 2; COMB Node = 'Enable2:inst|choice2:inst3|inst4~1'
        Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.037 ns; Loc. = LCCOMB_X41_Y8_N24; Fanout = 1; COMB Node = '74195:inst1|26~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.121 ns; Loc. = LCFF_X41_Y8_N25; Fanout = 2; REG Node = '74195:inst1|18'
        Info: Total cell delay = 1.643 ns ( 52.64 % )
        Info: Total interconnect delay = 1.478 ns ( 47.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sat May 04 15:52:29 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


