var class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler =
[
    [ "EAmplitudeMode", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a19822b31bd998e145f2a5fb3b3c72680", [
      [ "FullRange", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a19822b31bd998e145f2a5fb3b3c72680a3e924c28566464990d1d3bdf974a1b67", null ],
      [ "UnitCircle", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a19822b31bd998e145f2a5fb3b3c72680a8ca9cc231d6b21ee6502afb88cc28aa1", null ]
    ] ],
    [ "EConfigurationOptions", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8ae7636ee6e5f26e096bfcf571073d90", [
      [ "PhaseGeneratorAndSinCosLut", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8ae7636ee6e5f26e096bfcf571073d90a84b1134202366adee58b38e2745a3a0c", null ],
      [ "PhaseGeneratorOnly", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8ae7636ee6e5f26e096bfcf571073d90a6ad6282dc1342467ed47373db22870db", null ],
      [ "SinAndCosOnly", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8ae7636ee6e5f26e096bfcf571073d90a35262e5965a313b7b4f820fe9e56b549", null ]
    ] ],
    [ "ECoregen", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a1ecdced01c63211762f457050acc6842", [
      [ "Coregen", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a1ecdced01c63211762f457050acc6842a07b66a37474d6289a6a1dc064def62f3", null ]
    ] ],
    [ "EDdsCompiler", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0d15ee67a20b4eb192bde0ee87ba78fc", [
      [ "DdsCompiler", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0d15ee67a20b4eb192bde0ee87ba78fca1ad20799392d4bb0097cd8d15bbaca2e", null ]
    ] ],
    [ "EDSP48Use", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac6b8e9de4a8b8c5cf244f4ce87204343", [
      [ "Minimal", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac6b8e9de4a8b8c5cf244f4ce87204343a30fc6bbba82125243ecf4ddb27fee645", null ],
      [ "Maximal", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac6b8e9de4a8b8c5cf244f4ce87204343ac2f493254b06a46832e043f236296ad3", null ]
    ] ],
    [ "EGenerator", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a5f865791743f261236aa5f3d2222bc13", [
      [ "DDS_Compiler_C_4_0", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a5f865791743f261236aa5f3d2222bc13a8576f5d978c247fa018d671235b3acbe", null ]
    ] ],
    [ "ELatencyOption", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abc4f7a4587e622b0f0f4bab55d970ac4", [
      [ "Auto", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abc4f7a4587e622b0f0f4bab55d970ac4a06b9281e396db002010bde1de57262eb", null ],
      [ "Configurable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abc4f7a4587e622b0f0f4bab55d970ac4a1df876dc16c0decf35e837dc56087b13", null ]
    ] ],
    [ "EMemoryType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc294bd823f6ce39c99cfd2fb7d2edda", [
      [ "Auto", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc294bd823f6ce39c99cfd2fb7d2eddaa06b9281e396db002010bde1de57262eb", null ],
      [ "DistributedROM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc294bd823f6ce39c99cfd2fb7d2eddaa9666d4bb38782910de1f11cac6fb8c3c", null ],
      [ "BlockROM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc294bd823f6ce39c99cfd2fb7d2eddaa363d0844b2102cf8fb696a0c8bfd9119", null ]
    ] ],
    [ "ENoiseShaping", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a243d3ba7becb06219ad90aeeea9c0003", [
      [ "Auto", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a243d3ba7becb06219ad90aeeea9c0003a06b9281e396db002010bde1de57262eb", null ],
      [ "None", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a243d3ba7becb06219ad90aeeea9c0003a6adf97f83acf6453d4a6a4b1070f3754", null ],
      [ "PhaseDithering", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a243d3ba7becb06219ad90aeeea9c0003ab81ab82b4b6beca4028348e0f06cf0ae", null ],
      [ "TaylorSeriesCorrected", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a243d3ba7becb06219ad90aeeea9c0003a8d8a87462711f74fdae5af9228315ce4", null ]
    ] ],
    [ "EOPtimizationGoal", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8a23d2dd4f0ccd58c907728ba26c8298", [
      [ "Auto", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8a23d2dd4f0ccd58c907728ba26c8298a06b9281e396db002010bde1de57262eb", null ],
      [ "Area", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8a23d2dd4f0ccd58c907728ba26c8298adeec4ff19974f12ed781cb9a59064214", null ],
      [ "Speed", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8a23d2dd4f0ccd58c907728ba26c8298a44877c6aa8e93fa5a91c9361211464fb", null ]
    ] ],
    [ "EOutputSelection", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a342b036f7126e5117a7265578f53831d", [
      [ "SineAndCosine", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a342b036f7126e5117a7265578f53831dae327b0181161b66939367400934f84ac", null ],
      [ "Sine", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a342b036f7126e5117a7265578f53831da6ca9e2d793f678aba7c1b19526592a46", null ],
      [ "Cosine", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a342b036f7126e5117a7265578f53831da46ff06ae696616afdf3a695efd3db84c", null ]
    ] ],
    [ "EParameterSelection", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc9e0f97b18924c72525fb65838a77b8", [
      [ "SystemParameters", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc9e0f97b18924c72525fb65838a77b8a0512adb8151533e4de0fb5539b78f0e8", null ],
      [ "HardwareParameters", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#acc9e0f97b18924c72525fb65838a77b8a3ff9c580879d967c1dfa4fdd4342d825", null ]
    ] ],
    [ "EPhaseIncrement", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae435c5c5a4234b84b3147665260f193a", [
      [ "Fixed", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae435c5c5a4234b84b3147665260f193aa4457d440870ad6d42bab9082d9bf9b61", null ],
      [ "programmable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae435c5c5a4234b84b3147665260f193aa4e01d47926cc1cf4e7929603b55246c2", null ],
      [ "Streaming", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae435c5c5a4234b84b3147665260f193aaac21d502848247aa2f578d0f718f5d1d", null ]
    ] ],
    [ "EPhaseOffset", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7ce0ebd73ab68466c2af5e7a0a42f1aa", [
      [ "Fixed", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7ce0ebd73ab68466c2af5e7a0a42f1aaa4457d440870ad6d42bab9082d9bf9b61", null ],
      [ "None", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7ce0ebd73ab68466c2af5e7a0a42f1aaa6adf97f83acf6453d4a6a4b1070f3754", null ],
      [ "programmable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7ce0ebd73ab68466c2af5e7a0a42f1aaa4e01d47926cc1cf4e7929603b55246c2", null ],
      [ "Streaming", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7ce0ebd73ab68466c2af5e7a0a42f1aaaac21d502848247aa2f578d0f718f5d1d", null ]
    ] ],
    [ "XilinxDdsCompiler", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ace5c61bab33ae7665bf92c3b1f1f302e", null ],
    [ "Initialize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a79e646fa80066ecc10fb06eb3d99140a", null ],
    [ "OnSynthesis", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8b8e5e3efd21e509e55afacafe2a2985", null ],
    [ "PreInitialize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a169177992587f3472e3a02cbf1d9f944", null ],
    [ "Dat_outIncr", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aca4161f36ecfa77267b1ed8230392680", null ],
    [ "AmplitudeMode", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0a85422a43745043bbc9f12ee334e9be", null ],
    [ "CE", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8269e4c9599938fc78f3fec2052ee99c", null ],
    [ "ChannelPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac9370f36b626fed2bd88df77c080fbd7", null ],
    [ "Channels", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a91a0117b4d9290eeddf2df0f3abf8f49", null ],
    [ "CLK", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a3cbcc918227c59d0335361296f90c17a", null ],
    [ "ClockEnable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aee9e3ff84e826b3221ae4e4209d714a1", null ],
    [ "ComponentName", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#afff7626c694071d239e0be31426a0ccb", null ],
    [ "COSINE", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a9571ac25e86ada29e4cd68f7bddd3e8f", null ],
    [ "DATA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6d5d9b52e6708f1f36a3751feb0a5036", null ],
    [ "DdsRlockRate", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aac33f1f2197cfe04f242ffbe20c0ef38", null ],
    [ "Dsp48Use", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ad71aa7c610b5cdbedd01a1aa31c2328b", null ],
    [ "ExplicitPeriod", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aec6ac2db41de914c345183d3c267cd07", null ],
    [ "FrequencyResolution", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aef3e7dff8ca596d95dda560231be6305", null ],
    [ "Generator", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab167022a9a854a4c4e93d4bae08b561d", null ],
    [ "GuiBehaviour", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a26af53a80a6d05ef1964dccf93b0c844", null ],
    [ "HasPhaseOut", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#adfebb5bd7ed98d262c08ab9508b708b9", null ],
    [ "Latency", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a64f5cde6f996aa512af6fd782b64ec1e", null ],
    [ "LatencyConfiguration", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a52d387caeea721effa6644ca950ce160", null ],
    [ "MemoryType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6e2f82a77310752c38861c1adc519195", null ],
    [ "NegativeCosine", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#af02bb999b52e2000ba4d3c474f4fc7fa", null ],
    [ "NegativeSine", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7e72bb870603911c6a87c837755e550c", null ],
    [ "NoiseShaping", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a53e37ca4657d758837ff2760713c4916", null ],
    [ "OptimizationGoal", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae68922a0eb627443d16fd90a4d8f28f6", null ],
    [ "OutputFrequency1", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a3419e442de50d4658e53edaac33e7003", null ],
    [ "OutputFrequency10", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a4a0dcc0917999d1966706da833b9400b", null ],
    [ "OutputFrequency11", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a2baf82bc5003ea7887528de74ef83d1e", null ],
    [ "OutputFrequency12", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a18e7a74e3a2085d8c33c7fdeda4381a0", null ],
    [ "OutputFrequency2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a908d57b9b6f321467e9849a8010439b6", null ],
    [ "OutputFrequency3", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aca133200143f376bf2a296761aea86b2", null ],
    [ "OutputFrequency4", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a02c4d9902156879d69cb15533453d9d1", null ],
    [ "OutputFrequency5", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abce0a42dc79e3e0942178e3fb1d8b372", null ],
    [ "OutputFrequency6", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#afcef3f64e187126a1eb14e67f6cfef61", null ],
    [ "OutputFrequency7", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab4a076c5bff15da54bb03b932c0f74ba", null ],
    [ "OutputFrequency8", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#adc83ac3b2abe76da66c42bc46d0d7d38", null ],
    [ "OutputFrequency9", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a5c3d6d0944491d9406423fa8ec7dab62", null ],
    [ "OutputSelection", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7760888ed25e333bd55141fb29843217", null ],
    [ "OutputWidth", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a54ab971a8080d6c77e63fb17e92700c9", null ],
    [ "ParameterEntry", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a86d1aff2dce3eacf21a1e5fcedb1ac81", null ],
    [ "Partspresent", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#af03650ee0978f143e6e1d376f59dc490", null ],
    [ "Period", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac459cbe19cff597e0c8b852aa7acb64a", null ],
    [ "PHASE_IN", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7b53f6f162ec50ad032d194cabe10118", null ],
    [ "PHASE_OUT", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a2f378e65499f81fbe3f951e4425ccebc", null ],
    [ "PhaseIncrement", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a69047271f7925de4d019d6a724a63a5a", null ],
    [ "PhaseOffset", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab0426d4b228664dde1cf6fd649869558", null ],
    [ "PhaseOffsetAngles1", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7d94806729cbb2c739962e7c8ef23dbe", null ],
    [ "PhaseOffsetAngles10", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0af57fc9904143fef4d20c39782416dc", null ],
    [ "PhaseOffsetAngles11", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a50a18e4a63789ba37b13e401ea043273", null ],
    [ "PhaseOffsetAngles12", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6896b362234d17291074e29ee760b3ea", null ],
    [ "PhaseOffsetAngles13", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a98f04377d328e459a8df2fdc694cfc17", null ],
    [ "PhaseOffsetAngles14", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8c05139ca19ba971f72ac2eacb56363e", null ],
    [ "PhaseOffsetAngles15", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a4e0115395696b4ea0c23df65d859eda0", null ],
    [ "PhaseOffsetAngles16", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abc7e692337cce0bf53b0ed49786cde0d", null ],
    [ "PhaseOffsetAngles2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a70167dc811004238e969f715249a271e", null ],
    [ "PhaseOffsetAngles3", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ac50e0611ac6ab4b25b8f2948b5d472a9", null ],
    [ "PhaseOffsetAngles4", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae1e1b2d9f57f5e6eaf8ea1ac68473022", null ],
    [ "PhaseOffsetAngles5", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a1e29c89b6a2c273077f292a45272586e", null ],
    [ "PhaseOffsetAngles6", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a542f8aee42aa5b92451b41f39187ecd1", null ],
    [ "PhaseOffsetAngles7", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abbc71c625b5cf5c821c9010d3ebd5169", null ],
    [ "PhaseOffsetAngles8", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae20f275a7944ebb3f9d9e0c81744c1ad", null ],
    [ "PhaseOffsetAngles9", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a1fd1d517673fafff3c2ae937ac428153", null ],
    [ "PhaseWidth", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0c1237fb1412b5f6775c86214b741865", null ],
    [ "pinc1", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a1333ee4c254a24883e57abb2145973c5", null ],
    [ "pinc10", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#afc33840ddc9bb74c1921d02b765db5b8", null ],
    [ "pinc11", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a29d55023e8d0816609bb49d5269a023f", null ],
    [ "pinc12", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a27cc41638feca98c71d13e2d35855189", null ],
    [ "pinc13", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab7e77030e9d9aa0aafe5b85e5e2c269e", null ],
    [ "pinc14", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aa939d8a374d8ab6d30924fc320ab687a", null ],
    [ "pinc15", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a2cfd9d8dadf0ea7665e35979b83a6957", null ],
    [ "pinc16", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a46d5a5d3ded200ff31f6b8af2c03abfc", null ],
    [ "pinc2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a670d1e587cb0b5688e2358eb21f6c54d", null ],
    [ "pinc3", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7e2a5b0b82980376f069cc95b70a4fec", null ],
    [ "pinc4", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a5211904adea72a19c183d02c27c4ab74", null ],
    [ "pinc5", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a38e2c9a99a317ba633043eeba1636e58", null ],
    [ "pinc6", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a04f14f936a91196aee6223de6f148b04", null ],
    [ "pinc7", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a562746f3be008d12789db822f683eaae", null ],
    [ "pinc8", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a474a7664615cb9422de501d4268a8b86", null ],
    [ "pinc9", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a24db71d32b09957be7763e6b7b06550c", null ],
    [ "PINC_IN", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ae91fa3071df17dee9253a124e5507c96", null ],
    [ "poff1", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8e440d16ecaa4e564163d6f8b8b2079e", null ],
    [ "poff10", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a8ea9059ddeb1c84ed064eaf9db3d0680", null ],
    [ "poff11", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6143ba82c59b08db6cd229474383f484", null ],
    [ "poff12", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aba46b5df6d2f028058c6eb45f5705eb3", null ],
    [ "poff13", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aee3a08af2bcacf6c95bfa98285824155", null ],
    [ "poff14", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a03f2c8a9b5d9f5e810b5c19146f5e62f", null ],
    [ "poff15", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a53145136049b6afcf6991a97c4dce320", null ],
    [ "poff16", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a770d537ebd0fc507ab0ac108460bdcfb", null ],
    [ "poff2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#abc600cab4e607c47f6d06329da9d99c7", null ],
    [ "poff3", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a3adc45d6a703d548ebbbdf2f1bc96103", null ],
    [ "poff4", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a75e0d833ec4830e708766c8f74986bc4", null ],
    [ "poff5", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a2d8685847bfac6983f3c601e9b127c39", null ],
    [ "poff6", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab0f532fc0a9472456db7d01415ea5a18", null ],
    [ "poff7", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6345e9ab143b6fd74f52c7a002f28e46", null ],
    [ "poff8", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ad29103bd6197f18473bc295ec79c71c5", null ],
    [ "poff9", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a7073522e038b864aa3480a6f1b3a1adc", null ],
    [ "POFF_IN", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#ab46d369b7a8f4e2a5041f24ac3736ec0", null ],
    [ "PorMode", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a60c9fea73836a0ad23f9d8a26558b52e", null ],
    [ "RDY", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a598079e681d2b9ba1b83e053c08998e4", null ],
    [ "Rdy", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#aaa134baeea5a26495dd47a175704f49d", null ],
    [ "REG_SELECT", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a6a3defb67a064b5251171c744631bac0", null ],
    [ "Rfd", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a0b1eb27fc645171bcf56fdbf6740514e", null ],
    [ "SCLR", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a2ff6d0e9c4f30fc29cab76296c3a1359", null ],
    [ "SclrPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a927fc1538975b029e5edc508223ce644", null ],
    [ "SINE", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a602fce7c20e660cf25b99f06861a9925", null ],
    [ "SpuriousFreeDynamicRange", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a38d42f5fbb3b4041c94a783c8137bb77", null ],
    [ "WE", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#a9ad57dda0fbcfd6c91510121d62fabd3", null ],
    [ "width", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_xilinx_dds_compiler.html#afa8d483104fddbac90f5ee94a44417a6", null ]
];