Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 02 17:40:38 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.737        0.000                      0                  214        0.104        0.000                      0                  214        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.737        0.000                      0                  214        0.104        0.000                      0                  214        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.711ns (51.488%)  route 2.554ns (48.512%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.598    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_6
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611    15.034    design_1_i/hamming_0/U0/clk
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[13]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.062    15.335    design_1_i/hamming_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.690ns (51.293%)  route 2.554ns (48.707%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.577 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.577    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611    15.034    design_1_i/hamming_0/U0/clk
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[15]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.062    15.335    design_1_i/hamming_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 2.616ns (50.596%)  route 2.554ns (49.404%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.503 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.503    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611    15.034    design_1_i/hamming_0/U0/clk
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[14]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.062    15.335    design_1_i/hamming_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.600ns (50.443%)  route 2.554ns (49.557%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.487 r  design_1_i/hamming_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.487    design_1_i/hamming_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.611    15.034    design_1_i/hamming_0/U0/clk
    SLICE_X82Y97         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[12]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X82Y97         FDRE (Setup_fdre_C_D)        0.062    15.335    design_1_i/hamming_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.487    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 2.597ns (50.414%)  route 2.554ns (49.586%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.484 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.484    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_6
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[9]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y96         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.576ns (50.211%)  route 2.554ns (49.789%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.463 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.463    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[11]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y96         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.502ns (49.482%)  route 2.554ns (50.517%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.389 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.389    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y96         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.486ns (49.322%)  route 2.554ns (50.678%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X82Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.373 r  design_1_i/hamming_0/U0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.373    design_1_i/hamming_0/U0/counter_reg[8]_i_1_n_7
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y96         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[8]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y96         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 2.483ns (49.292%)  route 2.554ns (50.708%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.370 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.370    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_6
    SLICE_X82Y95         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[5]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.462ns (49.080%)  route 2.554ns (50.920%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.730     5.333    design_1_i/hamming_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  design_1_i/hamming_0/U0/idx_reg[0]/Q
                         net (fo=9, routed)           0.727     6.516    design_1_i/hamming_0/U0/idx_reg[0]
    SLICE_X82Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  design_1_i/hamming_0/U0/counter[0]_i_457/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/hamming_0/U0/counter[0]_i_457_n_0
    SLICE_X82Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.885 r  design_1_i/hamming_0/U0/counter_reg[0]_i_212/O
                         net (fo=1, routed)           0.000     6.885    design_1_i/hamming_0/U0/counter_reg[0]_i_212_n_0
    SLICE_X82Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     6.989 r  design_1_i/hamming_0/U0/counter_reg[0]_i_90/O
                         net (fo=1, routed)           0.558     7.547    design_1_i/hamming_0/U0/counter_reg[0]_i_90_n_0
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.316     7.863 r  design_1_i/hamming_0/U0/counter[0]_i_30/O
                         net (fo=1, routed)           0.670     8.534    design_1_i/hamming_0/U0/counter[0]_i_30_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I0_O)        0.124     8.658 r  design_1_i/hamming_0/U0/counter_reg[0]_i_15/O
                         net (fo=1, routed)           0.162     8.820    design_1_i/hamming_0/U0/counter_reg[0]_i_15_n_0
    SLICE_X84Y93         LUT3 (Prop_lut3_I2_O)        0.124     8.944 r  design_1_i/hamming_0/U0/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     9.380    design_1_i/hamming_0/U0/counter[0]_i_7_n_0
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124     9.504 r  design_1_i/hamming_0/U0/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.504    design_1_i/hamming_0/U0/counter[0]_i_5_n_0
    SLICE_X82Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.036 r  design_1_i/hamming_0/U0/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_i/hamming_0/U0/counter_reg[0]_i_1_n_0
    SLICE_X82Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.349 r  design_1_i/hamming_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.349    design_1_i/hamming_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X82Y95         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.610    15.033    design_1_i/hamming_0/U0/clk
    SLICE_X82Y95         FDRE                                         r  design_1_i/hamming_0/U0/counter_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)        0.062    15.334    design_1_i/hamming_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/idx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.607     1.526    design_1_i/hamming_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/hamming_0/U0/idx_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    design_1_i/hamming_0/U0/idx_reg__0[27]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  design_1_i/hamming_0/U0/idx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    design_1_i/hamming_0/U0/idx_reg[24]_i_1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  design_1_i/hamming_0/U0/idx_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    design_1_i/hamming_0/U0/idx_reg[28]_i_1_n_7
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/hamming_0/U0/clk
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[28]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    design_1_i/hamming_0/U0/idx_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/idx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.607     1.526    design_1_i/hamming_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/hamming_0/U0/idx_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    design_1_i/hamming_0/U0/idx_reg__0[27]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  design_1_i/hamming_0/U0/idx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    design_1_i/hamming_0/U0/idx_reg[24]_i_1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  design_1_i/hamming_0/U0/idx_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    design_1_i/hamming_0/U0/idx_reg[28]_i_1_n_5
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/hamming_0/U0/clk
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[30]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    design_1_i/hamming_0/U0/idx_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/idx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.607     1.526    design_1_i/hamming_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/hamming_0/U0/idx_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    design_1_i/hamming_0/U0/idx_reg__0[27]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  design_1_i/hamming_0/U0/idx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    design_1_i/hamming_0/U0/idx_reg[24]_i_1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  design_1_i/hamming_0/U0/idx_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    design_1_i/hamming_0/U0/idx_reg[28]_i_1_n_6
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/hamming_0/U0/clk
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[29]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    design_1_i/hamming_0/U0/idx_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/hamming_0/U0/idx_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hamming_0/U0/idx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.607     1.526    design_1_i/hamming_0/U0/clk
    SLICE_X83Y99         FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/hamming_0/U0/idx_reg[27]/Q
                         net (fo=2, routed)           0.119     1.787    design_1_i/hamming_0/U0/idx_reg__0[27]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.947 r  design_1_i/hamming_0/U0/idx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    design_1_i/hamming_0/U0/idx_reg[24]_i_1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  design_1_i/hamming_0/U0/idx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    design_1_i/hamming_0/U0/idx_reg[28]_i_1_n_4
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    design_1_i/hamming_0/U0/clk
    SLICE_X83Y100        FDRE                                         r  design_1_i/hamming_0/U0/idx_reg[31]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105     1.897    design_1_i/hamming_0/U0/idx_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.608     1.527    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=4, routed)           0.099     1.768    design_1_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X88Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  design_1_i/BinToBCD16_0/U0/BCD1[3]_i_1/O
                         net (fo=2, routed)           0.000     1.813    design_1_i/BinToBCD16_0/U0/BCD1[3]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.880     2.045    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y99         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
                         clock pessimism             -0.504     1.540    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.120     1.660    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  design_1_i/BinToBCD16_0/U0/index_c_reg[4]/Q
                         net (fo=5, routed)           0.148     1.815    design_1_i/BinToBCD16_0/U0/index_c[4]
    SLICE_X86Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  design_1_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    design_1_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X86Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.880     2.045    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.091     1.656    design_1_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.090     1.764    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[4]
    SLICE_X84Y96         LUT3 (Prop_lut3_I0_O)        0.101     1.865 r  design_1_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    design_1_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.131     1.656    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.093     1.766    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[3]
    SLICE_X84Y96         LUT3 (Prop_lut3_I0_O)        0.103     1.869 r  design_1_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    design_1_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y96         FDRE (Hold_fdre_C_D)         0.131     1.656    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.148     1.673 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.093     1.766    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[8]
    SLICE_X84Y95         LUT3 (Prop_lut3_I0_O)        0.103     1.869 r  design_1_i/BinToBCD16_0/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.869    design_1_i/BinToBCD16_0/U0/int_rg_n[9]
    SLICE_X84Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.131     1.656    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD3_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.400%)  route 0.131ns (38.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.608     1.527    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X88Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[0]/Q
                         net (fo=5, routed)           0.131     1.823    design_1_i/BinToBCD16_0/U0/BCD3_c[0]
    SLICE_X87Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  design_1_i/BinToBCD16_0/U0/BCD3[2]_i_1/O
                         net (fo=2, routed)           0.000     1.868    design_1_i/BinToBCD16_0/U0/BCD3[2]_i_1_n_0
    SLICE_X87Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.880     2.045    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y98         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X87Y98         FDRE (Hold_fdre_C_D)         0.092     1.635    design_1_i/BinToBCD16_0/U0/BCD3_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y98    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y97    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y97    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y97    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y97    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y97    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y98    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y97    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y97    design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    design_1_i/EightDisplayControl_0/U0/div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    design_1_i/EightDisplayControl_0/U0/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y98    design_1_i/BinToBCD16_0/U0/BCD3_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y99    design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y98    design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y98    design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y98    design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y98    design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y100   design_1_i/hamming_0/U0/idx_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y100   design_1_i/hamming_0/U0/idx_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y100   design_1_i/hamming_0/U0/idx_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y100   design_1_i/hamming_0/U0/idx_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y98    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y98    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C



