// Seed: 3662074839
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  assign id_3 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    input wand id_3,
    output logic id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri id_7,
    output logic id_8,
    output wor id_9
);
  always @(id_5, id_6) begin : LABEL_0
    id_8 <= 1;
  end
  assign id_8 = -1;
  wire id_11;
  ;
  always @(-1) id_4 = -1;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_1,
      id_9
  );
endmodule
