Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  8 16:49:48 2023
| Host         : DESKTOP-55V5AO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Single_Cycle_Top_timing_summary_routed.rpt -pb Single_Cycle_Top_timing_summary_routed.pb -rpx Single_Cycle_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cycle_Top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.219    -4965.718                   2548                 3412        0.104        0.000                      0                 3412        4.090        0.000                       0                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -7.219    -4965.718                   2548                 3412        0.104        0.000                      0                 3412        4.090        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2548  Failing Endpoints,  Worst Slack       -7.219ns,  Total Violation    -4965.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.219ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.682ns  (logic 6.272ns (39.995%)  route 9.410ns (60.005%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.688    19.385    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.053    19.438 r  Register_File/ALU_Out0_i_42/O
                         net (fo=2, routed)           0.976    20.414    Register_File_n_168
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.414    
  -------------------------------------------------------------------
                         slack                                 -7.219    

Slack (VIOLATED) :        -7.195ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.680ns  (logic 6.272ns (39.999%)  route 9.408ns (60.001%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.688    19.385    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I0_O)        0.053    19.438 r  Register_File/ALU_Out0_i_42/O
                         net (fo=2, routed)           0.975    20.413    Register_File_n_168
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.514    14.435    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.297    14.733    
                         clock uncertainty           -1.035    13.697    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.479    13.218    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -20.413    
  -------------------------------------------------------------------
                         slack                                 -7.195    

Slack (VIOLATED) :        -7.126ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 6.272ns (40.234%)  route 9.317ns (59.766%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.503    19.200    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.253 r  Register_File/ALU_Out0_i_37/O
                         net (fo=2, routed)           1.069    20.322    Register_File_n_163
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.322    
  -------------------------------------------------------------------
                         slack                                 -7.126    

Slack (VIOLATED) :        -7.014ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.500ns  (logic 6.272ns (40.465%)  route 9.228ns (59.535%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.499    19.196    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.249 r  Register_File/ALU_Out0_i_38/O
                         net (fo=2, routed)           0.983    20.232    Register_File_n_164
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.514    14.435    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.297    14.733    
                         clock uncertainty           -1.035    13.697    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.479    13.218    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -20.232    
  -------------------------------------------------------------------
                         slack                                 -7.014    

Slack (VIOLATED) :        -7.003ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 6.272ns (40.555%)  route 9.193ns (59.445%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.490    19.187    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.240 r  Register_File/ALU_Out0_i_41/O
                         net (fo=2, routed)           0.958    20.198    Register_File_n_167
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.198    
  -------------------------------------------------------------------
                         slack                                 -7.003    

Slack (VIOLATED) :        -6.998ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.460ns  (logic 6.272ns (40.569%)  route 9.188ns (59.431%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.499    19.196    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.249 r  Register_File/ALU_Out0_i_38/O
                         net (fo=2, routed)           0.944    20.193    Register_File_n_164
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.193    
  -------------------------------------------------------------------
                         slack                                 -6.998    

Slack (VIOLATED) :        -6.987ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 6.284ns (40.673%)  route 9.166ns (59.327%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[3]
                         net (fo=1, routed)           0.543    13.301    Register_File/P[3]
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.053    13.354 r  Register_File/OUT_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.734    14.089    Register_File/OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.053    14.142 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_3/O
                         net (fo=148, routed)         1.404    15.545    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/A3
    SLICE_X6Y13          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.119    15.664 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.664    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/OC
    SLICE_X6Y13          MUXF7 (Prop_muxf7_I1_O)      0.140    15.804 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.804    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/O0
    SLICE_X6Y13          MUXF8 (Prop_muxf8_I0_O)      0.057    15.861 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.626    16.487    Data_Memory/Data_Memory_Registers_reg_256_511_13_13_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.156    16.643 r  Data_Memory/Registers_reg_r1_0_31_12_17_i_7/O
                         net (fo=1, routed)           0.681    17.324    Register_File/ALU_Out0_i_33_31
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.053    17.377 r  Register_File/Registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=4, routed)           0.714    18.092    Register_File/Result[13]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.053    18.145 r  Register_File/ALU_Out0_i_50/O
                         net (fo=1, routed)           0.498    18.642    Register_File/ALU_Out0_i_50_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.053    18.695 r  Register_File/ALU_Out0_i_49/O
                         net (fo=6, routed)           0.423    19.118    Register_File/ALU_Out0_i_49_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.053    19.171 r  Register_File/ALU_Out0_i_40/O
                         net (fo=2, routed)           1.011    20.182    Register_File_n_166
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.182    
  -------------------------------------------------------------------
                         slack                                 -6.987    

Slack (VIOLATED) :        -6.978ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.464ns  (logic 6.272ns (40.559%)  route 9.192ns (59.441%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.490    19.187    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.240 r  Register_File/ALU_Out0_i_41/O
                         net (fo=2, routed)           0.957    20.197    Register_File_n_167
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.514    14.435    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.297    14.733    
                         clock uncertainty           -1.035    13.697    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.479    13.218    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -20.197    
  -------------------------------------------------------------------
                         slack                                 -6.978    

Slack (VIOLATED) :        -6.977ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.463ns  (logic 6.272ns (40.562%)  route 9.191ns (59.438%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[2]
                         net (fo=1, routed)           0.564    13.323    Register_File/P[2]
    SLICE_X13Y9          LUT5 (Prop_lut5_I4_O)        0.053    13.376 r  Register_File/OUT_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.677    14.053    Register_File/OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.053    14.106 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_4/O
                         net (fo=148, routed)         1.367    15.473    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/A2
    SLICE_X14Y10         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.107    15.580 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.580    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/OC
    SLICE_X14Y10         MUXF7 (Prop_muxf7_I1_O)      0.140    15.720 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.720    Data_Memory/Data_Memory_Registers_reg_0_255_18_18/O0
    SLICE_X14Y10         MUXF8 (Prop_muxf8_I0_O)      0.057    15.777 r  Data_Memory/Data_Memory_Registers_reg_0_255_18_18/F8/O
                         net (fo=1, routed)           0.678    16.455    Data_Memory/Data_Memory_Registers_reg_0_255_18_18_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I1_O)        0.156    16.611 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.635    17.246    Register_File/ALU_Out0_i_33_40
    SLICE_X17Y10         LUT6 (Prop_lut6_I3_O)        0.053    17.299 r  Register_File/Registers_reg_r1_0_31_18_23_i_2/O
                         net (fo=3, routed)           0.667    17.966    Register_File/Result[18]
    SLICE_X13Y9          LUT4 (Prop_lut4_I0_O)        0.053    18.019 r  Register_File/PC[7]_i_14/O
                         net (fo=1, routed)           0.624    18.644    Register_File/PC[7]_i_14_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.053    18.697 r  Register_File/PC[7]_i_6/O
                         net (fo=14, routed)          0.503    19.200    Register_File/PC[7]_i_6_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.053    19.253 r  Register_File/ALU_Out0_i_37/O
                         net (fo=2, routed)           0.943    20.195    Register_File_n_163
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.514    14.435    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
                         clock pessimism              0.297    14.733    
                         clock uncertainty           -1.035    13.697    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.479    13.218    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -6.977    

Slack (VIOLATED) :        -6.969ns  (required time - arrival time)
  Source:                 ALU_Out0_i_33/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU_Out0_i_33/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.432ns  (logic 6.284ns (40.718%)  route 9.148ns (59.282%))
  Logic Levels:           14  (DSP48E1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 14.433 - 10.000 ) 
    Source Clock Delay      (SCD):    4.733ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      1.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.628     4.733    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.813 r  ALU_Out0_i_33/DOBDO[0]
                         net (fo=1, routed)           0.528     7.341    Register_File/DOBDO[0]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.053     7.394 r  Register_File/Registers_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          0.951     8.345    Register_File/Registers_reg_r1_0_31_0_5/ADDRC3
    SLICE_X10Y13         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.053     8.398 r  Register_File/Registers_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=9, routed)           0.473     8.870    Register_File/RD10[5]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.053     8.923 r  Register_File/ALU_Out0__0_i_12/O
                         net (fo=7, routed)           0.580     9.503    ALU/ALU_Out0_i_33_25
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.255    12.758 r  ALU/ALU_Out0__0/P[3]
                         net (fo=1, routed)           0.543    13.301    Register_File/P[3]
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.053    13.354 r  Register_File/OUT_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.734    14.089    Register_File/OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.053    14.142 r  Register_File/Data_Memory_Registers_reg_0_255_0_0_i_3/O
                         net (fo=148, routed)         1.404    15.545    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/A3
    SLICE_X6Y13          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.119    15.664 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/RAMS64E_C/O
                         net (fo=1, routed)           0.000    15.664    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/OC
    SLICE_X6Y13          MUXF7 (Prop_muxf7_I1_O)      0.140    15.804 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    15.804    Data_Memory/Data_Memory_Registers_reg_256_511_13_13/O0
    SLICE_X6Y13          MUXF8 (Prop_muxf8_I0_O)      0.057    15.861 r  Data_Memory/Data_Memory_Registers_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.626    16.487    Data_Memory/Data_Memory_Registers_reg_256_511_13_13_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I0_O)        0.156    16.643 r  Data_Memory/Registers_reg_r1_0_31_12_17_i_7/O
                         net (fo=1, routed)           0.681    17.324    Register_File/ALU_Out0_i_33_31
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.053    17.377 r  Register_File/Registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=4, routed)           0.714    18.092    Register_File/Result[13]
    SLICE_X4Y8           LUT4 (Prop_lut4_I3_O)        0.053    18.145 r  Register_File/ALU_Out0_i_50/O
                         net (fo=1, routed)           0.498    18.642    Register_File/ALU_Out0_i_50_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I1_O)        0.053    18.695 r  Register_File/ALU_Out0_i_49/O
                         net (fo=6, routed)           0.425    19.120    Register_File/ALU_Out0_i_49_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.053    19.173 r  Register_File/ALU_Out0_i_39/O
                         net (fo=2, routed)           0.992    20.165    Register_File_n_165
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P23                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    10.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    12.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.512    14.433    clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ALU_Out0_i_33/CLKARDCLK
                         clock pessimism              0.276    14.710    
                         clock uncertainty           -1.035    13.674    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.479    13.195    ALU_Out0_i_33
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                 -6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.325ns (25.730%)  route 0.938ns (74.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.599     1.597    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/WCLK
    SLICE_X14Y12         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     1.894 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__27/SP/O
                         net (fo=1, routed)           0.475     2.369    Register_File/ALU_Out0_i_33_55
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.028     2.397 r  Register_File/Registers_reg_r1_0_31_24_29_i_6/O
                         net (fo=3, routed)           0.463     2.860    Register_File/Registers_reg_r2_0_31_24_29/DIC0
    SLICE_X8Y15          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.817     2.132    Register_File/Registers_reg_r2_0_31_24_29/WCLK
    SLICE_X8Y15          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.505     1.627    
                         clock uncertainty            1.000     2.627    
    SLICE_X8Y15          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.756    Register_File/Registers_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.325ns (25.857%)  route 0.932ns (74.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.600     1.598    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/WCLK
    SLICE_X14Y11         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     1.895 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/O
                         net (fo=1, routed)           0.410     2.305    Register_File/ALU_Out0_i_33_43
    SLICE_X15Y9          LUT6 (Prop_lut6_I2_O)        0.028     2.333 r  Register_File/Registers_reg_r1_0_31_18_23_i_4/O
                         net (fo=3, routed)           0.522     2.855    Register_File/Registers_reg_r1_0_31_18_23/DIB0
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.524     1.609    
                         clock uncertainty            1.000     2.609    
    SLICE_X14Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.741    Register_File/Registers_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.322ns (25.960%)  route 0.918ns (74.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.600     1.598    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/WCLK
    SLICE_X14Y11         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     1.892 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/O
                         net (fo=1, routed)           0.434     2.326    Register_File/ALU_Out0_i_33_45
    SLICE_X17Y11         LUT6 (Prop_lut6_I2_O)        0.028     2.354 r  Register_File/Registers_reg_r1_0_31_18_23_i_3/O
                         net (fo=3, routed)           0.484     2.838    Register_File/Registers_reg_r2_0_31_18_23/DIB1
    SLICE_X12Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.524     1.609    
                         clock uncertainty            1.000     2.609    
    SLICE_X12Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.724    Register_File/Registers_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.322ns (25.918%)  route 0.920ns (74.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.600     1.598    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/WCLK
    SLICE_X14Y11         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         RAMS32 (Prop_rams32_CLK_O)
                                                      0.294     1.892 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/O
                         net (fo=1, routed)           0.434     2.326    Register_File/ALU_Out0_i_33_45
    SLICE_X17Y11         LUT6 (Prop_lut6_I2_O)        0.028     2.354 r  Register_File/Registers_reg_r1_0_31_18_23_i_3/O
                         net (fo=3, routed)           0.486     2.840    Register_File/Registers_reg_r1_0_31_18_23/DIB1
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.524     1.609    
                         clock uncertainty            1.000     2.609    
    SLICE_X14Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.724    Register_File/Registers_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__9/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.402ns (31.484%)  route 0.875ns (68.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.599     1.597    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__9/WCLK
    SLICE_X8Y13          RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          RAMS32 (Prop_rams32_CLK_O)
                                                      0.374     1.971 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.397     2.368    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__9_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I2_O)        0.028     2.396 r  Data_Memory/Registers_reg_r1_0_31_6_11_i_6/O
                         net (fo=3, routed)           0.478     2.874    Register_File/Registers_reg_r2_0_31_6_11/DIC0
    SLICE_X10Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.505     1.628    
                         clock uncertainty            1.000     2.628    
    SLICE_X10Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.757    Register_File/Registers_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__14/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.330ns (26.743%)  route 0.904ns (73.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.628     1.626    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__14/WCLK
    SLICE_X6Y15          RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__14/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.928 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__14/SP/O
                         net (fo=1, routed)           0.424     2.352    Register_File/ALU_Out0_i_33_32
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.028     2.380 r  Register_File/Registers_reg_r1_0_31_12_17_i_3/O
                         net (fo=4, routed)           0.480     2.860    Register_File/Registers_reg_r1_0_31_12_17/DIB1
    SLICE_X10Y17         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.815     2.130    Register_File/Registers_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y17         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.505     1.625    
                         clock uncertainty            1.000     2.625    
    SLICE_X10Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.740    Register_File/Registers_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.330ns (25.684%)  route 0.955ns (74.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.601     1.599    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/WCLK
    SLICE_X16Y9          RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     1.901 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/O
                         net (fo=1, routed)           0.402     2.303    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I2_O)        0.028     2.331 r  Data_Memory/Registers_reg_r1_0_31_18_23_i_6/O
                         net (fo=3, routed)           0.553     2.884    Register_File/Registers_reg_r1_0_31_18_23/DIC0
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.505     1.628    
                         clock uncertainty            1.000     2.628    
    SLICE_X14Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.757    Register_File/Registers_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.402ns (32.221%)  route 0.846ns (67.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.600     1.598    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/WCLK
    SLICE_X14Y11         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         RAMS32 (Prop_rams32_CLK_O)
                                                      0.374     1.972 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.442     2.414    Register_File/ALU_Out0_i_33_41
    SLICE_X15Y10         LUT6 (Prop_lut6_I2_O)        0.028     2.442 r  Register_File/Registers_reg_r1_0_31_18_23_i_1/O
                         net (fo=3, routed)           0.404     2.846    Register_File/Registers_reg_r1_0_31_18_23/DIA1
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y13         RAMD32                                       r  Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.524     1.609    
                         clock uncertainty            1.000     2.609    
    SLICE_X14Y13         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.717    Register_File/Registers_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.325ns (26.196%)  route 0.916ns (73.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.627     1.625    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/WCLK
    SLICE_X6Y16          RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     1.922 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__12/SP/O
                         net (fo=1, routed)           0.413     2.335    Register_File/ALU_Out0_i_33_30
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.028     2.363 r  Register_File/Registers_reg_r1_0_31_12_17_i_1/O
                         net (fo=4, routed)           0.502     2.866    Register_File/Registers_reg_r2_0_31_12_17/DIA1
    SLICE_X8Y14          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r2_0_31_12_17/WCLK
    SLICE_X8Y14          RAMD32                                       r  Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.505     1.628    
                         clock uncertainty            1.000     2.628    
    SLICE_X8Y14          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.736    Register_File/Registers_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_File/Registers_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.325ns (25.528%)  route 0.948ns (74.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Uncertainty:      1.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.600     1.598    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/WCLK
    SLICE_X14Y11         RAMS32                                       r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         RAMS32 (Prop_rams32_CLK_O)
                                                      0.297     1.895 r  Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/O
                         net (fo=1, routed)           0.410     2.305    Register_File/ALU_Out0_i_33_43
    SLICE_X15Y9          LUT6 (Prop_lut6_I2_O)        0.028     2.333 r  Register_File/Registers_reg_r1_0_31_18_23_i_4/O
                         net (fo=3, routed)           0.538     2.871    Register_File/Registers_reg_r2_0_31_18_23/DIB0
    SLICE_X12Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.818     2.133    Register_File/Registers_reg_r2_0_31_18_23/WCLK
    SLICE_X12Y14         RAMD32                                       r  Register_File/Registers_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.524     1.609    
                         clock uncertainty            1.000     2.609    
    SLICE_X12Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.741    Register_File/Registers_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB18_X0Y4    ALU_Out0_i_33/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X0Y4    ALU_Out0_i_33/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y8     PC/PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X7Y7     PC/PC_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X5Y8     PC/PC_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X5Y8     PC/PC_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X4Y8     PC/PC_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X5Y8     PC/PC_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X3Y8     PC/PC_reg[6]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X2Y5     Data_Memory/Data_Memory_Registers_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X2Y5     Data_Memory/Data_Memory_Registers_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X8Y2     Data_Memory/Data_Memory_Registers_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X8Y2     Data_Memory/Data_Memory_Registers_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X16Y9    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X16Y9    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X2Y5     Data_Memory/Data_Memory_Registers_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X2Y5     Data_Memory/Data_Memory_Registers_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X6Y15    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X6Y15    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X6Y15    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y11   Data_Memory/Data_Memory_Registers_reg_0_15_0_0__20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X16Y9    Data_Memory/Data_Memory_Registers_reg_0_15_0_0__21/SP/CLK



