
---------- Begin Simulation Statistics ----------
final_tick                               843554223000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88834                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    89120                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11465.35                       # Real time elapsed on the host
host_tick_rate                               73574232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018511766                       # Number of instructions simulated
sim_ops                                    1021793396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.843554                       # Number of seconds simulated
sim_ticks                                843554223000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.036222                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118514541                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137749588                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11442598                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189174966                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17094687                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17183633                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           88946                       # Number of indirect misses.
system.cpu0.branchPred.lookups              240582437                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662650                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819901                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7266874                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016984                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29618015                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466232                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70644475                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415210                       # Number of instructions committed
system.cpu0.commit.committedOps             893237315                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1523235991                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.586408                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408689                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1111094782     72.94%     72.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    241524656     15.86%     88.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     58536920      3.84%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55819380      3.66%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14796095      0.97%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5021110      0.33%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1828602      0.12%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4996431      0.33%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29618015      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1523235991                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341540                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525210                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414578                       # Number of loads committed
system.cpu0.commit.membars                    1641862                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641871      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491124390     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234467     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762765     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237315                       # Class of committed instruction
system.cpu0.commit.refs                     390997267                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415210                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237315                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.860660                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.860660                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184242273                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4181391                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117412162                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             979871273                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               642141241                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                700411760                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7275912                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9645099                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3313247                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  240582437                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175330862                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    891655163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4949597                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1001182244                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22903328                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144887                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         634277216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         135609228                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.602947                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1537384433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.653310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889374                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               814881861     53.00%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               541332863     35.21%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111524501      7.25%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52626312      3.42%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7430224      0.48%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6824475      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1092631      0.07%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643329      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28237      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1537384433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      123097166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7303748                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228758433                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.566724                       # Inst execution rate
system.cpu0.iew.exec_refs                   420594581                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 116745094                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              163873465                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310466447                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2022287                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2607088                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120469861                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          963875936                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            303849487                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3452583                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            941034673                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                944953                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2400215                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7275912                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3996217                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        39268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17625888                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11784                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8901                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5238993                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30051869                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9887172                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8901                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       724730                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6579018                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                387972618                       # num instructions consuming a value
system.cpu0.iew.wb_count                    933183102                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858464                       # average fanout of values written-back
system.cpu0.iew.wb_producers                333060374                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.561995                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     933207715                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1148279915                       # number of integer regfile reads
system.cpu0.int_regfile_writes              595279277                       # number of integer regfile writes
system.cpu0.ipc                              0.537444                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.537444                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643391      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            510770548     54.08%     54.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838339      0.83%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639171      0.17%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           305709255     32.37%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116886486     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             944487257                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     901750                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000955                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 119053     13.20%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                688348     76.33%     89.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                94346     10.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             943745546                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3427300378                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933183035                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1034522593                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 957827202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                944487257                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6048734                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70638617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            39819                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3582502                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31774469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1537384433                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614347                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          842984195     54.83%     54.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          487484518     31.71%     86.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          172807921     11.24%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           28236513      1.84%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3290125      0.21%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2161003      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             273213      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             102995      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43950      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1537384433                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.568803                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14857140                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2506742                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310466447                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120469861                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1534                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1660481599                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26626996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172025739                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167101                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3283191                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               649662850                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4130995                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7188                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1186527767                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             973527018                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          623951773                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                695223572                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4558844                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7275912                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12867153                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                54784667                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1186527711                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        329207                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4667                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10150203                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4667                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2457480617                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1941916509                       # The number of ROB writes
system.cpu0.timesIdled                       20195852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1490                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.924128                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11071539                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13036977                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3089496                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17205143                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            239708                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         324342                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           84634                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19755220                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24077                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819637                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1988699                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299888                       # Number of branches committed
system.cpu1.commit.bw_lim_events               724760                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459609                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28562757                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847014                       # Number of instructions committed
system.cpu1.commit.committedOps              42666852                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    229072180                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.186259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.783403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    209419652     91.42%     91.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9831834      4.29%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3754767      1.64%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3394995      1.48%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104690      0.48%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       201323      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564069      0.25%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76090      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       724760      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    229072180                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317287                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181829                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552766                       # Number of loads committed
system.cpu1.commit.membars                    1639364                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639364      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988843     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372403     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3666101      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42666852                       # Class of committed instruction
system.cpu1.commit.refs                      16038516                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847014                       # Number of Instructions Simulated
system.cpu1.committedOps                     42666852                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.612929                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.612929                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            175138905                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1106123                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9815605                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              78209079                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15525699                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39167201                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1989614                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2166202                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1991427                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19755220                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11799227                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    216264597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               567530                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      90574317                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6180822                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084106                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14457837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11311247                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.385612                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233812846                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.401082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.904217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               178747172     76.45%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32275546     13.80%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14311371      6.12%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4993535      2.14%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  906444      0.39%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1257303      0.54%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1290733      0.55%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3481      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27261      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233812846                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1071486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2028832                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13178045                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220480                       # Inst execution rate
system.cpu1.iew.exec_refs                    18010045                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5261212                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              160941058                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19552336                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2010547                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1678703                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8110251                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71223956                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12748833                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1604866                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51787394                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                996360                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               671056                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1989614                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2290491                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          214740                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10609                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1784                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1563                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7999570                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3624501                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1784                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       621697                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1407135                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26087982                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51076555                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.793301                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20695616                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.217454                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51097460                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66928221                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32028690                       # number of integer regfile writes
system.cpu1.ipc                              0.178160                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.178160                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639567      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33251529     62.28%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            13914132     26.06%     91.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4586873      8.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53392260                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     859120                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016091                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 107980     12.57%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                667256     77.67%     90.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83881      9.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52611798                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         341498110                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51076543                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99781965                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65207314                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53392260                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6016642                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28557103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            41651                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3557033                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20119482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233812846                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228355                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          198680712     84.97%     84.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23732215     10.15%     95.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7049057      3.01%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2702026      1.16%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1168075      0.50%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             231715      0.10%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             143264      0.06%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              80862      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24920      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233812846                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227313                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12645702                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2284387                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19552336                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8110251                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       234884332                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1452219039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167318655                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216132                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3241160                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17975631                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                679314                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9593                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95651431                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75405945                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48066006                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37925063                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3952353                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1989614                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8578477                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20849874                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95651419                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25406                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               814                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7905550                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           813                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   299576002                       # The number of ROB reads
system.cpu1.rob.rob_writes                  147204262                       # The number of ROB writes
system.cpu1.timesIdled                          35945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.192716                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10125459                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11612735                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2547154                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15350632                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            249931                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         312192                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           62261                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17626708                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24200                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1906262                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232940                       # Number of branches committed
system.cpu2.commit.bw_lim_events               574880                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20525677                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41662670                       # Number of instructions committed
system.cpu2.commit.committedOps              42482534                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    227938056                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.186378                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.779922                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    208469422     91.46%     91.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9644720      4.23%     95.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3687160      1.62%     97.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3400375      1.49%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1084469      0.48%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215776      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       782205      0.34%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79049      0.03%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       574880      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    227938056                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318187                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40004854                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491716                       # Number of loads committed
system.cpu2.commit.membars                    1639390                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639390      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24878512     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311376     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653115      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42482534                       # Class of committed instruction
system.cpu2.commit.refs                      15964503                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41662670                       # Number of Instructions Simulated
system.cpu2.committedOps                     42482534                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.590577                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.590577                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            179783964                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               645225                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9239932                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              70481170                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13800140                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 33958361                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1907175                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1441530                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2253850                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17626708                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10157105                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    216898323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               555282                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      78747496                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5096134                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075678                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12257079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10375390                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.338091                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         231703490                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.349478                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.831265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               182750626     78.87%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29684250     12.81%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12020691      5.19%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4364717      1.88%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  988220      0.43%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1224022      0.53%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  640882      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3462      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26620      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           231703490                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1214893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1946664                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12353476                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.216148                       # Inst execution rate
system.cpu2.iew.exec_refs                    17960566                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5239232                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162799292                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17028618                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1478299                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1728181                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7100139                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63000961                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12721334                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1730864                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50344943                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1120047                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               638556                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1907175                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2548730                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        21717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          209634                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10583                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1821                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1422                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5536902                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2627352                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1821                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       522439                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1424225                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25571176                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49634298                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.794900                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20326539                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.213097                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49655480                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64721685                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31437077                       # number of integer regfile writes
system.cpu2.ipc                              0.178872                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.178872                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639596      3.15%      3.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31989906     61.43%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13880970     26.66%     91.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4565185      8.77%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52075807                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     848327                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016290                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 100534     11.85%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     11.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                663805     78.25%     90.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                83985      9.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51284523                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         336742534                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49634286                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         83520309                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58569020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52075807                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4431941                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20518426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39130                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1972275                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13381323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    231703490                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.224752                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647190                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          197423490     85.21%     85.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           23250076     10.03%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6712454      2.90%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2683453      1.16%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1183208      0.51%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             213686      0.09%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             135307      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              77168      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              24648      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      231703490                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.223580                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10128110                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1835230                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17028618                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7100139                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu2.numCycles                       232918383                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1454185120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170614841                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27112291                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4910160                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16208805                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                672323                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8129                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             85582469                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              67157769                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42944958                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33206805                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3779715                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1907175                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9743743                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15832667                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        85582457                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22121                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               783                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10222210                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           785                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   290370425                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129786562                       # The number of ROB writes
system.cpu2.timesIdled                          35106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.052346                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10576345                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11011022                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2625743                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16407117                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            223431                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         315488                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           92057                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18843551                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22094                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1951431                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10570138                       # Number of branches committed
system.cpu3.commit.bw_lim_events               609058                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23325078                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42586872                       # Number of instructions committed
system.cpu3.commit.committedOps              43406695                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    231126757                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.187805                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776523                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    210938518     91.27%     91.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10117581      4.38%     95.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3848776      1.67%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3506733      1.52%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1147622      0.50%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       224951      0.10%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       650970      0.28%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        82548      0.04%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       609058      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    231126757                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292093                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40871142                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834195                       # Number of loads committed
system.cpu3.commit.membars                    1639328                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639328      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25377821     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653827     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735578      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43406695                       # Class of committed instruction
system.cpu3.commit.refs                      16389417                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42586872                       # Number of Instructions Simulated
system.cpu3.committedOps                     43406695                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.542179                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.542179                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            179792557                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               678135                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9494853                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75359578                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14058823                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 37360462                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1952337                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1156368                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2038526                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18843551                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10529694                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219995077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               525712                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      83484092                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5253298                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.079837                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12580968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10799776                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.353710                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235202705                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.365112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.849999                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               183485492     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30937511     13.15%     91.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13401675      5.70%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4452702      1.89%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  863922      0.37%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1102279      0.47%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  930301      0.40%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3085      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25738      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235202705                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         821342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1994995                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12924420                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220085                       # Inst execution rate
system.cpu3.iew.exec_refs                    18567957                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5372343                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              164915094                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18275384                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1627340                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1772535                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7498032                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           66715832                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13195614                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1724990                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51945315                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                981808                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               726837                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1952337                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2445382                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        23848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          222672                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13237                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1703                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1302                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6441189                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2942810                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1703                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       708410                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1286585                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25832361                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51173026                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.798667                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20631453                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216813                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51199586                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66890913                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32257780                       # number of integer regfile writes
system.cpu3.ipc                              0.180434                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.180434                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639561      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32932100     61.36%     64.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14391276     26.81%     91.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4707222      8.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53670305                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     853587                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015904                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 102558     12.01%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                667735     78.23%     90.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                83291      9.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52884316                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         343440321                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51173014                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         90025797                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  61840768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53670305                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4875064                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23309136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43446                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2415434                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     15595686                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235202705                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228187                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652383                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          200007229     85.04%     85.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23667243     10.06%     95.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7125768      3.03%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2715814      1.15%     99.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1194686      0.51%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             252824      0.11%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             137665      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              76578      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24898      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235202705                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.227393                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10937308                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2003830                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18275384                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7498032                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu3.numCycles                       236024047                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1451080854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              171439511                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27604375                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3975053                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16408430                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                839091                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7903                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             91218070                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71909646                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45847952                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36531048                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3950064                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1952337                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8841727                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18243577                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        91218058                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29652                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               884                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8326630                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           884                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   297247977                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137543264                       # The number of ROB writes
system.cpu3.timesIdled                          26522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7087647                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                45831                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7210599                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                164645                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9706533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19330541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       701335                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       155701                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58176121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5203128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116775428                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5358829                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7078855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3061924                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6561958                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              887                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            551                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2625972                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2625937                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7078855                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29035328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29035328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    817069824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               817069824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1318                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9706654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9706654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9706654                       # Request fanout histogram
system.membus.respLayer1.occupancy        50019352895                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33758542340                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5505760897.727273                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31711464912.090691                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 258108155000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   116793784500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 726760438500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10091199                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10091199                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10091199                       # number of overall hits
system.cpu2.icache.overall_hits::total       10091199                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65906                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65906                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65906                       # number of overall misses
system.cpu2.icache.overall_misses::total        65906                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1884246500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1884246500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1884246500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1884246500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10157105                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10157105                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10157105                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10157105                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006489                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006489                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006489                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006489                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28589.908354                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28589.908354                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28589.908354                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28589.908354                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          175                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        51662                       # number of writebacks
system.cpu2.icache.writebacks::total            51662                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        14212                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14212                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        14212                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14212                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        51694                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        51694                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        51694                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        51694                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1364340000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1364340000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1364340000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1364340000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005089                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005089                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005089                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005089                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26392.618099                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26392.618099                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26392.618099                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26392.618099                       # average overall mshr miss latency
system.cpu2.icache.replacements                 51662                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10091199                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10091199                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1884246500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1884246500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10157105                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10157105                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006489                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006489                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28589.908354                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28589.908354                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        14212                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14212                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        51694                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        51694                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1364340000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1364340000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26392.618099                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26392.618099                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.141323                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9990379                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            51662                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           193.379641                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        334673000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.141323                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973166                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973166                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20365904                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20365904                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13799357                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13799357                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13799357                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13799357                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2277175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2277175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2277175                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2277175                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 184531901049                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 184531901049                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 184531901049                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 184531901049                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16076532                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16076532                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16076532                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16076532                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.141646                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.141646                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.141646                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.141646                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81035.450086                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81035.450086                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81035.450086                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81035.450086                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1325234                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        41865                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            24567                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.943664                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.503386                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1015346                       # number of writebacks
system.cpu2.dcache.writebacks::total          1015346                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1668945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1668945                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1668945                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1668945                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       608230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       608230                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       608230                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       608230                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54864564143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54864564143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54864564143                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54864564143                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037833                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037833                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037833                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037833                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90203.646882                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90203.646882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90203.646882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90203.646882                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1015346                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11144350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11144350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1279465                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1279465                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  93490864500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  93490864500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12423815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12423815                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.102985                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102985                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73070.278984                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73070.278984                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       981358                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981358                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       298107                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       298107                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  21071951500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21071951500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 70685.866149                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70685.866149                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2655007                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2655007                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       997710                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       997710                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  91041036549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  91041036549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652717                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.273142                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.273142                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 91249.999047                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91249.999047                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       687587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       687587                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       310123                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       310123                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33792612643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33792612643                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084902                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084902                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108965.193304                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108965.193304                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          345                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4791500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4791500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.359926                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.359926                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24698.453608                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24698.453608                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           69                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.231911                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.231911                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        20896                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20896                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1033500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1033500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6379.629630                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6379.629630                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       897500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       897500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.419444                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.419444                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5943.708609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5943.708609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       158500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       158500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       143500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       143500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400868                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400868                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418792                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418792                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48117048000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48117048000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510934                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510934                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 114894.859501                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 114894.859501                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418792                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418792                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47698256000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47698256000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510934                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510934                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 113894.859501                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 113894.859501                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.728108                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15227794                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1026906                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.828810                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        334684500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.728108                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.866503                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.866503                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34821115                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34821115                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6145781377.118644                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33502323974.088039                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 258107976000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118352020500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 725202202500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10480382                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10480382                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10480382                       # number of overall hits
system.cpu3.icache.overall_hits::total       10480382                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        49312                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         49312                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        49312                       # number of overall misses
system.cpu3.icache.overall_misses::total        49312                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1298336500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1298336500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1298336500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1298336500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10529694                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10529694                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10529694                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10529694                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004683                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004683                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004683                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004683                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26329.017278                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26329.017278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26329.017278                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26329.017278                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        39480                       # number of writebacks
system.cpu3.icache.writebacks::total            39480                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9800                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9800                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9800                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9800                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        39512                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        39512                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        39512                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        39512                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    971292000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    971292000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    971292000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    971292000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003752                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003752                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003752                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003752                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 24582.202875                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 24582.202875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 24582.202875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 24582.202875                       # average overall mshr miss latency
system.cpu3.icache.replacements                 39480                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10480382                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10480382                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        49312                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        49312                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1298336500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1298336500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10529694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10529694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004683                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26329.017278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26329.017278                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9800                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9800                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        39512                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        39512                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    971292000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    971292000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 24582.202875                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 24582.202875                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.141174                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10350799                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            39480                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           262.178293                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        340070000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.141174                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973162                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973162                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21098900                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21098900                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14284185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14284185                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14284185                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14284185                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2326288                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2326288                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2326288                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2326288                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 189425049262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 189425049262                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 189425049262                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 189425049262                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16610473                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16610473                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16610473                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16610473                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.140049                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.140049                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.140049                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.140049                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 81428.030090                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81428.030090                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 81428.030090                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81428.030090                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1426881                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        48716                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            26997                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            569                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.853317                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.616872                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1027056                       # number of writebacks
system.cpu3.dcache.writebacks::total          1027056                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1710697                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1710697                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1710697                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1710697                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       615591                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       615591                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       615591                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       615591                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55473039642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55473039642                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55473039642                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55473039642                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.037060                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037060                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.037060                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037060                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90113.467614                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90113.467614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90113.467614                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90113.467614                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1027056                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11555570                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11555570                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1319750                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1319750                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  95100898500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  95100898500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12875320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12875320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.102502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.102502                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 72059.782913                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 72059.782913                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1018397                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1018397                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       301353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       301353                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  21099305000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  21099305000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023405                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023405                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 70015.247899                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70015.247899                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2728615                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2728615                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1006538                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1006538                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94324150762                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94324150762                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269477                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269477                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 93711.465203                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93711.465203                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       692300                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       692300                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       314238                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       314238                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  34373734642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  34373734642                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084130                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084130                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109387.580885                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109387.580885                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4224000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4224000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354430                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354430                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21551.020408                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21551.020408                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           93                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1867500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1867500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.168174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.168174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20080.645161                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20080.645161                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1226000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1226000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.431078                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.431078                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7127.906977                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7127.906977                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.418546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.418546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6443.113772                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6443.113772                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       222000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       222000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       205000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       205000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396505                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396505                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423127                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423127                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  48122456000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  48122456000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516240                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516240                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 113730.525351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 113730.525351                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423126                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423126                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  47699325000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  47699325000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 112730.782320                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 112730.782320                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.346112                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15719959                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1038536                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.136653                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        340081500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.346112                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.917066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.917066                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35900680                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35900680                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    739639277.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2604583911.829094                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11124711500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   830240716000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13313507000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    148253951                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       148253951                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    148253951                       # number of overall hits
system.cpu0.icache.overall_hits::total      148253951                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27076911                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27076911                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27076911                       # number of overall misses
system.cpu0.icache.overall_misses::total     27076911                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354231406991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354231406991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354231406991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354231406991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175330862                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175330862                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175330862                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175330862                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154433                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154433                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154433                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154433                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13082.415752                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13082.415752                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13082.415752                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13082.415752                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2478                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.967742                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23854091                       # number of writebacks
system.cpu0.icache.writebacks::total         23854091                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3222785                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3222785                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3222785                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3222785                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23854126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23854126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23854126                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23854126                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303473474993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303473474993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303473474993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303473474993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.136052                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.136052                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.136052                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.136052                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12722.053828                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12722.053828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12722.053828                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12722.053828                       # average overall mshr miss latency
system.cpu0.icache.replacements              23854091                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    148253951                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      148253951                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27076911                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27076911                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354231406991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354231406991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175330862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175330862                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154433                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154433                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13082.415752                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13082.415752                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3222785                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3222785                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23854126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23854126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303473474993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303473474993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.136052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.136052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12722.053828                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12722.053828                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172107851                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23854092                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.215024                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        374515848                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       374515848                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    351154955                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       351154955                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    351154955                       # number of overall hits
system.cpu0.dcache.overall_hits::total      351154955                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39462392                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39462392                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39462392                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39462392                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 779540844526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 779540844526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 779540844526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 779540844526                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    390617347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    390617347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    390617347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    390617347                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101026                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101026                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101026                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101026                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19754.019080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19754.019080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19754.019080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19754.019080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2118675                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46415                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49809                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            517                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.535987                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.777563                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31305540                       # number of writebacks
system.cpu0.dcache.writebacks::total         31305540                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8564140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8564140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8564140                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8564140                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30898252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30898252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30898252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30898252                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 475325636819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 475325636819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 475325636819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 475325636819                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079101                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079101                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079101                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079101                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15383.576936                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15383.576936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15383.576936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15383.576936                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31305540                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    250290220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      250290220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30567309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30567309                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 514423410500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 514423410500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    280857529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    280857529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108836                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16829.201763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16829.201763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4549253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4549253                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26018056                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26018056                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353248853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353248853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13577.065616                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13577.065616                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100864735                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100864735                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8895083                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8895083                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 265117434026                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 265117434026                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759818                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759818                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29804.942127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29804.942127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4014887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4014887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4880196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4880196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 122076783319                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 122076783319                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25014.729597                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25014.729597                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1810                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    110945500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    110945500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 87289.929190                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 87289.929190                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1273000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        31825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2791                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2791                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1155500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1155500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2969                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2969                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059953                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6491.573034                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6491.573034                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          173                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       982500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.058269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.058269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5679.190751                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5679.190751                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403090                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  48497243000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  48497243000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819901                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819901                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508367                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116353.078494                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116353.078494                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  48080432000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  48080432000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508367                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115353.078494                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115353.078494                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.969154                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382877440                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31314839                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.226710                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.969154                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999036                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999036                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        814201465                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       814201465                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23808679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30123026                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               44064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               43886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              204813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               34328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              209290                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54674726                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23808679                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30123026                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              44064                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206640                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              43886                       # number of overall hits
system.l2.overall_hits::.cpu2.data             204813                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              34328                       # number of overall hits
system.l2.overall_hits::.cpu3.data             209290                       # number of overall hits
system.l2.overall_hits::total                54674726                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1181920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            813056                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            810380                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            817479                       # number of demand (read+write) misses
system.l2.demand_misses::total                3687622                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45444                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1181920                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6351                       # number of overall misses
system.l2.overall_misses::.cpu1.data           813056                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7808                       # number of overall misses
system.l2.overall_misses::.cpu2.data           810380                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5184                       # number of overall misses
system.l2.overall_misses::.cpu3.data           817479                       # number of overall misses
system.l2.overall_misses::total               3687622                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4083968987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 126461219120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    637058993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  98799485105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    778029493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  98301818575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    519115989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  98859704105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     428440400367                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4083968987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 126461219120                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    637058993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  98799485105                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    778029493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  98301818575                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    519115989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  98859704105                       # number of overall miss cycles
system.l2.overall_miss_latency::total    428440400367                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23854123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31304946                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1019696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           51694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1015193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           39512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1026769                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58362348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23854123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31304946                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1019696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          51694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1015193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          39512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1026769                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58362348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.037755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.125974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.797351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.151043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.798252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.131201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.796166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.037755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.125974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.797351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.151043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.798252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.131201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.796166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89868.167129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106996.428794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100308.454259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121516.211805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99645.170722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121303.362096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100138.115162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120932.408178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116183.383320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89868.167129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106996.428794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100308.454259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121516.211805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99645.170722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121303.362096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100138.115162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120932.408178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116183.383320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             449834                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      8478                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      53.058976                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5569264                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3061924                       # number of writebacks
system.l2.writebacks::total                   3061924                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            560                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56605                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            968                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          55365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            745                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              251063                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           560                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56605                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           968                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         55365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           745                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             251063                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1103528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       756451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       755015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       759956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3436559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1103528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       756451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       755015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       759956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6425332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9861891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3590557489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108610795257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    508929994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85665369275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    634327497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  85353509243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    413189998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  85700917753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 370477596506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3590557489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108610795257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    508929994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85665369275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    634327497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  85353509243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    413189998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  85700917753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 628268818245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 998746414751                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.035251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.108023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.741840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.132317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.743716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.112346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.740143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058883                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.035251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.108023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.741840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.132317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.743716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.112346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.740143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79996.379311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98421.422254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93450.237606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113246.422141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92737.938158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113048.759618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93081.774724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112770.894306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107804.811879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79996.379311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98421.422254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93450.237606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113246.422141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92737.938158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113048.759618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93081.774724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112770.894306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97779.977477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101273.317131                       # average overall mshr miss latency
system.l2.replacements                       14814189                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8419063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8419063                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8419063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8419063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49638926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49638926                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49638926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49638926                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6425332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6425332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 628268818245                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 628268818245                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97779.977477                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97779.977477                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       330000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.402985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.282051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.346939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.495000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3641.414141                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       889000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       550499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       223000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2005499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.977778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.402985                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.282051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.346939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.495000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20204.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.851852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20272.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20257.565657                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        34500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        34500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.303030                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.407407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.586207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.514286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2029.411765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   638.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       201500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       350000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1095000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.303030                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.407407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.586207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.514286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20588.235294                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4510293                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            66904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            67724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            71542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4716463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         781750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         651191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         649761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         654356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2737058                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  88299191846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  79856047330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  79365663822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  79894607335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  327415510333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5292043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       718095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7453521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.147722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.905609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.901443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.367217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112950.677130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122630.760146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122145.933385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 122096.545818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119623.153887                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25612                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        24239                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           113877                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       743681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       625579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       625522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       628399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2623181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  77324104895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  70875019393                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  70648879881                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  70930420386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 289778424555                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.140528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.871826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.865685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103974.829120                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113295.074472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112943.877083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112874.814228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110468.330075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23808679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         44064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         43886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         34328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23930957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         5184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            64787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4083968987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    637058993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    778029493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    519115989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6018173462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23854123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        51694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        39512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23995744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.125974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.151043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.131201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89868.167129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100308.454259                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99645.170722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100138.115162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92891.682930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          560                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          905                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          968                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          745                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3590557489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    508929994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    634327497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    413189998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5147004978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.108023                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.132317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.112346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79996.379311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93450.237606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92737.938158                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93081.774724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83543.069649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25612733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       139736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       137089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       137748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26027306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       400170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       161865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       160619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       163123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          885777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38162027274                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18943437775                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  18936154753                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  18965096770                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  95006716572                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26012903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       301601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       297708                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       300871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26913083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.015384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.536686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.539519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.542169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95364.538256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117032.328020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 117894.861461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116262.555066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107258.053180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        40323                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        30993                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        31126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31566                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       134008                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       359847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       130872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       129493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       131557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       751769                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  31286690362                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14790349882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14704629362                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14770497367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  75552166973                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.013833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.433924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.434966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.437254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86944.424608                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113013.859970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113555.399612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112274.507377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100499.178568                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          118                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          122                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          121                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               470                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          199                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          194                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          178                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             753                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7607468                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7557470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      6986968                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8814963                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     30966869                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          317                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          299                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1223                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.627760                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.613924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.595318                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.625430                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.615699                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 38228.482412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38956.030928                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 39252.629213                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 48433.862637                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41124.660027                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          378                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           96                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          375                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2105489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1926491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1963989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1673492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7669461                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.321767                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.300633                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.321070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.281787                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.306623                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20642.049020                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20278.852632                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20458.218750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20408.439024                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20451.896000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                   122438042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14815023                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.264452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.949484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.859726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.350588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.537521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.039975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.532663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.625391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.040254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.297504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 946190015                       # Number of tag accesses
system.l2.tags.data_accesses                946190015                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2872576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70732928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        348544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      48469184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        437760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      48373056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      48697216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    400891328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          621106688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2872576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       348544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       437760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       284096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3942976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195963136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195963136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1105202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         757331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         755829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         760894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6263927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9704792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3061924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3061924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3405325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         83851075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           413185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57458291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           518947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57344335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           336785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         57728614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    475240734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736297290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3405325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       413185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       518947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       336785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4674241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232306508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232306508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232306508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3405325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        83851075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          413185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57458291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          518947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57344335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          336785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        57728614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    475240734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            968603798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2996740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1032364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    752756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    751087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    754818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6244924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002437991750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15353880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2829254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9704792                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3061924                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9704792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3061924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 107234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65184                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            506276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            510055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            579387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            713487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            743846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            593544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            678138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            680387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            683875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            573440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           574936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           625868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           617135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           520632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           483476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           513076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            190114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            227279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            192419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           211039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           194067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168326                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 476376467676                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47987790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            656330680176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49635.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68385.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7027427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9704792                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3061924                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  696555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  707466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  911282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1067950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1145327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1140461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1038998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  865534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  649181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  427770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 324325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 270350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 133874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  78076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  58666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  32669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 145421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 201957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 207862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 204745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 199917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 195147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 198577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3956211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.737388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.524480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.762655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1185723     29.97%     29.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2046836     51.74%     81.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       322443      8.15%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158770      4.01%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58629      1.48%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31341      0.79%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23349      0.59%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16360      0.41%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112760      2.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3956211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.789488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.811378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.537979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185314    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.158253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.677423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172562     93.12%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              447      0.24%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8164      4.41%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2578      1.39%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              979      0.53%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              372      0.20%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              136      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              614243712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6862976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191789568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               621106688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195963136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       728.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  843554141500                       # Total gap between requests
system.mem_ctrls.avgGap                      66074.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2872576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66071296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       348544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48176384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       437760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     48069568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       284096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     48308352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    399675136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191789568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3405324.662810679525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 78324895.067237421870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 413185.057340409956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57111188.215816684067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 518947.078995300049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56984562.093763589859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 336784.515154990775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 57267631.034075208008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 473798986.600532948971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227358909.209088265896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1105202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       757331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       755829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       760894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6263927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3061924                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1728217194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63097782458                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    278016112                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53950892712                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    344383964                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53705570605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    225010311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53867050034                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 429133756786                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20291602476622                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38504.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57091.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51049.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71238.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50348.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71055.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50689.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70794.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68508.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6627075.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14057260560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7471580820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32790007320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7688981700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     66588868320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     123170758500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     220202077920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       471969535140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.501123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 571205884136                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28167880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 244180458864                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14190200220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7542239925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35736556800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7953854940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     66588868320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     230767740450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     129594093120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       492373553775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.689276                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 334582928621                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28167880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 480803414379                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5853092298.387096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32694845799.484356                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 258108158000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117770778000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 725783445000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11737981                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11737981                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11737981                       # number of overall hits
system.cpu1.icache.overall_hits::total       11737981                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        61246                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         61246                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        61246                       # number of overall misses
system.cpu1.icache.overall_misses::total        61246                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1581317500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1581317500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1581317500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1581317500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11799227                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11799227                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11799227                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11799227                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005191                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005191                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25819.114718                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25819.114718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25819.114718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25819.114718                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50383                       # number of writebacks
system.cpu1.icache.writebacks::total            50383                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10831                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10831                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10831                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10831                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50415                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50415                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50415                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50415                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1223887000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1223887000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1223887000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1223887000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004273                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004273                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004273                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004273                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24276.247149                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24276.247149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24276.247149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24276.247149                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50383                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11737981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11737981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        61246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        61246                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1581317500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1581317500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11799227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11799227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005191                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005191                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25819.114718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25819.114718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10831                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10831                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50415                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50415                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1223887000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1223887000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004273                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004273                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24276.247149                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24276.247149                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987025                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11631238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50383                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           230.856400                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        328688000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987025                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999595                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999595                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23648869                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23648869                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13829746                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13829746                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13829746                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13829746                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2280544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2280544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2280544                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2280544                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187221793925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187221793925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187221793925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187221793925                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16110290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16110290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16110290                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16110290                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.141558                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.141558                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.141558                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.141558                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82095.234262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82095.234262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82095.234262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82095.234262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1358327                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45566                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25072                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            429                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.177050                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.214452                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1019660                       # number of writebacks
system.cpu1.dcache.writebacks::total          1019660                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1667815                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1667815                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1667815                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1667815                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       612729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       612729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       612729                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       612729                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55264739133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55264739133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55264739133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55264739133                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.038033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.038033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038033                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90194.423853                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90194.423853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90194.423853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90194.423853                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1019660                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11159960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11159960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1284622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1284622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  93160618000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  93160618000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12444582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12444582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.103227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.103227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72519.868101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72519.868101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       982613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       982613                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       302009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       302009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21127106000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21127106000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.024268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024268                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69955.219878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69955.219878                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2669786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2669786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       995922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       995922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  94061175925                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  94061175925                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665708                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271686                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271686                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94446.328051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94446.328051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       685202                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       685202                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310720                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310720                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34137633133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34137633133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084764                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084764                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109866.224038                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109866.224038                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4781000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4781000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27164.772727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27164.772727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2840000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.193916                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.193916                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27843.137255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27843.137255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1099000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1099000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.460106                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460106                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6352.601156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6352.601156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       956000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5901.234568                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5901.234568                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       195500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       195500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401832                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401832                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  48257919000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  48257919000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819637                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819637                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 115503.450174                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 115503.450174                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417804                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417804                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  47840114000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  47840114000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509743                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509743                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 114503.724234                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 114503.724234                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.183817                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15262741                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1030394                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.812529                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        328699500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.183817                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34892080                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34892080                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 843554223000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50911011                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11480987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49944147                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11752265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10502432                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             986                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           602                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1588                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7494249                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7494249                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23995746                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26915267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1223                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71562338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93926155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       151213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3070596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       155050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3058221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       118504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3093191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175135268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053325632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4007072000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6451072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130519552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6614784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129955328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5055488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131445568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7470439424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25360928                       # Total snoops (count)
system.tol2bus.snoopTraffic                 198716672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83726521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.317094                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               77855909     92.99%     92.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5481916      6.55%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 126107      0.15%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 178281      0.21%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  84302      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83726521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116752905025                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1542516360                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78132636                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1559891102                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          59711967                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46974199921                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35785597060                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1547699450                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76186723                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            88531                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2509367831500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741128                       # Number of bytes of host memory used
host_op_rate                                    56843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46521.32                       # Real time elapsed on the host
host_tick_rate                               35807531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640935999                       # Number of instructions simulated
sim_ops                                    2644420004                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.665814                       # Number of seconds simulated
sim_ticks                                1665813608500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.723944                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73976890                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74181673                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3307172                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77396878                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             92091                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         104410                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12319                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78361101                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8589                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49386                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3293500                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55555822                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6425345                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155535                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57226215                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406618039                       # Number of instructions committed
system.cpu0.commit.committedOps             406667478                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3300645667                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.123208                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.811964                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3186852974     96.55%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     50590767      1.53%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6793772      0.21%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2998127      0.09%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1883589      0.06%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2529210      0.08%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36091561      1.09%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6480322      0.20%     99.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6425345      0.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3300645667                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128414216                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210159                       # Number of function calls committed.
system.cpu0.commit.int_insts                340884707                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112102044                       # Number of loads committed
system.cpu0.commit.membars                      96459                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97182      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217184816     53.41%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10367      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54368480     13.37%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8478295      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2506230      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2824030      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60599817     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        359756      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51551613     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5855917      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406667478                       # Class of committed instruction
system.cpu0.commit.refs                     118367103                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406618039                       # Number of Instructions Simulated
system.cpu0.committedOps                    406667478                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.162930                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.162930                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3169432424                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13992                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62603182                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493371925                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26362634                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 73076521                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3408785                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24611                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37595962                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78361101                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9824795                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3293591471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                84120                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     573377366                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1144                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6845248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.023608                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12860700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          74068981                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.172746                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3309876326                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.173253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.591587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2925289344     88.38%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               297095709      8.98%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12756407      0.39%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64316932      1.94%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2596547      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   79954      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7099774      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  629845      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11814      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3309876326                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134756658                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124064434                       # number of floating regfile writes
system.cpu0.idleCycles                        9318248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3388042                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59747450                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.272819                       # Inst execution rate
system.cpu0.iew.exec_refs                   604214777                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6362521                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1624369131                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128154674                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67141                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1505859                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6864524                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462908377                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            597852256                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2811249                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            905538159                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8516719                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            942371227                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3408785                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            962048634                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46447790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94567                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          255                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       122105                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16052630                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       599465                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        122105                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       662523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2725519                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                367607584                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421572560                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824568                       # average fanout of values written-back
system.cpu0.iew.wb_producers                303117308                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.127010                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     422046178                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               947407012                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231980907                       # number of integer regfile writes
system.cpu0.ipc                              0.122505                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122505                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100518      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230326503     25.36%     25.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10432      0.00%     25.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1445      0.00%     25.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54737614      6.03%     31.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                709      0.00%     31.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9414079      1.04%     32.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2510634      0.28%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             24      0.00%     32.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     33.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2891621      0.32%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.34% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           366030086     40.30%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             367956      0.04%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      233179017     25.67%     99.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5949824      0.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908349407                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358249665                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          670052263                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    130006594                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163274538                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  142320728                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.156681                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3842852      2.70%      2.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1363      0.00%      2.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                19178      0.01%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  16      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             15172282     10.66%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4939      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91728668     64.45%     77.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12009      0.01%     77.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31538847     22.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             573      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             692319952                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4601406393                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291565966                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        355996820                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462729967                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908349407                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178410                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56240902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2562787                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22875                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56824328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3309876326                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.274436                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.011344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3005571739     90.81%     90.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           93667336      2.83%     93.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44720609      1.35%     94.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           28166603      0.85%     95.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77606792      2.34%     98.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           44354131      1.34%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7054487      0.21%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3660733      0.11%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5073896      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3309876326                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.273666                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3043088                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1950072                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128154674                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6864524                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135204996                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              71006686                       # number of misc regfile writes
system.cpu0.numCycles                      3319194574                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12432754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2692389794                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344933746                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             134636874                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41117063                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             414282772                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              3127138                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674827434                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475438122                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404360996                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 86377482                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2089870                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3408785                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            486206480                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59427255                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156176248                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518651186                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        376722                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11168                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                252652212                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11051                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3758080592                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937025974                       # The number of ROB writes
system.cpu0.timesIdled                         118607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3011                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.818638                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73888428                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74022677                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3287537                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77218020                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69424                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71992                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2568                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78126717                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1899                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48728                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3279287                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55332152                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6418516                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154286                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57270099                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405382694                       # Number of instructions committed
system.cpu1.commit.committedOps             405433790                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3298274483                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.122923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.811496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3185078659     96.57%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50236265      1.52%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6703428      0.20%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2934791      0.09%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1861370      0.06%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2521024      0.08%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36055442      1.09%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6464988      0.20%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6418516      0.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3298274483                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128445892                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              160257                       # Number of function calls committed.
system.cpu1.commit.int_insts                339616753                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111827472                       # Number of loads committed
system.cpu1.commit.membars                      98617                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98617      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216402828     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            438      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54371584     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8503008      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2509386      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2836714      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60348242     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        137293      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51527958     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5868346      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405433790                       # Class of committed instruction
system.cpu1.commit.refs                     117881839                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405382694                       # Number of Instructions Simulated
system.cpu1.committedOps                    405433790                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.164506                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.164506                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3169880218                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8263                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62497879                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492171437                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24365386                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72262993                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3392425                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                20995                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             37594560                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78126717                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9732846                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3293333776                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                72311                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     572164648                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6801350                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.023605                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10761119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73957852                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.172872                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3307495582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.173014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.591308                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2923765912     88.40%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296451739      8.96%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12644086      0.38%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64252707      1.94%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2557257      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   66030      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7120987      0.22%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  635289      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1575      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3307495582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134873126                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124125892                       # number of floating regfile writes
system.cpu1.idleCycles                        2253868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3374594                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59524133                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.273111                       # Inst execution rate
system.cpu1.iew.exec_refs                   603336243                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6156358                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1626068430                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127893005                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64367                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1507970                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6654051                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461721308                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            597179885                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2810895                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            903928812                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8546180                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            941312135                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3392425                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            961027411                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46405935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88277                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       120704                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16065533                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       599684                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        120704                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       657175                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2717419                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                367134062                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420358901                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824479                       # average fanout of values written-back
system.cpu1.iew.wb_producers                302694378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.127006                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420836472                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               945308205                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231110197                       # number of integer regfile writes
system.cpu1.ipc                              0.122481                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.122481                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100718      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229527146     25.31%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 444      0.00%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54756906      6.04%     31.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9452888      1.04%     32.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2514018      0.28%     32.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     33.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2909905      0.32%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           365472986     40.31%     73.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             141130      0.02%     73.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      233065097     25.70%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5969093      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             906739707                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              358232284                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670021319                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130085800                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163452026                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  142221891                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.156850                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3841899      2.70%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1650      0.00%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                17854      0.01%      2.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  17      0.00%      2.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             15191003     10.68%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5854      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91644466     64.44%     77.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.00%     77.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31518585     22.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             518      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             690628596                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4595736923                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290273101                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354677499                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461543999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                906739707                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56287518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2561355                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23023                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56862197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3307495582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.274147                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.011155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3004076945     90.83%     90.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           93126098      2.82%     93.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44566213      1.35%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           28098324      0.85%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77527571      2.34%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           44325795      1.34%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7045832      0.21%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3658472      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5070332      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3307495582                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273960                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3056806                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1957731                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127893005                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6654051                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135303248                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71049588                       # number of misc regfile writes
system.cpu1.numCycles                      3309749450                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21778808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2692911710                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344104907                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             134705165                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39101713                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             414672996                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3139970                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673307411                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474254339                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403589595                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 85580814                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1713048                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3392425                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            486215334                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59484688                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156355553                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       516951858                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        293586                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8786                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                252607911                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8762                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3754546921                       # The number of ROB reads
system.cpu1.rob.rob_writes                  934637007                       # The number of ROB writes
system.cpu1.timesIdled                          24058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.821908                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73820560                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73952263                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3280923                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77170406                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             69293                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          73741                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4448                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78059882                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2003                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48471                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3272909                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55294544                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6411688                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154152                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57114348                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405141208                       # Number of instructions committed
system.cpu2.commit.committedOps             405192004                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3298928257                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.122825                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.811211                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3185812141     96.57%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50201858      1.52%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6692913      0.20%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2929957      0.09%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1853052      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2518185      0.08%     98.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     36041429      1.09%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      6467034      0.20%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6411688      0.19%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3298928257                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128349621                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              160323                       # Number of function calls committed.
system.cpu2.commit.int_insts                339438632                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111768656                       # Number of loads committed
system.cpu2.commit.membars                      97895                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97895      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216294241     53.38%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            338      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54331942     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8487696      2.09%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2507713      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2829056      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60313497     14.89%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        135932      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51503630     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5860688      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405192004                       # Class of committed instruction
system.cpu2.commit.refs                     117813747                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405141208                       # Number of Instructions Simulated
system.cpu2.committedOps                    405192004                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.169990                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.169990                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3170552744                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8030                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62431447                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             491748078                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24248934                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 72385899                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3386739                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                20894                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             37550670                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78059882                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9640252                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3294051048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                70166                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571753885                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6789506                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.023583                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10679185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73889853                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.172735                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3308124986                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.172857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.590875                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2924557974     88.41%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296376937      8.96%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12620636      0.38%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64218488      1.94%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2556746      0.08%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   67087      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7095840      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  629364      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1914      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3308124986                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134713464                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               123998026                       # number of floating regfile writes
system.cpu2.idleCycles                        1874832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3366906                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59462399                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.272908                       # Inst execution rate
system.cpu2.iew.exec_refs                   602997109                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6142482                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1626962233                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127804029                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65192                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1500038                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6635486                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461325287                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            596854627                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2800519                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            903325852                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8530362                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            940948456                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3386739                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            960639700                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46380580                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88336                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       120547                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16035373                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       590395                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        120547                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       653843                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2713063                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                366814620                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420005196                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824485                       # average fanout of values written-back
system.cpu2.iew.wb_producers                302433321                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.126890                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420479710                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               944741400                       # number of integer regfile reads
system.cpu2.int_regfile_writes              230957691                       # number of integer regfile writes
system.cpu2.ipc                              0.122399                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.122399                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100508      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229356028     25.31%     25.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 349      0.00%     25.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54701596      6.04%     31.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9421544      1.04%     32.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2512230      0.28%     32.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2898698      0.32%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           365264559     40.31%     73.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             139677      0.02%     73.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      232945134     25.71%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5956672      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             906126371                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              358055214                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          669611897                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    129945851                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163196871                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  142226531                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.156961                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3840595      2.70%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1601      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                17240      0.01%      2.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  26      0.00%      2.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             15248609     10.72%     13.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5656      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91595416     64.40%     77.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   76      0.00%     77.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31516788     22.16%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             524      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             690197180                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4595553706                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290059345                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354382234                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461148098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                906126371                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177189                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56133283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2561344                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23037                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     56805546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3308124986                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.273909                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.010670                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3004857596     90.83%     90.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           93135687      2.82%     93.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44497889      1.35%     94.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           28105039      0.85%     95.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77472249      2.34%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           44317801      1.34%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7032111      0.21%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3643790      0.11%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5062824      0.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3308124986                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.273754                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3041274                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1946221                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127804029                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6635486                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135147519                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              70985303                       # number of misc regfile writes
system.cpu2.numCycles                      3309999818                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    21529320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2693456979                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            343910860                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             134522678                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                38975294                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             414983986                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              3114375                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            672719384                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             473835507                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403257270                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 85672819                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1524973                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3386739                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            486261679                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59346410                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156122937                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       516596447                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        371476                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              9888                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                252295836                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          9858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3754802849                       # The number of ROB reads
system.cpu2.rob.rob_writes                  933817091                       # The number of ROB writes
system.cpu2.timesIdled                          22230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.793690                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73833968                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73986610                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3274433                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77153422                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69614                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          73147                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3533                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78051144                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2177                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48689                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3266127                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55316891                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6409101                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57134036                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405282292                       # Number of instructions committed
system.cpu3.commit.committedOps             405333336                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3299558753                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.122845                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.811279                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3186411836     96.57%     96.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50218802      1.52%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6683710      0.20%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2924542      0.09%     98.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1855190      0.06%     98.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2514927      0.08%     98.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     36079230      1.09%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      6461415      0.20%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6409101      0.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3299558753                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128376622                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              160018                       # Number of function calls committed.
system.cpu3.commit.int_insts                339569931                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111811187                       # Number of loads committed
system.cpu3.commit.membars                      98305                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98305      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216390340     53.39%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            392      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54351170     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8481056      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2503583      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2825851      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60330829     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        136368      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51529047     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5857243      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405333336                       # Class of committed instruction
system.cpu3.commit.refs                     117853487                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405282292                       # Number of Instructions Simulated
system.cpu3.committedOps                    405333336                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.168718                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.168718                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3171294109                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8338                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62467796                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             491830752                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24253317                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 72249262                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3379842                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21487                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             37578987                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78051144                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9655938                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3294705481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                71210                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     571621059                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6776296                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.023576                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10661855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73903582                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.172662                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3308755517                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.172784                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.590654                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2925236736     88.41%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296334065      8.96%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12632040      0.38%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64224611      1.94%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2552873      0.08%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   64234      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7083715      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  625378      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1865      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3308755517                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134766621                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124058173                       # number of floating regfile writes
system.cpu3.idleCycles                        1881436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3361096                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59497580                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.273077                       # Inst execution rate
system.cpu3.iew.exec_refs                   603580725                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6143814                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1625587762                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127845447                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64785                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1494713                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6638511                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461485276                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            597436911                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2796499                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            904058362                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8531866                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            942244994                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3379842                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            961946591                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46411784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88044                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       120818                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16034260                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       596211                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        120818                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       649474                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2711622                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                366879710                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420211639                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824685                       # average fanout of values written-back
system.cpu3.iew.wb_producers                302560324                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.126928                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420688503                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               945495166                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231069029                       # number of integer regfile writes
system.cpu3.ipc                              0.122418                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.122418                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100714      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229471640     25.30%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 399      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54732471      6.04%     31.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9426147      1.04%     32.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2508005      0.28%     32.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2898610      0.32%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           365643651     40.32%     73.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             140122      0.02%     73.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233146521     25.71%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5957429      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             906854861                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              358299057                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670086440                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130006505                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163265862                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  142360898                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.156983                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3844824      2.70%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1615      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                16588      0.01%      2.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  17      0.00%      2.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             15241177     10.71%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5749      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91714807     64.42%     77.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   65      0.00%     77.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31535523     22.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             533      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             690815988                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4597291309                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290205134                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354492154                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461307852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                906854861                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177424                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56151940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2551612                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         23080                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     56742024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3308755517                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.274077                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.011024                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3005300580     90.83%     90.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           93156427      2.82%     93.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44524966      1.35%     94.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           28117534      0.85%     95.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77527801      2.34%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           44374191      1.34%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7032951      0.21%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3652501      0.11%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5068566      0.15%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3308755517                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.273922                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3040245                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1948312                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127845447                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6638511                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135204549                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              70990332                       # number of misc regfile writes
system.cpu3.numCycles                      3310636953                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    20889509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2693350697                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            344031974                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             134572885                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                38981237                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             415677604                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              3102945                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            672898555                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             473966683                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403356964                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 85558900                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1675910                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3379842                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            487144211                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59324990                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156151640                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       516746915                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        340630                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9356                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                252546544                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9334                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3755601060                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934139463                       # The number of ROB writes
system.cpu3.timesIdled                          21610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         88718319                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             11220449                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           380210907                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull          265543485                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9237111                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    275493019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     542467844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14355049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8848321                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    225523932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    189021464                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    445330757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      197869785                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          274772969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3207247                       # Transaction distribution
system.membus.trans_dist::CleanEvict        263769028                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            31526                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6593                       # Transaction distribution
system.membus.trans_dist::ReadExReq            680441                       # Transaction distribution
system.membus.trans_dist::ReadExResp           679121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     274772975                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    817919920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              817919920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17834197568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17834197568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29091                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         275491555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               275491555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           275491555                       # Request fanout histogram
system.membus.respLayer1.occupancy       1406711747296                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             84.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        675306146671                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2376                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1189                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9095285.113541                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12449187.791524                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1189    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     51511500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1189                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1654999314500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  10814294000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9613642                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9613642                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9613642                       # number of overall hits
system.cpu2.icache.overall_hits::total        9613642                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26610                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26610                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26610                       # number of overall misses
system.cpu2.icache.overall_misses::total        26610                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1694593500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1694593500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1694593500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1694593500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9640252                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9640252                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9640252                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9640252                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002760                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002760                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002760                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002760                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63682.581736                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63682.581736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63682.581736                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63682.581736                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24911                       # number of writebacks
system.cpu2.icache.writebacks::total            24911                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1699                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24911                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24911                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24911                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24911                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1570935500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1570935500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1570935500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1570935500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002584                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002584                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002584                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002584                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63061.920437                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63061.920437                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63061.920437                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63061.920437                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24911                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9613642                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9613642                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26610                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1694593500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1694593500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9640252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9640252                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002760                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002760                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63682.581736                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63682.581736                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1699                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1699                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24911                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24911                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1570935500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1570935500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002584                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63061.920437                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63061.920437                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9791067                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24943                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.537666                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19305415                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19305415                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     49297602                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        49297602                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     49297602                       # number of overall hits
system.cpu2.dcache.overall_hits::total       49297602                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     72449384                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      72449384                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     72449384                       # number of overall misses
system.cpu2.dcache.overall_misses::total     72449384                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7844213277773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7844213277773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7844213277773                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7844213277773                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121746986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121746986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121746986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121746986                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.595082                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.595082                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.595082                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.595082                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 108271.635239                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108271.635239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 108271.635239                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108271.635239                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2854299835                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       295505                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         46787714                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3384                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.005328                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.324173                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51424872                       # number of writebacks
system.cpu2.dcache.writebacks::total         51424872                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     21041768                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     21041768                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     21041768                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     21041768                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51407616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51407616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51407616                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51407616                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6221779262231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6221779262231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6221779262231                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6221779262231                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422250                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422250                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422250                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422250                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121028.356231                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121028.356231                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121028.356231                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121028.356231                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51424871                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     44893578                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       44893578                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     70861961                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     70861961                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7735501941500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7735501941500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115755539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115755539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.612169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.612169                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109162.967442                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109162.967442                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     19864006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     19864006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     50997955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     50997955                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6202040864500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6202040864500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440566                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 121613.520866                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121613.520866                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4404024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4404024                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1587423                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1587423                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 108711336273                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 108711336273                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5991447                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5991447                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.264948                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.264948                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68482.903595                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68482.903595                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1177762                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1177762                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       409661                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       409661                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19738397731                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19738397731                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068374                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068374                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 48182.272003                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48182.272003                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5045                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5045                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1340                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     29928500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29928500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.209867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.209867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22334.701493                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22334.701493                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1033                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1033                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     18011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.161785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.161785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17436.108422                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17436.108422                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2280                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2280                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     17402500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17402500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4787                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4787                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.476290                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.476290                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7632.675439                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7632.675439                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2210                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2210                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     15390500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15390500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.461667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.461667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6964.027149                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6964.027149                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1969000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1969000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1771000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1771000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1663                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1663                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46808                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46808                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1896934500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1896934500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48471                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48471                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 40525.860964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 40525.860964                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46807                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46807                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1850121000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1850121000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965670                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 39526.587904                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 39526.587904                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.967213                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          100767658                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51448039                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.958630                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.967213                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295061270                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295061270                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2562                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1282                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8187030.421217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11805696.157438                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     52150500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1282                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1655317835500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10495773000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9629818                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9629818                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9629818                       # number of overall hits
system.cpu3.icache.overall_hits::total        9629818                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26120                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26120                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26120                       # number of overall misses
system.cpu3.icache.overall_misses::total        26120                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1665798499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1665798499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1665798499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1665798499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9655938                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9655938                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9655938                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9655938                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002705                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002705                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002705                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002705                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63774.827680                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63774.827680                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63774.827680                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63774.827680                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24541                       # number of writebacks
system.cpu3.icache.writebacks::total            24541                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1578                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1578                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1578                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1578                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24542                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24542                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1553234499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1553234499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1553234499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1553234499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002542                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002542                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63288.831350                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63288.831350                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63288.831350                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63288.831350                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24541                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9629818                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9629818                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26120                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26120                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1665798499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1665798499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9655938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9655938                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002705                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002705                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63774.827680                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63774.827680                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1578                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1578                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24542                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24542                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1553234499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1553234499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63288.831350                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63288.831350                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.995544                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9823455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24574                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           399.749939                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.995544                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999861                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999861                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19336418                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19336418                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     49291658                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        49291658                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     49291658                       # number of overall hits
system.cpu3.dcache.overall_hits::total       49291658                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     72518425                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      72518425                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     72518425                       # number of overall misses
system.cpu3.dcache.overall_misses::total     72518425                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7844084608170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7844084608170                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7844084608170                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7844084608170                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121810083                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121810083                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121810083                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121810083                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.595340                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.595340                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.595340                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.595340                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 108166.781176                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108166.781176                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 108166.781176                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108166.781176                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2855493935                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       295252                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         46817031                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3470                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.992632                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.087032                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51453856                       # number of writebacks
system.cpu3.dcache.writebacks::total         51453856                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     21080935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     21080935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     21080935                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     21080935                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51437490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51437490                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51437490                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51437490                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6223925325140                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6223925325140                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6223925325140                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6223925325140                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422276                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422276                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422276                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422276                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120999.786831                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120999.786831                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120999.786831                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120999.786831                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51453855                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     44914628                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44914628                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     70906785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     70906785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7731986107500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7731986107500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115821413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115821413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.612208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.612208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109044.375760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109044.375760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     19878614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     19878614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51028171                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51028171                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6203568431500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6203568431500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440576                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121571.443968                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121571.443968                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4377030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4377030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1611640                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1611640                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 112098500670                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 112098500670                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5988670                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5988670                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 69555.546319                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69555.546319                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1202321                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1202321                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       409319                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       409319                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  20356893640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  20356893640                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 49733.566338                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49733.566338                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4868                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4868                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1385                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1385                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38859000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38859000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.221494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.221494                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28057.039711                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28057.039711                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1159                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1159                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     27156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     27156000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.185351                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.185351                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23430.543572                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23430.543572                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2351                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2351                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2126                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     15155000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15155000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4477                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4477                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.474872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.474872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7128.410160                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7128.410160                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2060                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2060                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     13342000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13342000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.460130                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.460130                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6476.699029                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6476.699029                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2418500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2418500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2171500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1789                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1789                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46900                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46900                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1883582000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1883582000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48689                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48689                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.963257                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.963257                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 40161.663113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 40161.663113                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46898                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46898                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1836682000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1836682000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.963216                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.963216                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 39163.333191                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 39163.333191                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.967090                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          100791875                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51477048                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.957996                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.967090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998972                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998972                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295216022                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295216022                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1092                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          546                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11385805.860806                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15533054.700102                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42504500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            546                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1659596958500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6216650000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9704759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9704759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9704759                       # number of overall hits
system.cpu0.icache.overall_hits::total        9704759                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       120036                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        120036                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       120036                       # number of overall misses
system.cpu0.icache.overall_misses::total       120036                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7454430989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7454430989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7454430989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7454430989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9824795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9824795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9824795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9824795                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012218                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012218                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012218                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012218                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62101.627753                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62101.627753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62101.627753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62101.627753                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4462                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              104                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.903846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110919                       # number of writebacks
system.cpu0.icache.writebacks::total           110919                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9103                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9103                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9103                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9103                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110933                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110933                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110933                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110933                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6823107992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6823107992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6823107992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6823107992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011291                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011291                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011291                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011291                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61506.566955                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61506.566955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61506.566955                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61506.566955                       # average overall mshr miss latency
system.cpu0.icache.replacements                110919                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9704759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9704759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       120036                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       120036                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7454430989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7454430989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9824795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9824795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62101.627753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62101.627753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9103                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9103                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110933                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110933                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6823107992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6823107992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011291                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61506.566955                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61506.566955                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999996                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9815916                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110965                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.459568                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999996                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19760523                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19760523                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     49645917                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        49645917                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     49645917                       # number of overall hits
system.cpu0.dcache.overall_hits::total       49645917                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72668812                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72668812                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72668812                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72668812                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7846598259117                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7846598259117                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7846598259117                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7846598259117                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122314729                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122314729                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122314729                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122314729                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.594113                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.594113                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.594113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.594113                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 107977.522174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107977.522174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 107977.522174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107977.522174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2858216790                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       304880                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         46858211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3499                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.997139                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.133467                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51509543                       # number of writebacks
system.cpu0.dcache.writebacks::total         51509543                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     21174946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     21174946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     21174946                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     21174946                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51493866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51493866                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51493866                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51493866                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6229935373437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6229935373437                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6229935373437                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6229935373437                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.420995                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.420995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.420995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.420995                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 120984.028922                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 120984.028922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 120984.028922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 120984.028922                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51509541                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45166823                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45166823                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70938189                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70938189                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7726674115500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7726674115500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116105012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116105012                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.610983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.610983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 108921.220353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108921.220353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19876790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19876790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51061399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51061399                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6207265986500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6207265986500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439786                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 121564.745739                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121564.745739                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4479094                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4479094                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1730623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1730623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 119924143617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 119924143617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6209717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6209717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.278696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.278696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69295.359889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69295.359889                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1298156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1298156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       432467                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       432467                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22669386937                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22669386937                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069644                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069644                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 52418.767067                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52418.767067                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5875                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5875                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          957                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          957                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     46218000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46218000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.140076                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140076                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48294.670846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48294.670846                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          661                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          661                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1637000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.043326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.043326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5530.405405                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5530.405405                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4165                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4165                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1709                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1709                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10006000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.290943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.290943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5854.885898                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5854.885898                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8384000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8384000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.286176                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.286176                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4987.507436                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4987.507436                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       299000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       299000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45879                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45879                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1913014499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1913014499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49386                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.928988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.928988                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41696.952832                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41696.952832                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45879                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45879                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1867135499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1867135499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.928988                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.928988                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40696.952832                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40696.952832                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.983528                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101204097                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51532248                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.963898                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.983528                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999485                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999485                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296285860                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296285860                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               46231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2806913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9759                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2795957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               10864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2804698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2807008                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11292146                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              46231                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2806913                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9759                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2795957                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              10864                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2804698                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10716                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2807008                       # number of overall hits
system.l2.overall_hits::total                11292146                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48700800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48649532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14047                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48620105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48645300                       # number of demand (read+write) misses
system.l2.demand_misses::total              194724009                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64689                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48700800                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15710                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48649532                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14047                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48620105                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13826                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48645300                       # number of overall misses
system.l2.overall_misses::total             194724009                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6142564154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6042942855976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1621993274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6037088816925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1399643268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6035140906724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1386203776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6037056213117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24162779197214                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6142564154                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6042942855976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1621993274                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6037088816925                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1399643268                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6035140906724                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1386203776                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6037056213117                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24162779197214                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51507713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51445489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51424803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51452308                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206016155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51507713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51445489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51424803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51452308                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206016155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.583204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.945505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.945652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.563887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.945460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.563361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.945444                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.945188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.583204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.945505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.945652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.563887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.945460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.563361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.945444                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.945188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94955.311629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124083.030586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103245.911776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124093.461309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99640.013384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124128.504180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100260.652105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124103.586844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124087.313739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94955.311629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124083.030586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103245.911776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124093.461309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99640.013384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124128.504180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100260.652105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124103.586844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124087.313739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          534288172                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  58650865                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.109638                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  80025013                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3207247                       # number of writebacks
system.l2.writebacks::total                   3207247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         609504                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         610172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         593205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         593526                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2414895                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        609504                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        610172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        593205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        593526                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2414895                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48091296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48039360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48026900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48051774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         192309114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48091296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48039360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48026900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48051774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     86099564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        278408678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5458333172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5520322761968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1297895786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5514912518825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1072958283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5513916769443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1103415794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5515976029666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 22074060682937                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5458333172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5520322761968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1297895786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5514912518825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1072958283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5513916769443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1103415794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5515976029666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8778909039406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 30852969722343                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.576965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.933672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.512191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.933791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.453976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.933925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.465854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.933909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.576965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.933672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.512191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.933791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.453976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.933925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.465854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.933909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.351392                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85290.453803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114788.396677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99493.735991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114799.874911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94876.495092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 114808.925195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96511.483775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114792.349387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114784.266974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85290.453803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114788.396677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99493.735991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114799.874911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94876.495092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 114808.925195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96511.483775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114792.349387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101962.293786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110818.994379                       # average overall mshr miss latency
system.l2.replacements                      461772369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4122925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4122925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4122925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4122925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189757123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189757123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189757123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189757123                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     86099564                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       86099564                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8778909039406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8778909039406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101962.293786                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101962.293786                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             410                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             914                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             623                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             732                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2679                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2497                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9168                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17646465                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     18099957                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     16916965                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     18995462                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     71658849                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2591                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2808                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11847                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.841760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.716061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.778134                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.773304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.773867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8090.997249                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7852.475922                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7742.318078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7607.313576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7816.192081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           46                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           42                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           43                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           43                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2263                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2454                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8994                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     45864965                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     47441474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     45741968                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     51372463                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    190420870                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.824006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703013                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.762821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.759988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.759180                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21482.419204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20963.974370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21354.793651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20934.174002                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21171.989104                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           278                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           185                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                593                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          262                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              705                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       784496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       423000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1059997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1211499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3478992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          439                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          380                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          365                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.366743                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.689474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.493151                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.543143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7691.137255                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2627.329193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4045.790076                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  6730.550000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4934.740426                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          158                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          258                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          171                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          685                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2213998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3379498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5726992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4118495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15438983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.859649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.359909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.678947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.468493                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.527735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22591.816327                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21389.227848                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22197.643411                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 24084.766082                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22538.661314                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           242002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           238398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           241266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           239899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                961565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         218750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         200176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         198028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         197797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              814751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  19732634884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  17630399438                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  16917375483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  17517573857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   71797983662                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       460752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       438574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       439294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       437696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1776316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.474767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.456425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.450787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.451905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90206.330898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88074.491637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 85429.209420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 88563.395082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88122.608824                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37596                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35837                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        31112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        31695                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           136240                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       181154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       164339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       166916                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       166102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         678511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15255251296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13485822344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13025668804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13611688248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55378430692                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.393170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.374712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.379964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.379492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84211.506762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82060.997962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 78037.269069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 81947.768528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81617.587175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         46231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         10864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              77570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           108272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6142564154                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1621993274                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1399643268                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1386203776                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10550404472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.583204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.563887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.563361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.582602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94955.311629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103245.911776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99640.013384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100260.652105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97443.516994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          692                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2665                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2738                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2393                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8488                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63997                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5458333172                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1297895786                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1072958283                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1103415794                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8932603035                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.576965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.512191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.453976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.465854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.536929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85290.453803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99493.735991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94876.495092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96511.483775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89519.392237                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2564911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2557559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2563432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2567109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10253011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48482050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48449356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48422077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48447503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       193800986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6023210221092                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6019458417487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6018223531241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6019538639260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 24080430809080                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51046961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51006915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     50985509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51014612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204053997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.949754                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.949859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.949722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.949679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124235.881550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124242.279247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124286.769674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124248.687064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124253.396776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       571908                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       574335                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       562093                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       561831                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2270167                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47910142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     47875021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     47859984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     47885672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    191530819                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5505067510672                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5501426696481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5500891100639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5502364341418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 22009749649210                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.938550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.938599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.938698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.938666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.938628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114904.011570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114912.256571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114937.169654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114906.278049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114914.924732                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              24                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        86998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        87000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data        95999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       269997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            79                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.357143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.176471                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.318182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.346154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.303797                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17399.600000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 12428.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10666.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11249.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        61500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        61500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       127500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       161000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       411500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.214286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.176471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.307692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.253165                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        21250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20575                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   480630342                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 461772492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.040838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.675752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.034963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.327284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.306297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.304714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.309342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.028779                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.098864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.098536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.098511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.098583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.187950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3661066620                       # Number of tag accesses
system.l2.tags.data_accesses               3661066620                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4095872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3077884032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        834944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3074546240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        723840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3073747328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        731776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3075345408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5321024512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        17628933952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4095872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       834944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       723840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       731776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6386432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    205263808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       205263808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48091938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48039785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48027302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48052272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     83141008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           275452093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3207247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3207247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2458782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1847676124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           501223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1845672424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           434526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1845192831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           439290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1846152170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3194249636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10582777006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2458782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       501223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       434526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       439290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3833821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123221354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123221354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123221354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2458782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1847676124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          501223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1845672424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          434526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1845192831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          439290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1846152170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3194249636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10705998360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1600941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47690026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  47637066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  47619201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  47649334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  82618753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001332765250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       100019                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       100019                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           277805396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1515560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   275452096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3207247                       # Number of write requests accepted
system.mem_ctrls.readBursts                 275452096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3207247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2137927                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1606306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          21368828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21992392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          20348585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          17771441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16580723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12595872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12544726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11672008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          15290829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10806565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9216574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9204435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         22230106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25323876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         23947555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22419654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            110896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            122877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            122866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            95787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           107327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88405                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      44.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 15021914474640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1366570845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            20146555143390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54962.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73712.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                211838654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1442649                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             275452096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3207247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  151944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  187692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  223064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  242353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  265463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  272038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  281651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  467041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4449375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               56271848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              116715264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               60889667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               13587955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8888453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5522652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2920879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1190162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 440446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 242003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  43423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  38755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  34910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  31525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  29120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  57744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  58386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  57162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  55959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  54722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  53219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  51740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  50220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  48780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  47518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  46174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  45060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  43945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  42711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  41496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  40334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     61633820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.469396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.521095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.916644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21477642     34.85%     34.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     17832083     28.93%     63.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6892792     11.18%     74.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3628871      5.89%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2259415      3.67%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1571637      2.55%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1185294      1.92%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       925877      1.50%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5860209      9.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     61633820                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       100019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2732.624111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    472.742746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3827.913271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        53936     53.93%     53.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         6393      6.39%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         5592      5.59%     65.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         6688      6.69%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         5033      5.03%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         4455      4.45%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         4453      4.45%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         3424      3.42%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         2681      2.68%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1878      1.88%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1415      1.41%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287         1025      1.02%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          776      0.78%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          583      0.58%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          442      0.44%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          348      0.35%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          274      0.27%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          200      0.20%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          140      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          110      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           70      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           42      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           35      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575           16      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        100019                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       100019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.126788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99713     99.69%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              145      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        100019                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            17492106816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               136827328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102460928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             17628934144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            205263808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                     10500.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10582.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        82.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    82.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1665813676500                       # Total gap between requests
system.mem_ctrls.avgGap                       5977.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4095936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3052161664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       834944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3048772224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       723840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3047628864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       731776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3049557376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5287600192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102460928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2458820.109945091885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1832234800.115693807602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 501222.943395110371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1830200094.682441949844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 434526.405779449502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1829513727.375699996948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 439290.444180568156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1830671427.126836299896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3174184773.746252059937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61508038.760868370533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48091938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48039785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48027302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48052272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     83141010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3207247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2786858633                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3504150014405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    746090187                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3500964406651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    594057552                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3500543617504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    619482902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3501513660826                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6134636954730                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 72046269709732                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43545.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72863.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57189.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72876.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52524.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     72886.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54179.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72868.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73785.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22463586.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         227730771240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         121041779265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        988458701160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3998958480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     131497925520.000092                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     755974727640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3062128800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2231764992105.001465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1339.744723                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2058015748                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55625180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1608130412752                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         212334689280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         112858567635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        963004444080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4358010960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     131497925520.000092                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     756005775540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3035983200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2183095396215.001221                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1310.528012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1975510520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55625180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1608212917980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2418                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9040899.173554                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11870932.105418                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1210    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     52017000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1654874120500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10939488000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9705925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9705925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9705925                       # number of overall hits
system.cpu1.icache.overall_hits::total        9705925                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26921                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26921                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26921                       # number of overall misses
system.cpu1.icache.overall_misses::total        26921                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1892103500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1892103500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1892103500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1892103500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9732846                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9732846                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9732846                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9732846                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002766                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002766                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002766                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002766                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70283.551874                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70283.551874                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70283.551874                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70283.551874                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25469                       # number of writebacks
system.cpu1.icache.writebacks::total            25469                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1452                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1452                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1452                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1452                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25469                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25469                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25469                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1781009000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1781009000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1781009000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1781009000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002617                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002617                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69928.501315                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69928.501315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69928.501315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69928.501315                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25469                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9705925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9705925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26921                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26921                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1892103500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1892103500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9732846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9732846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70283.551874                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70283.551874                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1452                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1452                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25469                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1781009000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1781009000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69928.501315                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69928.501315                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9888552                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25501                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           387.771146                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19491161                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19491161                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     49290900                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        49290900                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     49290900                       # number of overall hits
system.cpu1.dcache.overall_hits::total       49290900                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72552195                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72552195                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72552195                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72552195                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7841788303711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7841788303711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7841788303711                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7841788303711                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121843095                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121843095                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121843095                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121843095                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.595456                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.595456                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.595456                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.595456                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108084.783702                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108084.783702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108084.783702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108084.783702                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2855573793                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       305766                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         46814837                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3442                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.997196                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.833818                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51445107                       # number of writebacks
system.cpu1.dcache.writebacks::total         51445107                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     21124343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     21124343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     21124343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     21124343                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51427852                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51427852                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51427852                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51427852                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6223726168129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6223726168129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6223726168129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6223726168129                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422083                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121018.590629                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121018.590629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121018.590629                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121018.590629                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51445106                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     44929006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       44929006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     70913290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     70913290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7728437678000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7728437678000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115842296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115842296                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.612154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.612154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108984.333938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108984.333938                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     19894421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     19894421                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51018869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51018869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6203283980000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6203283980000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 121588.034027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121588.034027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4361894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4361894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1638905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1638905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 113350625711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 113350625711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6000799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6000799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.273114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.273114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69162.413752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69162.413752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1229922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1229922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       408983                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       408983                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20442188129                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20442188129                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49982.977603                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49982.977603                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4551                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4551                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1423                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1423                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     62157500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62157500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.238199                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.238199                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43680.604357                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43680.604357                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          293                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1130                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1130                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     36154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     36154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.189153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.189153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31995.132743                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31995.132743                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2022                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2022                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14744000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.457052                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.457052                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7291.790307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7291.790307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1955                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1955                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13004000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13004000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441908                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441908                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6651.662404                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6651.662404                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2123500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2123500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1908500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1908500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1911                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1911                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1899504500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1899504500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48728                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48728                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960782                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960782                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40572.964949                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40572.964949                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1852687500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1852687500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960762                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960762                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39573.810236                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39573.810236                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.968397                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          100780784                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51468268                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.958115                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.968397                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295272682                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295272682                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1665813608500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204291153                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7330172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201896240                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       458565122                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        123644153                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33729                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7187                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40916                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1819395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1819395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204105301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           79                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           79                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       332772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154562025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        76407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154372500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154310966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154397826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618200854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14197632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6593103616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3260032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6584998144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3188608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6582379072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3141312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6585994880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26370263296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       585539455                       # Total snoops (count)
system.tol2bus.snoopTraffic                 211354176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        803996854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              593002836     73.76%     73.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1              200033933     24.88%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9102761      1.13%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1533559      0.19%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 323765      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          803996854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       444890174161                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77373503717                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38739060                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77417748018                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38028525                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77499385438                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         166870517                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77404449121                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39561559                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            69052                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
