// Seed: 4075764082
module module_0 #(
    parameter id_1 = 32'd81,
    parameter id_2 = 32'd5
);
  wire  _id_1;
  int   _id_2;
  logic id_3  [id_1  ==  id_2 : -1];
  wire  id_4;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_17;
  ;
endmodule
