make[3]: Nothing to be done for `bdw_work/wrappers/dut_wrap.h'.
make --no-print-directory -f Makefile -j1 CWBExec_hls=1 hls_dut_BASIC
make[4]: `bdw_work/modules/dut/BASIC/dut_rtl.cc' is up to date.
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/bin/bdw_shell /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_siminfo.tcl project.tcl BASIC_V
Generating dependencies for tb.cc
Generating dependencies for main.cc
make[4]: Nothing to be done for `bdw_work/wrappers/dut_wrap.h'.
make[4]: `bdw_work/modules/dut/BASIC/dut_rtl.v' is up to date.
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -TP -o bdw_work/sims/BASIC_V/main.o -I./ -Ibdw_work/wrappers    -DBDW_RTL_dut_BASIC  -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 main.cc
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -TP -o bdw_work/sims/BASIC_V/tb.o -I./ -Ibdw_work/wrappers    -DBDW_RTL_dut_BASIC  -c -g -DCLOCK_PERIOD=5.0    -fPIC  -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/include -I/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/include  -DBDW_HUB=1    -DBDW_USE_SCV=0 tb.cc
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/gcc/6.3/bin/g++ -shared -Wl,-Bsymbolic  \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/lib/64bit \
        -Wl,-rpath,/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/lib-linux64 \
        -Wl,--enable-new-dtags \
	-o bdw_work/sims/BASIC_V/sim_BASIC_V.so \
	bdw_work/modules/dut/BASIC/dut.o bdw_work/sims/BASIC_V/main.o bdw_work/sims/BASIC_V/system.o bdw_work/sims/BASIC_V/tb.o  \
	 \
	 \
        bdw_work/libesc/libesc.a \
	 \
	-L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/lib/64bit -L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit  -L /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/systemc/2.3.3/lib-linux64 -lscv -lsystemc  -lbdw_st   \
	-lm -lcrypt -ldl \
	2>&1 | perl /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/hub_link_filter.pl
make --no-print-directory -f Makefile xcelium

BDW_SIM_CONFIG_DIR=bdw_work/sims/BASIC_V \
bdw_exec -jobproject project.tcl -job sim.BASIC_V.s \
/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/bin/hub_ncverilog \
	-f bdw_work/sims/BASIC_V/siminfo \
+libext+.v   +define+ioConfig +define+BDW_RTL_dut_BASIC \
	+nowarn+LIBNOU  +hubSetOption+libdef=bdw_work/sims/BASIC_V/sim_BASIC_V.so +hubSetOption+bdr=bdw_work/sims/BASIC_V/sim.bdr \
	-l bdw_work/sims/BASIC_V/bdw_sim_verilog.log \
	2>&1 | tee bdw_work/sims/BASIC_V/bdw_sim.log
TOOL:	xrun(64)	22.03-s003: Started on May 26, 2023 at 14:54:57 CST
xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run

        SystemC 2.3.3-Accellera --- Jun 11 2021 12:51:14
        Copyright (c) 1996-2018 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
Latency for sample 0 is 7
Latency for sample 1 is 7
Latency for sample 2 is 7
Latency for sample 3 is 7
Latency for sample 4 is 7
Latency for sample 5 is 7
Latency for sample 6 is 7
Latency for sample 7 is 7
Latency for sample 8 is 7
Latency for sample 9 is 7
Average latency 7.
Simulated time == 25615 ns
Simulation stopped via $stop(1) at time 25615100 PS + 0
./bdw_work/sims/top_BASIC_V.v:67 		#100 $stop;
xcelium> quit
TOOL:	xrun(64)	22.03-s003: Exiting on May 26, 2023 at 14:54:58 CST  (total: 00:00:01)
BDW_SIM_CONFIG_DIR=bdw_work/sims/BASIC_V make cmp_result 2>&1 | tee -a bdw_work/sims/BASIC_V/bdw_sim.log
****************************************
Fri May 26 14:54:59 CST 2023
Performing Simulation Results Comparison
for BASIC_V Simulation...
  BASIC_V: SIMULATION PASSED
****************************************
