Analysis & Synthesis report for controle_incendio
Wed Jun 12 05:29:53 2019
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jun 12 05:29:53 2019          ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; controle_incendio                          ;
; Top-level Entity Name              ; controle_incendio                          ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C6        ;                    ;
; Top-level entity name                                                      ; controle_incendio  ; controle_incendio  ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jun 12 05:29:49 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controle_incendio -c controle_incendio
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 20 design units, including 10 entities, in source file altfp_convert0.vhd
    Info (12022): Found design unit 1: altfp_convert0_altbarrel_shift_7rf-RTL
    Info (12022): Found design unit 2: altfp_convert0_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: altfp_convert0_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: altfp_convert0_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: altfp_convert0_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: altfp_convert0_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: altfp_convert0_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: altfp_convert0_altpriority_encoder_rb6-RTL
    Info (12022): Found design unit 9: altfp_convert0_altfp_convert_tsm-RTL
    Info (12022): Found design unit 10: altfp_convert0-RTL
    Info (12023): Found entity 1: altfp_convert0_altbarrel_shift_7rf
    Info (12023): Found entity 2: altfp_convert0_altpriority_encoder_3v7
    Info (12023): Found entity 3: altfp_convert0_altpriority_encoder_3e8
    Info (12023): Found entity 4: altfp_convert0_altpriority_encoder_6v7
    Info (12023): Found entity 5: altfp_convert0_altpriority_encoder_6e8
    Info (12023): Found entity 6: altfp_convert0_altpriority_encoder_bv7
    Info (12023): Found entity 7: altfp_convert0_altpriority_encoder_be8
    Info (12023): Found entity 8: altfp_convert0_altpriority_encoder_rb6
    Info (12023): Found entity 9: altfp_convert0_altfp_convert_tsm
    Info (12023): Found entity 10: altfp_convert0
Info (12021): Found 20 design units, including 10 entities, in source file conversor.vhd
    Info (12022): Found design unit 1: conversor_altbarrel_shift_6rf-RTL
    Info (12022): Found design unit 2: conversor_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 3: conversor_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: conversor_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 5: conversor_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 6: conversor_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 7: conversor_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 8: conversor_altpriority_encoder_rb6-RTL
    Info (12022): Found design unit 9: conversor_altfp_convert_rsm-RTL
    Info (12022): Found design unit 10: conversor-RTL
    Info (12023): Found entity 1: conversor_altbarrel_shift_6rf
    Info (12023): Found entity 2: conversor_altpriority_encoder_3v7
    Info (12023): Found entity 3: conversor_altpriority_encoder_3e8
    Info (12023): Found entity 4: conversor_altpriority_encoder_6v7
    Info (12023): Found entity 5: conversor_altpriority_encoder_6e8
    Info (12023): Found entity 6: conversor_altpriority_encoder_bv7
    Info (12023): Found entity 7: conversor_altpriority_encoder_be8
    Info (12023): Found entity 8: conversor_altpriority_encoder_rb6
    Info (12023): Found entity 9: conversor_altfp_convert_rsm
    Info (12023): Found entity 10: conversor
Info (12021): Found 2 design units, including 1 entities, in source file comparadorpwm.vhd
    Info (12022): Found design unit 1: comparadorpwm-SYN
    Info (12023): Found entity 1: comparadorPWM
Info (12021): Found 2 design units, including 1 entities, in source file contadorpwm.vhd
    Info (12022): Found design unit 1: contadorpwm-SYN
    Info (12023): Found entity 1: contadorPWM
Info (12021): Found 1 design units, including 1 entities, in source file controle_incendio.bdf
    Info (12023): Found entity 1: controle_incendio
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file comparador2pwm.vhd
    Info (12022): Found design unit 1: comparador2pwm-SYN
    Info (12023): Found entity 1: comparador2PWM
Info (12021): Found 4 design units, including 2 entities, in source file comptempbaixa.vhd
    Info (12022): Found design unit 1: compTempBaixa_altfp_compare_o3b-RTL
    Info (12022): Found design unit 2: comptempbaixa-RTL
    Info (12023): Found entity 1: compTempBaixa_altfp_compare_o3b
    Info (12023): Found entity 2: compTempBaixa
Info (12021): Found 4 design units, including 2 entities, in source file tempbaixa.vhd
    Info (12022): Found design unit 1: tempBaixa_lpm_constant_v1b-RTL
    Info (12022): Found design unit 2: tempbaixa-RTL
    Info (12023): Found entity 1: tempBaixa_lpm_constant_v1b
    Info (12023): Found entity 2: tempBaixa
Info (12021): Found 4 design units, including 2 entities, in source file comptempmedia.vhd
    Info (12022): Found design unit 1: compTempMedia_altfp_compare_o6b-RTL
    Info (12022): Found design unit 2: comptempmedia-RTL
    Info (12023): Found entity 1: compTempMedia_altfp_compare_o6b
    Info (12023): Found entity 2: compTempMedia
Info (12021): Found 4 design units, including 2 entities, in source file comptempmedia2.vhd
    Info (12022): Found design unit 1: compTempMedia2_altfp_compare_o3b-RTL
    Info (12022): Found design unit 2: comptempmedia2-RTL
    Info (12023): Found entity 1: compTempMedia2_altfp_compare_o3b
    Info (12023): Found entity 2: compTempMedia2
Info (12021): Found 4 design units, including 2 entities, in source file comptempalta.vhd
    Info (12022): Found design unit 1: compTempAlta_altfp_compare_o6b-RTL
    Info (12022): Found design unit 2: comptempalta-RTL
    Info (12023): Found entity 1: compTempAlta_altfp_compare_o6b
    Info (12023): Found entity 2: compTempAlta
Info (12021): Found 4 design units, including 2 entities, in source file tempmedia.vhd
    Info (12022): Found design unit 1: tempMedia_lpm_constant_m29-RTL
    Info (12022): Found design unit 2: tempmedia-RTL
    Info (12023): Found entity 1: tempMedia_lpm_constant_m29
    Info (12023): Found entity 2: tempMedia
Info (12127): Elaborating entity "controle_incendio" for the top level hierarchy
Error (275024): Width mismatch in port "dataa[9..0]" of instance "inst5" and type conversor -- source is ""gnd,ADC[9..0]""
Error (275024): Width mismatch in port "dataa[31..0]" of instance "inst6" and type comparadorPWM -- source is ""ADC_out""
Error (275024): Width mismatch in port "dataa[31..0]" of instance "inst11" and type compTempBaixa -- source is ""ADC_out""
Error (275024): Width mismatch in port "datab[31..0]" of instance "inst13" and type compTempMedia -- source is ""ADC_out""
Error (275024): Width mismatch in port "dataa[31..0]" of instance "inst14" and type compTempMedia2 -- source is ""ADC_out""
Error (275024): Width mismatch in port "datab[31..0]" of instance "inst15" and type compTempAlta -- source is ""ADC_out""
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (275023): Width mismatch in ADC_out -- source is ""result[31..0]" (ID conversor:inst5)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 13 errors, 1 warning
    Error: Peak virtual memory: 364 megabytes
    Error: Processing ended: Wed Jun 12 05:29:53 2019
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:05


