<def f='llvm/llvm/include/llvm/CodeGen/MachinePostDominators.h' l='60' ll='62' type='bool llvm::MachinePostDominatorTree::dominates(const llvm::MachineBasicBlock * A, const llvm::MachineBasicBlock * B) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='776' u='c' c='_ZN12_GLOBAL__N_121MachineBlockPlacement21isProfitableToTailDupEPKN4llvm17MachineBasicBlockES4_NS1_17BranchProbabilityERKNS_10BlockChainEPKNS1_14SmallSetVectorIS4_Lj16EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='1168' u='c' c='_ZN12_GLOBAL__N_121MachineBlockPlacement24precomputeTriangleChainsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='526' u='c' c='_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='377' u='c' c='_ZN12_GLOBAL__N_110ShrinkWrap23updateSaveRestorePointsERN4llvm17MachineBasicBlockEPNS1_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='173' u='c' c='_ZN12_GLOBAL__N_119PhiIncomingAnalysis7analyzeERN4llvm17MachineBasicBlockENS1_8ArrayRefIPS2_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='354' u='c' c='_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_110LoopFinder12advanceLevelEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='488' u='c' c='_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='492' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing18validateCandidatesERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='750' u='c' c='_ZN12_GLOBAL__N_119PPCBranchCoalescing20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
