// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L3_out_serialize_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout,
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n,
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read,
        D_address0,
        D_ce0,
        D_we0,
        D_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout;
input   fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n;
output   fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read;
output  [11:0] D_address0;
output   D_ce0;
output   D_we0;
output  [127:0] D_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read;
reg D_ce0;
reg D_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln878_65_fu_108_p2;
wire   [10:0] i_V_1_fu_90_p2;
reg   [10:0] i_V_1_reg_144;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_fu_102_p2;
reg    ap_block_state3;
reg   [10:0] i_V_reg_67;
reg    ap_block_state1;
reg   [2:0] p_V_reg_79;
wire   [0:0] icmp_ln878_fu_96_p2;
wire   [63:0] zext_ln534_fu_133_p1;
reg   [127:0] p_Repl2_s_fu_44;
wire   [0:0] icmp_ln12251_fu_118_p2;
wire   [1:0] trunc_ln12251_fu_114_p1;
reg   [2:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln878_fu_96_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_V_reg_67 <= i_V_1_reg_144;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_V_reg_67 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_V_reg_79 <= add_ln691_fu_102_p2;
    end else if (((icmp_ln878_fu_96_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_V_reg_79 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_1_reg_144 <= i_V_1_fu_90_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln12251_fu_118_p2 == 1'd1) & (icmp_ln878_65_fu_108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Repl2_s_fu_44 <= fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_96_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_96_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_65_fu_108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n = fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln878_fu_96_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0)) & (icmp_ln878_65_fu_108_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D_address0 = zext_ln534_fu_133_p1;

assign D_d0 = p_Repl2_s_fu_44;

assign add_ln691_fu_102_p2 = (p_V_reg_79 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln878_65_fu_108_p2 == 1'd0) & (fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n == 1'b0));
end

assign i_V_1_fu_90_p2 = (i_V_reg_67 + 11'd1);

assign icmp_ln12251_fu_118_p2 = ((trunc_ln12251_fu_114_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_65_fu_108_p2 = ((p_V_reg_79 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_96_p2 = ((i_V_reg_67 == 11'd1024) ? 1'b1 : 1'b0);

assign trunc_ln12251_fu_114_p1 = p_V_reg_79[1:0];

assign zext_ln534_fu_133_p1 = i_V_reg_67;

endmodule //top_D_drain_IO_L3_out_serialize_x0
