

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Mon Dec  4 06:35:55 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sigma_example
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  100035004|  100035004|  100035005|  100035005|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      10000|      10000|         1|          1|          1|  10000|    yes   |
        |- Loop 2  |  100015000|  100015000|     20003|          -|          -|   5000|    no    |
        | + odd    |      10000|      10000|         2|          2|          1|   5000|    yes   |
        | + even   |       9998|       9998|         2|          2|          1|   4999|    yes   |
        |- Loop 3  |      10000|      10000|         2|          1|          1|  10000|    yes   |
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    146|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       54|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    253|
|Register         |        -|      -|     141|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       54|      0|     141|    399|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       19|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |valIn_data_V_U  |doGain_valIn_data_V  |       32|  0|   0|  10000|   32|     1|       320000|
    |valIn_dest_V_U  |doGain_valIn_dest_V  |        6|  0|   0|  10000|    6|     1|        60000|
    |valIn_id_V_U    |doGain_valIn_id_V    |        5|  0|   0|  10000|    5|     1|        50000|
    |valIn_keep_V_U  |doGain_valIn_keep_V  |        4|  0|   0|  10000|    4|     1|        40000|
    |valIn_strb_V_U  |doGain_valIn_keep_V  |        4|  0|   0|  10000|    4|     1|        40000|
    |valIn_last_V_U  |doGain_valIn_last_V  |        1|  0|   0|  10000|    1|     1|        10000|
    |valIn_user_V_U  |doGain_valIn_user_V  |        2|  0|   0|  10000|    2|     1|        20000|
    +----------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total           |                     |       54|  0|   0|  70000|   54|     7|       540000|
    +----------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_477_p2        |     +    |      0|  0|  14|          14|           2|
    |i_3_1_fu_511_p2      |     +    |      0|  0|  14|          14|           2|
    |idx_1_fu_391_p2      |     +    |      0|  0|  14|          14|           1|
    |idx_2_fu_529_p2      |     +    |      0|  0|  14|          14|           1|
    |stage_1_fu_517_p2    |     +    |      0|  0|  14|          14|           2|
    |tmp_10_1_fu_494_p2   |     +    |      0|  0|  14|          14|           2|
    |tmp_10_fu_460_p2     |     +    |      0|  0|  14|          14|           2|
    |ap_sig_bdd_70        |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_385_p2  |   icmp   |      0|  0|   5|          14|          14|
    |exitcond2_fu_443_p2  |   icmp   |      0|  0|   5|          14|          14|
    |exitcond_fu_523_p2   |   icmp   |      0|  0|   5|          14|          14|
    |tmp_12_1_fu_505_p2   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_471_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_449_p2      |   icmp   |      0|  0|   5|          14|          14|
    |tmp_9_1_fu_483_p2    |   icmp   |      0|  0|   5|          14|          14|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 146|         233|         147|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   6|         12|    1|         12|
    |ap_sig_ioackin_outStream_TREADY  |   1|          2|    1|          2|
    |i_1_reg_350                      |  14|          2|   14|         28|
    |i_s_reg_362                      |  14|          2|   14|         28|
    |idx2_reg_374                     |  14|          2|   14|         28|
    |idx_reg_327                      |  14|          2|   14|         28|
    |stage1_reg_338                   |  14|          2|   14|         28|
    |valIn_data_V_address0            |  14|          6|   14|         84|
    |valIn_data_V_address1            |  14|          6|   14|         84|
    |valIn_data_V_d0                  |  32|          4|   32|        128|
    |valIn_data_V_d1                  |  32|          3|   32|         96|
    |valIn_dest_V_address0            |  14|          3|   14|         42|
    |valIn_id_V_address0              |  14|          3|   14|         42|
    |valIn_keep_V_address0            |  14|          3|   14|         42|
    |valIn_last_V_address0            |  14|          3|   14|         42|
    |valIn_strb_V_address0            |  14|          3|   14|         42|
    |valIn_user_V_address0            |  14|          3|   14|         42|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 253|         61|  248|        798|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_reg_ioackin_outStream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1            |   1|   0|    1|          0|
    |exitcond_reg_607                 |   1|   0|    1|          0|
    |i_1_reg_350                      |  14|   0|   14|          0|
    |i_s_reg_362                      |  14|   0|   14|          0|
    |idx2_reg_374                     |  14|   0|   14|          0|
    |idx_reg_327                      |  14|   0|   14|          0|
    |stage1_reg_338                   |  14|   0|   14|          0|
    |valIn_data_V_addr_2_reg_561      |  14|   0|   14|          0|
    |valIn_data_V_addr_3_reg_567      |  14|   0|   14|          0|
    |valIn_data_V_addr_4_reg_584      |  14|   0|   14|          0|
    |valIn_data_V_addr_5_reg_589      |  14|   0|   14|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 141|   0|  141|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_start          |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_done           | out |    1| ap_ctrl_hs |       doGain       | return value |
|ap_idle           | out |    1| ap_ctrl_hs |       doGain       | return value |
|ap_ready          | out |    1| ap_ctrl_hs |       doGain       | return value |
|inStream_TDATA    |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID   |  in |    1|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TREADY   | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST    |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP    |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB    |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER    |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST    |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID      |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA   | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID  | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY  |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST   | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP   | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB   | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER   | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST   | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID     | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 4
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 2, D = 2, States = { 4 5 }
  Pipeline-2: II = 2, D = 2, States = { 7 8 }
  Pipeline-3: II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	10  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	6  / (!tmp_8)
	5  / (tmp_8)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	9  / (!tmp_9_1)
	8  / (tmp_9_1)
8 --> 
	7  / true
9 --> 
	3  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_13 [1/1] 0.00ns
.preheader37.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_14 [1/1] 0.00ns
.preheader37.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !11

ST_1: stg_15 [1/1] 0.00ns
.preheader37.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !15

ST_1: stg_16 [1/1] 0.00ns
.preheader37.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_17 [1/1] 0.00ns
.preheader37.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_18 [1/1] 0.00ns
.preheader37.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_19 [1/1] 0.00ns
.preheader37.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_20 [1/1] 0.00ns
.preheader37.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !35

ST_1: stg_21 [1/1] 0.00ns
.preheader37.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !39

ST_1: stg_22 [1/1] 0.00ns
.preheader37.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !43

ST_1: stg_23 [1/1] 0.00ns
.preheader37.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !47

ST_1: stg_24 [1/1] 0.00ns
.preheader37.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !51

ST_1: stg_25 [1/1] 0.00ns
.preheader37.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !55

ST_1: stg_26 [1/1] 0.00ns
.preheader37.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !59

ST_1: stg_27 [1/1] 0.00ns
.preheader37.preheader:14  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @doGain_str) nounwind

ST_1: valIn_data_V [1/1] 2.71ns
.preheader37.preheader:15  %valIn_data_V = alloca [10000 x i32], align 4

ST_1: valIn_keep_V [1/1] 2.71ns
.preheader37.preheader:16  %valIn_keep_V = alloca [10000 x i4], align 1

ST_1: valIn_strb_V [1/1] 2.71ns
.preheader37.preheader:17  %valIn_strb_V = alloca [10000 x i4], align 1

ST_1: valIn_user_V [1/1] 2.71ns
.preheader37.preheader:18  %valIn_user_V = alloca [10000 x i2], align 1

ST_1: valIn_last_V [1/1] 2.71ns
.preheader37.preheader:19  %valIn_last_V = alloca [10000 x i1], align 1

ST_1: valIn_id_V [1/1] 2.71ns
.preheader37.preheader:20  %valIn_id_V = alloca [10000 x i5], align 1

ST_1: valIn_dest_V [1/1] 2.71ns
.preheader37.preheader:21  %valIn_dest_V = alloca [10000 x i6], align 1

ST_1: stg_35 [1/1] 0.00ns
.preheader37.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
.preheader37.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 1.57ns
.preheader37.preheader:24  br label %.preheader37


 <State 2>: 3.78ns
ST_2: idx [1/1] 0.00ns
.preheader37:0  %idx = phi i14 [ %idx_1, %0 ], [ 0, %.preheader37.preheader ]

ST_2: exitcond1 [1/1] 2.21ns
.preheader37:1  %exitcond1 = icmp eq i14 %idx, -6384

ST_2: idx_1 [1/1] 1.96ns
.preheader37:2  %idx_1 = add i14 %idx, 1

ST_2: stg_41 [1/1] 1.57ns
.preheader37:3  br i1 %exitcond1, label %.preheader36.0, label %0

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_2: stg_44 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i14 %idx to i64

ST_2: empty_3 [1/1] 0.00ns
:4  %empty_3 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 0

ST_2: tmp_keep_V [1/1] 0.00ns
:6  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 1

ST_2: tmp_strb_V [1/1] 0.00ns
:7  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 2

ST_2: tmp_user_V [1/1] 0.00ns
:8  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 3

ST_2: tmp_last_V [1/1] 0.00ns
:9  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 4

ST_2: tmp_id_V [1/1] 0.00ns
:10  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 5

ST_2: tmp_dest_V [1/1] 0.00ns
:11  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_3, 6

ST_2: valIn_data_V_addr [1/1] 0.00ns
:12  %valIn_data_V_addr = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp

ST_2: stg_55 [1/1] 2.71ns
:13  store i32 %tmp_data_V, i32* %valIn_data_V_addr, align 4

ST_2: valIn_keep_V_addr [1/1] 0.00ns
:14  %valIn_keep_V_addr = getelementptr [10000 x i4]* %valIn_keep_V, i64 0, i64 %tmp

ST_2: stg_57 [1/1] 2.71ns
:15  store i4 %tmp_keep_V, i4* %valIn_keep_V_addr, align 4

ST_2: valIn_strb_V_addr [1/1] 0.00ns
:16  %valIn_strb_V_addr = getelementptr [10000 x i4]* %valIn_strb_V, i64 0, i64 %tmp

ST_2: stg_59 [1/1] 2.71ns
:17  store i4 %tmp_strb_V, i4* %valIn_strb_V_addr, align 1

ST_2: valIn_user_V_addr [1/1] 0.00ns
:18  %valIn_user_V_addr = getelementptr [10000 x i2]* %valIn_user_V, i64 0, i64 %tmp

ST_2: stg_61 [1/1] 2.71ns
:19  store i2 %tmp_user_V, i2* %valIn_user_V_addr, align 2

ST_2: valIn_last_V_addr [1/1] 0.00ns
:20  %valIn_last_V_addr = getelementptr [10000 x i1]* %valIn_last_V, i64 0, i64 %tmp

ST_2: stg_63 [1/1] 2.71ns
:21  store i1 %tmp_last_V, i1* %valIn_last_V_addr, align 1

ST_2: valIn_id_V_addr [1/1] 0.00ns
:22  %valIn_id_V_addr = getelementptr [10000 x i5]* %valIn_id_V, i64 0, i64 %tmp

ST_2: stg_65 [1/1] 2.71ns
:23  store i5 %tmp_id_V, i5* %valIn_id_V_addr, align 4

ST_2: valIn_dest_V_addr [1/1] 0.00ns
:24  %valIn_dest_V_addr = getelementptr [10000 x i6]* %valIn_dest_V, i64 0, i64 %tmp

ST_2: stg_67 [1/1] 2.71ns
:25  store i6 %tmp_dest_V, i6* %valIn_dest_V_addr, align 1

ST_2: empty_4 [1/1] 0.00ns
:26  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)

ST_2: stg_69 [1/1] 0.00ns
:27  br label %.preheader37


 <State 3>: 3.78ns
ST_3: stage1 [1/1] 0.00ns
.preheader36.0:0  %stage1 = phi i14 [ %stage_1, %.loopexit.loopexit1.1 ], [ 0, %.preheader37 ]

ST_3: exitcond2 [1/1] 2.21ns
.preheader36.0:1  %exitcond2 = icmp eq i14 %stage1, -6384

ST_3: stg_72 [1/1] 1.57ns
.preheader36.0:2  br i1 %exitcond2, label %.preheader, label %.preheader33.preheader.0

ST_3: empty_8 [1/1] 0.00ns
.preheader33.preheader.0:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

ST_3: tmp_2 [1/1] 0.00ns
.preheader33.preheader.0:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_3: stg_75 [1/1] 1.57ns
.preheader33.preheader.0:2  br label %.preheader33.0


 <State 4>: 4.67ns
ST_4: i_1 [1/1] 0.00ns
.preheader33.0:0  %i_1 = phi i14 [ %i_2, %._crit_edge41.0 ], [ 1, %.preheader33.preheader.0 ]

ST_4: tmp_8 [1/1] 2.21ns
.preheader33.0:1  %tmp_8 = icmp ult i14 %i_1, -6384

ST_4: stg_78 [1/1] 0.00ns
.preheader33.0:2  br i1 %tmp_8, label %1, label %.loopexit.loopexit.0

ST_4: tmp_s [1/1] 0.00ns
:4  %tmp_s = zext i14 %i_1 to i64

ST_4: tmp_10 [1/1] 1.96ns
:5  %tmp_10 = add i14 %i_1, -1

ST_4: tmp_11 [1/1] 0.00ns
:6  %tmp_11 = zext i14 %tmp_10 to i64

ST_4: valIn_data_V_addr_2 [1/1] 0.00ns
:7  %valIn_data_V_addr_2 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_s

ST_4: valIn_data_V_load [2/2] 2.71ns
:8  %valIn_data_V_load = load i32* %valIn_data_V_addr_2, align 4

ST_4: valIn_data_V_addr_3 [1/1] 0.00ns
:9  %valIn_data_V_addr_3 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_11

ST_4: valIn_data_V_load_1 [2/2] 2.71ns
:10  %valIn_data_V_load_1 = load i32* %valIn_data_V_addr_3, align 4


 <State 5>: 5.42ns
ST_5: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)

ST_5: stg_87 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

ST_5: stg_89 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: valIn_data_V_load [1/2] 2.71ns
:8  %valIn_data_V_load = load i32* %valIn_data_V_addr_2, align 4

ST_5: valIn_data_V_load_1 [1/2] 2.71ns
:10  %valIn_data_V_load_1 = load i32* %valIn_data_V_addr_3, align 4

ST_5: tmp_6 [1/1] 2.52ns
:11  %tmp_6 = icmp slt i32 %valIn_data_V_load, %valIn_data_V_load_1

ST_5: stg_93 [1/1] 0.00ns
:12  br i1 %tmp_6, label %2, label %._crit_edge41.0

ST_5: stg_94 [1/1] 2.71ns
:0  store i32 %valIn_data_V_load_1, i32* %valIn_data_V_addr_2, align 4

ST_5: stg_95 [1/1] 2.71ns
:1  store i32 %valIn_data_V_load, i32* %valIn_data_V_addr_3, align 4

ST_5: stg_96 [1/1] 0.00ns
:2  br label %._crit_edge41.0

ST_5: empty_6 [1/1] 0.00ns
._crit_edge41.0:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_4)

ST_5: i_2 [1/1] 1.96ns
._crit_edge41.0:1  %i_2 = add i14 %i_1, 2

ST_5: stg_99 [1/1] 0.00ns
._crit_edge41.0:2  br label %.preheader33.0


 <State 6>: 1.57ns
ST_6: empty_5 [1/1] 0.00ns
.loopexit.loopexit.0:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2)

ST_6: tmp_7 [1/1] 0.00ns
.loopexit.loopexit.0:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: stg_102 [1/1] 1.57ns
.loopexit.loopexit.0:2  br label %.preheader34.1


 <State 7>: 4.67ns
ST_7: i_s [1/1] 0.00ns
.preheader34.1:0  %i_s = phi i14 [ %i_3_1, %._crit_edge.1 ], [ 2, %.loopexit.loopexit.0 ]

ST_7: tmp_9_1 [1/1] 2.21ns
.preheader34.1:1  %tmp_9_1 = icmp ult i14 %i_s, -6384

ST_7: stg_105 [1/1] 0.00ns
.preheader34.1:2  br i1 %tmp_9_1, label %3, label %.loopexit.loopexit1.1

ST_7: tmp_7_1 [1/1] 0.00ns
:4  %tmp_7_1 = zext i14 %i_s to i64

ST_7: tmp_10_1 [1/1] 1.96ns
:5  %tmp_10_1 = add i14 %i_s, -1

ST_7: tmp_11_1 [1/1] 0.00ns
:6  %tmp_11_1 = zext i14 %tmp_10_1 to i64

ST_7: valIn_data_V_addr_4 [1/1] 0.00ns
:7  %valIn_data_V_addr_4 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_7_1

ST_7: valIn_data_V_load_2 [2/2] 2.71ns
:8  %valIn_data_V_load_2 = load i32* %valIn_data_V_addr_4, align 8

ST_7: valIn_data_V_addr_5 [1/1] 0.00ns
:9  %valIn_data_V_addr_5 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_11_1

ST_7: valIn_data_V_load_3 [2/2] 2.71ns
:10  %valIn_data_V_load_3 = load i32* %valIn_data_V_addr_5, align 4


 <State 8>: 5.42ns
ST_8: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4999, i64 4999, i64 4999)

ST_8: stg_114 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_8: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_8: stg_116 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: valIn_data_V_load_2 [1/2] 2.71ns
:8  %valIn_data_V_load_2 = load i32* %valIn_data_V_addr_4, align 8

ST_8: valIn_data_V_load_3 [1/2] 2.71ns
:10  %valIn_data_V_load_3 = load i32* %valIn_data_V_addr_5, align 4

ST_8: tmp_12_1 [1/1] 2.52ns
:11  %tmp_12_1 = icmp slt i32 %valIn_data_V_load_2, %valIn_data_V_load_3

ST_8: stg_120 [1/1] 0.00ns
:12  br i1 %tmp_12_1, label %4, label %._crit_edge.1

ST_8: stg_121 [1/1] 2.71ns
:0  store i32 %valIn_data_V_load_3, i32* %valIn_data_V_addr_4, align 8

ST_8: stg_122 [1/1] 2.71ns
:1  store i32 %valIn_data_V_load_2, i32* %valIn_data_V_addr_5, align 4

ST_8: stg_123 [1/1] 0.00ns
:2  br label %._crit_edge.1

ST_8: empty_10 [1/1] 0.00ns
._crit_edge.1:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_9)

ST_8: i_3_1 [1/1] 1.96ns
._crit_edge.1:1  %i_3_1 = add i14 %i_s, 2

ST_8: stg_126 [1/1] 0.00ns
._crit_edge.1:2  br label %.preheader34.1


 <State 9>: 1.96ns
ST_9: empty_9 [1/1] 0.00ns
.loopexit.loopexit1.1:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_7)

ST_9: stage_1 [1/1] 1.96ns
.loopexit.loopexit1.1:1  %stage_1 = add i14 %stage1, 2

ST_9: stg_129 [1/1] 0.00ns
.loopexit.loopexit1.1:2  br label %.preheader36.0


 <State 10>: 3.58ns
ST_10: idx2 [1/1] 0.00ns
.preheader:0  %idx2 = phi i14 [ %idx_2, %5 ], [ 0, %.preheader36.0 ]

ST_10: exitcond [1/1] 2.21ns
.preheader:1  %exitcond = icmp eq i14 %idx2, -6384

ST_10: idx_2 [1/1] 1.96ns
.preheader:2  %idx_2 = add i14 %idx2, 1

ST_10: stg_133 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %6, label %5

ST_10: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = zext i14 %idx2 to i64

ST_10: valIn_data_V_addr_1 [1/1] 0.00ns
:4  %valIn_data_V_addr_1 = getelementptr [10000 x i32]* %valIn_data_V, i64 0, i64 %tmp_5

ST_10: tmp_data_V_1 [2/2] 2.71ns
:5  %tmp_data_V_1 = load i32* %valIn_data_V_addr_1, align 4

ST_10: valIn_keep_V_addr_1 [1/1] 0.00ns
:6  %valIn_keep_V_addr_1 = getelementptr [10000 x i4]* %valIn_keep_V, i64 0, i64 %tmp_5

ST_10: tmp_keep_V_1 [2/2] 2.71ns
:7  %tmp_keep_V_1 = load i4* %valIn_keep_V_addr_1, align 4

ST_10: valIn_strb_V_addr_1 [1/1] 0.00ns
:8  %valIn_strb_V_addr_1 = getelementptr [10000 x i4]* %valIn_strb_V, i64 0, i64 %tmp_5

ST_10: tmp_strb_V_1 [2/2] 2.71ns
:9  %tmp_strb_V_1 = load i4* %valIn_strb_V_addr_1, align 1

ST_10: valIn_user_V_addr_1 [1/1] 0.00ns
:10  %valIn_user_V_addr_1 = getelementptr [10000 x i2]* %valIn_user_V, i64 0, i64 %tmp_5

ST_10: tmp_user_V_1 [2/2] 2.71ns
:11  %tmp_user_V_1 = load i2* %valIn_user_V_addr_1, align 2

ST_10: valIn_last_V_addr_1 [1/1] 0.00ns
:12  %valIn_last_V_addr_1 = getelementptr [10000 x i1]* %valIn_last_V, i64 0, i64 %tmp_5

ST_10: tmp_last_V_1 [2/2] 2.71ns
:13  %tmp_last_V_1 = load i1* %valIn_last_V_addr_1, align 1

ST_10: valIn_id_V_addr_1 [1/1] 0.00ns
:14  %valIn_id_V_addr_1 = getelementptr [10000 x i5]* %valIn_id_V, i64 0, i64 %tmp_5

ST_10: tmp_id_V_1 [2/2] 2.71ns
:15  %tmp_id_V_1 = load i5* %valIn_id_V_addr_1, align 4

ST_10: valIn_dest_V_addr_1 [1/1] 0.00ns
:16  %valIn_dest_V_addr_1 = getelementptr [10000 x i6]* %valIn_dest_V, i64 0, i64 %tmp_5

ST_10: tmp_dest_V_1 [2/2] 2.71ns
:17  %tmp_dest_V_1 = load i6* %valIn_dest_V_addr_1, align 1


 <State 11>: 2.71ns
ST_11: empty_12 [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_11: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_11: stg_151 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp_data_V_1 [1/2] 2.71ns
:5  %tmp_data_V_1 = load i32* %valIn_data_V_addr_1, align 4

ST_11: tmp_keep_V_1 [1/2] 2.71ns
:7  %tmp_keep_V_1 = load i4* %valIn_keep_V_addr_1, align 4

ST_11: tmp_strb_V_1 [1/2] 2.71ns
:9  %tmp_strb_V_1 = load i4* %valIn_strb_V_addr_1, align 1

ST_11: tmp_user_V_1 [1/2] 2.71ns
:11  %tmp_user_V_1 = load i2* %valIn_user_V_addr_1, align 2

ST_11: tmp_last_V_1 [1/2] 2.71ns
:13  %tmp_last_V_1 = load i1* %valIn_last_V_addr_1, align 1

ST_11: tmp_id_V_1 [1/2] 2.71ns
:15  %tmp_id_V_1 = load i5* %valIn_id_V_addr_1, align 4

ST_11: tmp_dest_V_1 [1/2] 2.71ns
:17  %tmp_dest_V_1 = load i6* %valIn_dest_V_addr_1, align 1

ST_11: stg_159 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

ST_11: empty_13 [1/1] 0.00ns
:19  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)

ST_11: stg_161 [1/1] 0.00ns
:20  br label %.preheader


 <State 12>: 0.00ns
ST_12: stg_162 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6be0086000; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6be008c890; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6be00860a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6bf3b66620; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6bf3d75fd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6be0049550; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6be007e9b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6bf2cadaa0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6bf3b70d40; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6bf0a77840; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6bf28701e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6be00840a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6be096b020; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f6bf3cb4a80; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13              (specbitsmap      ) [ 0000000000000]
stg_14              (specbitsmap      ) [ 0000000000000]
stg_15              (specbitsmap      ) [ 0000000000000]
stg_16              (specbitsmap      ) [ 0000000000000]
stg_17              (specbitsmap      ) [ 0000000000000]
stg_18              (specbitsmap      ) [ 0000000000000]
stg_19              (specbitsmap      ) [ 0000000000000]
stg_20              (specbitsmap      ) [ 0000000000000]
stg_21              (specbitsmap      ) [ 0000000000000]
stg_22              (specbitsmap      ) [ 0000000000000]
stg_23              (specbitsmap      ) [ 0000000000000]
stg_24              (specbitsmap      ) [ 0000000000000]
stg_25              (specbitsmap      ) [ 0000000000000]
stg_26              (specbitsmap      ) [ 0000000000000]
stg_27              (spectopmodule    ) [ 0000000000000]
valIn_data_V        (alloca           ) [ 0011111111110]
valIn_keep_V        (alloca           ) [ 0011111111110]
valIn_strb_V        (alloca           ) [ 0011111111110]
valIn_user_V        (alloca           ) [ 0011111111110]
valIn_last_V        (alloca           ) [ 0011111111110]
valIn_id_V          (alloca           ) [ 0011111111110]
valIn_dest_V        (alloca           ) [ 0011111111110]
stg_35              (specinterface    ) [ 0000000000000]
stg_36              (specinterface    ) [ 0000000000000]
stg_37              (br               ) [ 0110000000000]
idx                 (phi              ) [ 0010000000000]
exitcond1           (icmp             ) [ 0010000000000]
idx_1               (add              ) [ 0110000000000]
stg_41              (br               ) [ 0011111111000]
empty               (speclooptripcount) [ 0000000000000]
tmp_1               (specregionbegin  ) [ 0000000000000]
stg_44              (specpipeline     ) [ 0000000000000]
tmp                 (zext             ) [ 0000000000000]
empty_3             (read             ) [ 0000000000000]
tmp_data_V          (extractvalue     ) [ 0000000000000]
tmp_keep_V          (extractvalue     ) [ 0000000000000]
tmp_strb_V          (extractvalue     ) [ 0000000000000]
tmp_user_V          (extractvalue     ) [ 0000000000000]
tmp_last_V          (extractvalue     ) [ 0000000000000]
tmp_id_V            (extractvalue     ) [ 0000000000000]
tmp_dest_V          (extractvalue     ) [ 0000000000000]
valIn_data_V_addr   (getelementptr    ) [ 0000000000000]
stg_55              (store            ) [ 0000000000000]
valIn_keep_V_addr   (getelementptr    ) [ 0000000000000]
stg_57              (store            ) [ 0000000000000]
valIn_strb_V_addr   (getelementptr    ) [ 0000000000000]
stg_59              (store            ) [ 0000000000000]
valIn_user_V_addr   (getelementptr    ) [ 0000000000000]
stg_61              (store            ) [ 0000000000000]
valIn_last_V_addr   (getelementptr    ) [ 0000000000000]
stg_63              (store            ) [ 0000000000000]
valIn_id_V_addr     (getelementptr    ) [ 0000000000000]
stg_65              (store            ) [ 0000000000000]
valIn_dest_V_addr   (getelementptr    ) [ 0000000000000]
stg_67              (store            ) [ 0000000000000]
empty_4             (specregionend    ) [ 0000000000000]
stg_69              (br               ) [ 0110000000000]
stage1              (phi              ) [ 0001111111000]
exitcond2           (icmp             ) [ 0001111111110]
stg_72              (br               ) [ 0001111111110]
empty_8             (speclooptripcount) [ 0000000000000]
tmp_2               (specregionbegin  ) [ 0000111000000]
stg_75              (br               ) [ 0001111111000]
i_1                 (phi              ) [ 0000110000000]
tmp_8               (icmp             ) [ 0001111111000]
stg_78              (br               ) [ 0000000000000]
tmp_s               (zext             ) [ 0000000000000]
tmp_10              (add              ) [ 0000000000000]
tmp_11              (zext             ) [ 0000000000000]
valIn_data_V_addr_2 (getelementptr    ) [ 0000010000000]
valIn_data_V_addr_3 (getelementptr    ) [ 0000010000000]
empty_7             (speclooptripcount) [ 0000000000000]
stg_87              (specloopname     ) [ 0000000000000]
tmp_4               (specregionbegin  ) [ 0000000000000]
stg_89              (specpipeline     ) [ 0000000000000]
valIn_data_V_load   (load             ) [ 0000000000000]
valIn_data_V_load_1 (load             ) [ 0000000000000]
tmp_6               (icmp             ) [ 0001111111000]
stg_93              (br               ) [ 0000000000000]
stg_94              (store            ) [ 0000000000000]
stg_95              (store            ) [ 0000000000000]
stg_96              (br               ) [ 0000000000000]
empty_6             (specregionend    ) [ 0000000000000]
i_2                 (add              ) [ 0001111111000]
stg_99              (br               ) [ 0001111111000]
empty_5             (specregionend    ) [ 0000000000000]
tmp_7               (specregionbegin  ) [ 0000000111000]
stg_102             (br               ) [ 0001111111000]
i_s                 (phi              ) [ 0000000110000]
tmp_9_1             (icmp             ) [ 0001111111000]
stg_105             (br               ) [ 0000000000000]
tmp_7_1             (zext             ) [ 0000000000000]
tmp_10_1            (add              ) [ 0000000000000]
tmp_11_1            (zext             ) [ 0000000000000]
valIn_data_V_addr_4 (getelementptr    ) [ 0000000010000]
valIn_data_V_addr_5 (getelementptr    ) [ 0000000010000]
empty_11            (speclooptripcount) [ 0000000000000]
stg_114             (specloopname     ) [ 0000000000000]
tmp_9               (specregionbegin  ) [ 0000000000000]
stg_116             (specpipeline     ) [ 0000000000000]
valIn_data_V_load_2 (load             ) [ 0000000000000]
valIn_data_V_load_3 (load             ) [ 0000000000000]
tmp_12_1            (icmp             ) [ 0001111111000]
stg_120             (br               ) [ 0000000000000]
stg_121             (store            ) [ 0000000000000]
stg_122             (store            ) [ 0000000000000]
stg_123             (br               ) [ 0000000000000]
empty_10            (specregionend    ) [ 0000000000000]
i_3_1               (add              ) [ 0001111111000]
stg_126             (br               ) [ 0001111111000]
empty_9             (specregionend    ) [ 0000000000000]
stage_1             (add              ) [ 0011111111000]
stg_129             (br               ) [ 0011111111000]
idx2                (phi              ) [ 0000000000100]
exitcond            (icmp             ) [ 0000000000110]
idx_2               (add              ) [ 0001000000110]
stg_133             (br               ) [ 0000000000000]
tmp_5               (zext             ) [ 0000000000000]
valIn_data_V_addr_1 (getelementptr    ) [ 0000000000110]
valIn_keep_V_addr_1 (getelementptr    ) [ 0000000000110]
valIn_strb_V_addr_1 (getelementptr    ) [ 0000000000110]
valIn_user_V_addr_1 (getelementptr    ) [ 0000000000110]
valIn_last_V_addr_1 (getelementptr    ) [ 0000000000110]
valIn_id_V_addr_1   (getelementptr    ) [ 0000000000110]
valIn_dest_V_addr_1 (getelementptr    ) [ 0000000000110]
empty_12            (speclooptripcount) [ 0000000000000]
tmp_3               (specregionbegin  ) [ 0000000000000]
stg_151             (specpipeline     ) [ 0000000000000]
tmp_data_V_1        (load             ) [ 0000000000000]
tmp_keep_V_1        (load             ) [ 0000000000000]
tmp_strb_V_1        (load             ) [ 0000000000000]
tmp_user_V_1        (load             ) [ 0000000000000]
tmp_last_V_1        (load             ) [ 0000000000000]
tmp_id_V_1          (load             ) [ 0000000000000]
tmp_dest_V_1        (load             ) [ 0000000000000]
stg_159             (write            ) [ 0000000000000]
empty_13            (specregionend    ) [ 0000000000000]
stg_161             (br               ) [ 0001000000110]
stg_162             (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doGain_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="valIn_data_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_data_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="valIn_keep_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_keep_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="valIn_strb_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_strb_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="valIn_user_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_user_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="valIn_last_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_last_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="valIn_id_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_id_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="valIn_dest_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="valIn_dest_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_3_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="54" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="2" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="5" slack="0"/>
<pin id="124" dir="0" index="7" bw="6" slack="0"/>
<pin id="125" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stg_159_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="4" slack="0"/>
<pin id="139" dir="0" index="4" bw="2" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="5" slack="0"/>
<pin id="142" dir="0" index="7" bw="6" slack="0"/>
<pin id="143" dir="0" index="8" bw="32" slack="0"/>
<pin id="144" dir="0" index="9" bw="4" slack="0"/>
<pin id="145" dir="0" index="10" bw="4" slack="0"/>
<pin id="146" dir="0" index="11" bw="2" slack="0"/>
<pin id="147" dir="0" index="12" bw="1" slack="0"/>
<pin id="148" dir="0" index="13" bw="5" slack="0"/>
<pin id="149" dir="0" index="14" bw="6" slack="0"/>
<pin id="150" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_159/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="valIn_data_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="3" bw="14" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_55/2 valIn_data_V_load/4 valIn_data_V_load_1/4 stg_94/5 stg_95/5 valIn_data_V_load_2/7 valIn_data_V_load_3/7 stg_121/8 stg_122/8 tmp_data_V_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="valIn_keep_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_keep_V_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_57/2 tmp_keep_V_1/10 "/>
</bind>
</comp>

<comp id="181" class="1004" name="valIn_strb_V_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="14" slack="0"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_strb_V_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_59/2 tmp_strb_V_1/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="valIn_user_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="14" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_user_V_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_61/2 tmp_user_V_1/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="valIn_last_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="14" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_last_V_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_63/2 tmp_last_V_1/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="valIn_id_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_id_V_addr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="14" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_65/2 tmp_id_V_1/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="valIn_dest_V_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="14" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_dest_V_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_67/2 tmp_dest_V_1/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="valIn_data_V_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="14" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr_2/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="valIn_data_V_addr_3_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="14" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr_3/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="valIn_data_V_addr_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="14" slack="0"/>
<pin id="259" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr_4/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="valIn_data_V_addr_5_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="14" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr_5/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="valIn_data_V_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="14" slack="0"/>
<pin id="275" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_data_V_addr_1/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="valIn_keep_V_addr_1_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="14" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_keep_V_addr_1/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="valIn_strb_V_addr_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="14" slack="0"/>
<pin id="291" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_strb_V_addr_1/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="valIn_user_V_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="14" slack="0"/>
<pin id="299" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_user_V_addr_1/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="valIn_last_V_addr_1_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="14" slack="0"/>
<pin id="307" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_last_V_addr_1/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="valIn_id_V_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="14" slack="0"/>
<pin id="315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_id_V_addr_1/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="valIn_dest_V_addr_1_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="14" slack="0"/>
<pin id="323" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="valIn_dest_V_addr_1/10 "/>
</bind>
</comp>

<comp id="327" class="1005" name="idx_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="1"/>
<pin id="329" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="idx_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="stage1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="1"/>
<pin id="340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="stage1 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="stage1_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage1/3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="14" slack="1"/>
<pin id="352" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_1_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_s_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="1"/>
<pin id="364" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_s (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_s_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="3" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="374" class="1005" name="idx2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="idx2 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="idx2_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="1" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx2/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="exitcond1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="0" index="1" bw="14" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="idx_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_data_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="54" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_keep_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="54" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_strb_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="54" slack="0"/>
<pin id="420" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_user_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="54" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_last_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="54" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_id_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="54" slack="0"/>
<pin id="435" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_dest_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="54" slack="0"/>
<pin id="440" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="0"/>
<pin id="445" dir="0" index="1" bw="14" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="0" index="1" bw="14" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_s_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_10_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="1"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_9_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="0" index="1" bw="14" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_7_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_10_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_11_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_1/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_12_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_1/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="i_3_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="1"/>
<pin id="513" dir="0" index="1" bw="3" slack="0"/>
<pin id="514" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3_1/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="stage_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="4"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage_1/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="exitcond_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="0"/>
<pin id="525" dir="0" index="1" bw="14" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="idx_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_2/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="549" class="1005" name="idx_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="exitcond2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="valIn_data_V_addr_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="1"/>
<pin id="563" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_data_V_addr_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="valIn_data_V_addr_3_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="1"/>
<pin id="569" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_data_V_addr_3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="1"/>
<pin id="578" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="584" class="1005" name="valIn_data_V_addr_4_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="1"/>
<pin id="586" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_data_V_addr_4 "/>
</bind>
</comp>

<comp id="589" class="1005" name="valIn_data_V_addr_5_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="1"/>
<pin id="591" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_data_V_addr_5 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_3_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="1"/>
<pin id="599" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_3_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="stage_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="1"/>
<pin id="604" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="stage_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="exitcond_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="611" class="1005" name="idx_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="0"/>
<pin id="613" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="idx_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="valIn_data_V_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="1"/>
<pin id="618" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_data_V_addr_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="valIn_keep_V_addr_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="1"/>
<pin id="623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="valIn_strb_V_addr_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="1"/>
<pin id="628" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="valIn_user_V_addr_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="14" slack="1"/>
<pin id="633" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_user_V_addr_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="valIn_last_V_addr_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="1"/>
<pin id="638" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_last_V_addr_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="valIn_id_V_addr_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="1"/>
<pin id="643" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_id_V_addr_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="valIn_dest_V_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="1"/>
<pin id="648" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="valIn_dest_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="151"><net_src comp="86" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="3"/><net_sink comp="165" pin=3"/></net>

<net id="253"><net_src comp="165" pin="5"/><net_sink comp="165" pin=4"/></net>

<net id="254"><net_src comp="165" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="3"/><net_sink comp="165" pin=3"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="269"><net_src comp="165" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="270"><net_src comp="165" pin="5"/><net_sink comp="165" pin=1"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="165" pin="5"/><net_sink comp="134" pin=8"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="165" pin=3"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="176" pin="2"/><net_sink comp="134" pin=9"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="187" pin="2"/><net_sink comp="134" pin=10"/></net>

<net id="294"><net_src comp="287" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="198" pin="2"/><net_sink comp="134" pin=11"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="209" pin="2"/><net_sink comp="134" pin=12"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="220" pin="2"/><net_sink comp="134" pin=13"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="231" pin="2"/><net_sink comp="134" pin=14"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="330"><net_src comp="44" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="78" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="331" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="331" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="331" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="411"><net_src comp="116" pin="8"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="416"><net_src comp="116" pin="8"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="421"><net_src comp="116" pin="8"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="426"><net_src comp="116" pin="8"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="431"><net_src comp="116" pin="8"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="436"><net_src comp="116" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="441"><net_src comp="116" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="447"><net_src comp="342" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="354" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="354" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="464"><net_src comp="354" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="72" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="475"><net_src comp="165" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="165" pin="5"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="350" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="366" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="366" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="498"><net_src comp="366" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="509"><net_src comp="165" pin="5"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="165" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="362" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="338" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="378" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="46" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="378" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="378" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="552"><net_src comp="391" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="557"><net_src comp="443" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="236" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="570"><net_src comp="243" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="579"><net_src comp="477" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="587"><net_src comp="255" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="592"><net_src comp="262" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="600"><net_src comp="511" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="605"><net_src comp="517" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="610"><net_src comp="523" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="529" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="619"><net_src comp="271" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="624"><net_src comp="279" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="629"><net_src comp="287" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="634"><net_src comp="295" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="639"><net_src comp="303" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="644"><net_src comp="311" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="649"><net_src comp="319" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="231" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {11 }
	Port: outStream_V_keep_V | {11 }
	Port: outStream_V_strb_V | {11 }
	Port: outStream_V_user_V | {11 }
	Port: outStream_V_last_V | {11 }
	Port: outStream_V_id_V | {11 }
	Port: outStream_V_dest_V | {11 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		idx_1 : 1
		stg_41 : 2
		tmp : 1
		valIn_data_V_addr : 2
		stg_55 : 3
		valIn_keep_V_addr : 2
		stg_57 : 3
		valIn_strb_V_addr : 2
		stg_59 : 3
		valIn_user_V_addr : 2
		stg_61 : 3
		valIn_last_V_addr : 2
		stg_63 : 3
		valIn_id_V_addr : 2
		stg_65 : 3
		valIn_dest_V_addr : 2
		stg_67 : 3
		empty_4 : 1
	State 3
		exitcond2 : 1
		stg_72 : 2
	State 4
		tmp_8 : 1
		stg_78 : 2
		tmp_s : 1
		tmp_10 : 1
		tmp_11 : 2
		valIn_data_V_addr_2 : 2
		valIn_data_V_load : 3
		valIn_data_V_addr_3 : 3
		valIn_data_V_load_1 : 4
	State 5
		tmp_6 : 1
		stg_93 : 2
		stg_94 : 1
		stg_95 : 1
		empty_6 : 1
	State 6
	State 7
		tmp_9_1 : 1
		stg_105 : 2
		tmp_7_1 : 1
		tmp_10_1 : 1
		tmp_11_1 : 2
		valIn_data_V_addr_4 : 2
		valIn_data_V_load_2 : 3
		valIn_data_V_addr_5 : 3
		valIn_data_V_load_3 : 4
	State 8
		tmp_12_1 : 1
		stg_120 : 2
		stg_121 : 1
		stg_122 : 1
		empty_10 : 1
	State 9
	State 10
		exitcond : 1
		idx_2 : 1
		stg_133 : 2
		tmp_5 : 1
		valIn_data_V_addr_1 : 2
		tmp_data_V_1 : 3
		valIn_keep_V_addr_1 : 2
		tmp_keep_V_1 : 3
		valIn_strb_V_addr_1 : 2
		tmp_strb_V_1 : 3
		valIn_user_V_addr_1 : 2
		tmp_user_V_1 : 3
		valIn_last_V_addr_1 : 2
		tmp_last_V_1 : 3
		valIn_id_V_addr_1 : 2
		tmp_id_V_1 : 3
		valIn_dest_V_addr_1 : 2
		tmp_dest_V_1 : 3
	State 11
		stg_159 : 1
		empty_13 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     idx_1_fu_391     |    0    |    14   |
|          |     tmp_10_fu_460    |    0    |    14   |
|          |      i_2_fu_477      |    0    |    14   |
|    add   |    tmp_10_1_fu_494   |    0    |    14   |
|          |     i_3_1_fu_511     |    0    |    14   |
|          |    stage_1_fu_517    |    0    |    14   |
|          |     idx_2_fu_529     |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   exitcond1_fu_385   |    0    |    5    |
|          |   exitcond2_fu_443   |    0    |    5    |
|          |     tmp_8_fu_449     |    0    |    5    |
|   icmp   |     tmp_6_fu_471     |    0    |    11   |
|          |    tmp_9_1_fu_483    |    0    |    5    |
|          |    tmp_12_1_fu_505   |    0    |    11   |
|          |    exitcond_fu_523   |    0    |    5    |
|----------|----------------------|---------|---------|
|   read   |  empty_3_read_fu_116 |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  | stg_159_write_fu_134 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_397      |    0    |    0    |
|          |     tmp_s_fu_455     |    0    |    0    |
|   zext   |     tmp_11_fu_466    |    0    |    0    |
|          |    tmp_7_1_fu_489    |    0    |    0    |
|          |    tmp_11_1_fu_500   |    0    |    0    |
|          |     tmp_5_fu_535     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   tmp_data_V_fu_408  |    0    |    0    |
|          |   tmp_keep_V_fu_413  |    0    |    0    |
|          |   tmp_strb_V_fu_418  |    0    |    0    |
|extractvalue|   tmp_user_V_fu_423  |    0    |    0    |
|          |   tmp_last_V_fu_428  |    0    |    0    |
|          |    tmp_id_V_fu_433   |    0    |    0    |
|          |   tmp_dest_V_fu_438  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   145   |
|----------|----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|valIn_data_V|   32   |    0   |    0   |
|valIn_dest_V|    6   |    0   |    0   |
| valIn_id_V |    5   |    0   |    0   |
|valIn_keep_V|    4   |    0   |    0   |
|valIn_last_V|    1   |    0   |    0   |
|valIn_strb_V|    4   |    0   |    0   |
|valIn_user_V|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   54   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond2_reg_554     |    1   |
|      exitcond_reg_607     |    1   |
|        i_1_reg_350        |   14   |
|        i_2_reg_576        |   14   |
|       i_3_1_reg_597       |   14   |
|        i_s_reg_362        |   14   |
|        idx2_reg_374       |   14   |
|       idx_1_reg_549       |   14   |
|       idx_2_reg_611       |   14   |
|        idx_reg_327        |   14   |
|       stage1_reg_338      |   14   |
|      stage_1_reg_602      |   14   |
|valIn_data_V_addr_1_reg_616|   14   |
|valIn_data_V_addr_2_reg_561|   14   |
|valIn_data_V_addr_3_reg_567|   14   |
|valIn_data_V_addr_4_reg_584|   14   |
|valIn_data_V_addr_5_reg_589|   14   |
|valIn_dest_V_addr_1_reg_646|   14   |
| valIn_id_V_addr_1_reg_641 |   14   |
|valIn_keep_V_addr_1_reg_621|   14   |
|valIn_last_V_addr_1_reg_636|   14   |
|valIn_strb_V_addr_1_reg_626|   14   |
|valIn_user_V_addr_1_reg_631|   14   |
+---------------------------+--------+
|           Total           |   296  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   6  |  14  |   84   ||    14   |
| grp_access_fu_165 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_165 |  p3  |   7  |  14  |   98   ||    14   |
| grp_access_fu_165 |  p4  |   2  |  32  |   64   ||    32   |
| grp_access_fu_176 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_187 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_198 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_209 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_220 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_231 |  p0  |   3  |  14  |   42   ||    14   |
|   stage1_reg_338  |  p0  |   2  |  14  |   28   ||    14   |
|    i_1_reg_350    |  p0  |   2  |  14  |   28   ||    14   |
|    i_s_reg_362    |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   678  ||  21.159 ||   218   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   145  |
|   Memory  |   54   |    -   |    0   |    0   |
|Multiplexer|    -   |   21   |    -   |   218  |
|  Register |    -   |    -   |   296  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   21   |   296  |   363  |
+-----------+--------+--------+--------+--------+
