$date
	Wed Sep 11 11:31:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1%
#10
0%
1$
#15
1%
#20
0%
0$
1#
#25
1%
#30
0%
1$
#35
1%
#40
0%
0$
0#
1"
#45
1%
#50
0%
1$
#55
1%
#60
0%
0$
1#
#65
1%
#70
0%
1$
#75
0!
1%
#80
