git clone --depth 1 --no-tags https://github.com/setreset-chips/accelerant.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762727275
git clone --depth 1 --no-tags https://github.com/asimkhan8107/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763990063
git clone --depth 1 --no-tags https://github.com/552-Artificially-Intelligent/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764821937
git clone --depth 1 --no-tags https://github.com/kholoud0/ASIC-Implementauion-of-CV32E40S-RISC-V-core-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765829891
git clone --depth 1 --no-tags https://github.com/qarlosalberto/quartusCodespaces.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751968027
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-Environment-for-4-Bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756985529
git clone --depth 1 --no-tags https://github.com/veryl-lang/std.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766883423
git clone --depth 1 --no-tags https://github.com/Nachiket497/uvm_tb_gen_python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756513482
git clone --depth 1 --no-tags https://github.com/mattiadane/Rock-Paper-Scissors-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760040399
git clone --depth 1 --no-tags https://github.com/Boo-G/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766190859
git clone --depth 1 --no-tags https://github.com/GeorgeLin200100/ddr_bram_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754703250
git clone --depth 1 --no-tags https://github.com/106210049/Front-End-VLSI-design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752677109
git clone --depth 1 --no-tags https://github.com/Aishwaryaodela/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752647861
git clone --depth 1 --no-tags https://github.com/GaalElbaz/UART-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753143105
git clone --depth 1 --no-tags https://github.com/GaalElbaz/UART---Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753664114
git clone --depth 1 --no-tags https://github.com/tonytLin/gameOfLife-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751684681
git clone --depth 1 --no-tags https://github.com/zzssspppp/Formal-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761478731
git clone --depth 1 --no-tags https://github.com/Nipun-9420/uvm_enviroments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764203683
git clone --depth 1 --no-tags https://github.com/hankhsu1996/vscode-better-systemverilog-syntax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749296879
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Debouncing-Pushbutton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750775103
git clone --depth 1 --no-tags https://github.com/Rubayet13/APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752300030
git clone --depth 1 --no-tags https://github.com/shaniDayan/sim1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765287282
git clone --depth 1 --no-tags https://github.com/a2fpga/a2fpga_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763177082
git clone --depth 1 --no-tags https://github.com/pjclet/FIR-Filter-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761507653
git clone --depth 1 --no-tags https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766333387
git clone --depth 1 --no-tags https://github.com/Fudanyrd/COMP130191.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766094692
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/System_Verilog-Constraint_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751600130
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Home-Alarm-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750912481
git clone --depth 1 --no-tags https://github.com/arjunabinash/D_FILPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758391787
git clone --depth 1 --no-tags https://github.com/AnthonyAS15/Intro-a-HDLs-y-herramientas-EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755380722
git clone --depth 1 --no-tags https://github.com/PriscillaCamposZamora/L-gica-Secuencial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765292994
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Design-and-Verification-of-a-PCIe-Packet-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752225957
git clone --depth 1 --no-tags https://github.com/GeorgeLin200100/DDR4-Naive-WR-RD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748555982
git clone --depth 1 --no-tags https://github.com/PureWhitee/HW_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761015007
git clone --depth 1 --no-tags https://github.com/vvzqcx/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749815471
git clone --depth 1 --no-tags https://github.com/dtzSiFive/firrtl-verif-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753716224
git clone --depth 1 --no-tags https://github.com/alikhawja/lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752749037
git clone --depth 1 --no-tags https://github.com/justinscottlee/Pearl-Geyser-RV32E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756144042
git clone --depth 1 --no-tags https://github.com/foez-ahmed-dsi/CRG_20240212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755965674
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Digital-clockFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752365490
git clone --depth 1 --no-tags https://github.com/salzhang/cis5710-hw-notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760878078
git clone --depth 1 --no-tags https://github.com/phsauter/yug-presentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751416430
git clone --depth 1 --no-tags https://github.com/Dinesh-9999/AHB-to-APB-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757025446
git clone --depth 1 --no-tags https://github.com/MateoCuenca09/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763581021
git clone --depth 1 --no-tags https://github.com/NMeghaShree/Design-and-Verification-of-SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752326832
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Whack-a-Mole-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753009586
git clone --depth 1 --no-tags https://github.com/GaalElbaz/3-bit-Gray-Code-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750967766
git clone --depth 1 --no-tags https://github.com/bamirbay/cis5710.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749145883
git clone --depth 1 --no-tags https://github.com/GaalElbaz/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754554147
git clone --depth 1 --no-tags https://github.com/mpatil/sv-json-schema.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749460721
git clone --depth 1 --no-tags https://github.com/GeorgeLin200100/FM_ADD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756423568
git clone --depth 1 --no-tags https://github.com/asimkhan8107/simple-tlm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751469851
git clone --depth 1 --no-tags https://github.com/hy0000/proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759941946
git clone --depth 1 --no-tags https://github.com/106210049/16-bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752694149
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-environment-for-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758021733
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Binary-BCD-Conversion-Basys-3-FPGA-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750866964
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Random-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752557745
git clone --depth 1 --no-tags https://github.com/Mlcarvalho1/Projeto_IH_RISC_V_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750340134
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/System_Verilog_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758249125
git clone --depth 1 --no-tags https://github.com/efabless/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748448547
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-environment-for-D-FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755879645
git clone --depth 1 --no-tags https://github.com/njkrichardson/SurvivorCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762778987
git clone --depth 1 --no-tags https://github.com/FreitasFPGASolutions/aurora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767317765
git clone --depth 1 --no-tags https://github.com/Mekky7/SPI_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764413474
git clone --depth 1 --no-tags https://github.com/ItsRichard7/TallerDigitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756507073
git clone --depth 1 --no-tags https://github.com/Neaeko/FM_radio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763279522
git clone --depth 1 --no-tags https://github.com/johnabaldwin/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753846070
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/ASIC_implementation_of_PULPino_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762342202
git clone --depth 1 --no-tags https://github.com/jonahromero/BranchPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750145017
git clone --depth 1 --no-tags https://github.com/AxelMTJ/UVM_of_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753294632
git clone --depth 1 --no-tags https://github.com/lucyhu798/ProcessOptimizer-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753432526
git clone --depth 1 --no-tags https://github.com/GopichandTripuraneni/Team16_ECE593W24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752487319
git clone --depth 1 --no-tags https://github.com/davidz1234567890/lab2v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753869484
git clone --depth 1 --no-tags https://github.com/dylan-dang/verilog-barrelshifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753877140
git clone --depth 1 --no-tags https://github.com/whujtz67/pulp_axi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755547869
git clone --depth 1 --no-tags https://github.com/ZenoRobotics/AXIS_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755210341
git clone --depth 1 --no-tags https://github.com/charliechin424/NTUEE-Digital-Circuit-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749642926
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753451144
git clone --depth 1 --no-tags https://github.com/hamzabinabid/lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758529402
git clone --depth 1 --no-tags https://github.com/uqasha524m/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758150072
git clone --depth 1 --no-tags https://github.com/Srujana9550/axi_2_i2c_conversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758138560
git clone --depth 1 --no-tags https://github.com/ArthurMdrs/Simplified_Risc-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759209096
git clone --depth 1 --no-tags https://github.com/Aqib-Wazir101/mylab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759912261
git clone --depth 1 --no-tags https://github.com/Mayank27Vaghela/AHB_UVC-B2B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756362257
git clone --depth 1 --no-tags https://github.com/salunkead/Basics-of-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753937757
git clone --depth 1 --no-tags https://github.com/David-Zaragoza/mod100_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760901365
git clone --depth 1 --no-tags https://github.com/ParaeagleRyanC/PipelinedForwardingRiscVProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762570655
git clone --depth 1 --no-tags https://github.com/Rubayet13/memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763376496
git clone --depth 1 --no-tags https://github.com/nithinshyam13/Simple-LTE-Hardware-IDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763227671
git clone --depth 1 --no-tags https://github.com/Daniil-Melnik/Studyinh_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760308651
git clone --depth 1 --no-tags https://github.com/tayyabshaikh/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764809758
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/lab_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767061021
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767331818
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Enum-Counting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767079012
git clone --depth 1 --no-tags https://github.com/rabbitrace/UART_IIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767443968
git clone --depth 1 --no-tags https://github.com/rajat-rks/APB2-to-SPI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758374869
git clone --depth 1 --no-tags https://github.com/ManishPillai7/QDR-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757918602
git clone --depth 1 --no-tags https://github.com/guava1124/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763758282
