Flow report for top
Tue Aug 20 13:41:09 2024
Quartus Prime Version 24.1.0 Internal Build 111 03/17/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+---------------------------------+-----------------------------------------------------+
; Flow Status                     ; Successful - Thu Aug  8 11:06:26 2024               ;
; Quartus Prime Version           ; 24.1.0 Internal Build 111 03/17/2024 SC Pro Edition ;
; Revision Name                   ; top                                                 ;
; Top-level Entity Name           ; top                                                 ;
; Family                          ; Agilex 7                                            ;
; Device                          ; AGFB014R24A2I2V                                     ;
; Timing Models                   ; Final                                               ;
; Power Models                    ; Final                                               ;
; Device Status                   ; Preliminary                                         ;
; Logic utilization (in ALMs)     ; 5,477 / 487,200 ( 1 % )                             ;
; Total dedicated logic registers ; 10271                                               ;
; Total pins                      ; 131 / 924 ( 14 % )                                  ;
; Total block memory bits         ; 524,288 / 145,612,800 ( < 1 % )                     ;
; Total RAM Blocks                ; 32 / 7,110 ( < 1 % )                                ;
; Total DSP Blocks                ; 0 / 4,510 ( 0 % )                                   ;
; Total eSRAMs                    ; 0 / 2 ( 0 % )                                       ;
; Total HSSI P-Tiles              ; 0 / 1 ( 0 % )                                       ;
; Total HSSI E-Tile Channels      ; 0 / 24 ( 0 % )                                      ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                                       ;
; Total HSSI EHIPs                ; 0 / 4 ( 0 % )                                       ;
; Total PLLs                      ; 0 / 24 ( 0 % )                                      ;
+---------------------------------+-----------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/08/2024 10:32:43 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                      ;
+--------------------------+---------------------------------+---------------+-------------+------------+
; Assignment Name          ; Value                           ; Default Value ; Entity Name ; Section Id ;
+--------------------------+---------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID    ; 255656412009850.172313838719060 ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP   ; 100                             ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP   ; -40                             ; --            ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                    ; --            ; --          ; --         ;
+--------------------------+---------------------------------+---------------+-------------+------------+


+------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                  ;
+-----------------------------------------------+--------------+---------------------+
; Module Name                                   ; Elapsed Time ; Peak Virtual Memory ;
+-----------------------------------------------+--------------+---------------------+
; Synthesis (Analysis & Elaboration)            ; 00:00:10     ; 595 MB              ;
; Synthesis (Logic Synthesis)                   ; 00:00:58     ; 777 MB              ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; 00:30:10     ; 10853 MB            ;
; Timing Analyzer                               ; 00:01:22     ; 1640 MB             ;
; Fitter (Fast Forward)                         ; 00:03:25     ; 4445 MB             ;
; Total                                         ; 00:36:05     ; --                  ;
+-----------------------------------------------+--------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                             ;
+-----------------------------------------------+------------------+------------+------------+----------------+
; Module Name                                   ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-----------------------------------------------+------------------+------------+------------+----------------+
; Synthesis (Analysis & Elaboration)            ; nshirazi-mobl1   ; Windows 11 ; 10.0.22631 ; x86_64         ;
; Synthesis (Logic Synthesis)                   ; nshirazi-mobl1   ; Windows 11 ; 10.0.22631 ; x86_64         ;
; Fitter (Plan, Place, Route, Retime, Finalize) ; nshirazi-mobl1   ; Windows 11 ; 10.0.22631 ; x86_64         ;
; Timing Analyzer                               ; nshirazi-mobl1   ; Windows 11 ; 10.0.22631 ; x86_64         ;
; Fitter (Fast Forward)                         ; nshirazi-mobl1   ; Windows 11 ; 10.0.22631 ; x86_64         ;
+-----------------------------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off --analysis_and_elaboration top -c top
quartus_syn --read_settings_files=on --write_settings_files=off --synthesis top -c top
quartus_fit --read_settings_files=on --write_settings_files=off top -c top --plan --place --route --retime --finalize
quartus_sta top -c top --mode=finalize
quartus_fit --read_settings_files=on --write_settings_files=off top -c top --fastforward --continue_flow



