/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	PRINT_OPTIONS = "Print_options_version 6\
range_start 0ps\
range_end 1.0ms\
width 1\
names_percentage 25\
comments 1\
grid_lines 1\
time_bars 1\
name_every_page 0\
expand_groups 0\
print_all 1\
print_row_height 100";
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000000.0;
	SIMULATION_TIME = 1000000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleReadAddress")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleReadAddress[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadAddress[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleReadAddress";
}

SIGNAL("RAMModuleReadData")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("RAMModuleReadData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleReadData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "RAMModuleReadData";
}

SIGNAL("RAMModuleWriteData")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleWriteData[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("RAMModuleWriteData[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteData";
}

SIGNAL("Reset")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleWriteEnable")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleWriteAddress")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("RAMModuleWriteAddress[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

SIGNAL("RAMModuleWriteAddress[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "RAMModuleWriteAddress";
}

TRANSITION_LIST("Clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 50;
			LEVEL 0 FOR 10000.0;
			LEVEL 1 FOR 10000.0;
		}
	}
}

TRANSITION_LIST("RAMModuleReadAddress[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 60160.0;
		LEVEL 1 FOR 39680.0;
		LEVEL 0 FOR 900160.0;
	}
}

TRANSITION_LIST("RAMModuleReadAddress[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 60160.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 900160.0;
	}
}

TRANSITION_LIST("RAMModuleReadData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21772.207;
		LEVEL 1 FOR 19194.512;
		LEVEL 0 FOR 9043.586;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.446;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.148;
		LEVEL 1 FOR 889989.695;
	}
}

TRANSITION_LIST("RAMModuleReadData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21771.927;
		LEVEL 1 FOR 19194.382;
		LEVEL 0 FOR 9044.14;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.022;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.572;
		LEVEL 1 FOR 889989.551;
	}
}

TRANSITION_LIST("RAMModuleReadData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21771.932;
		LEVEL 1 FOR 19194.383;
		LEVEL 0 FOR 9043.895;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.266;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.328;
		LEVEL 1 FOR 889989.79;
	}
}

TRANSITION_LIST("RAMModuleReadData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21772.123;
		LEVEL 1 FOR 19194.372;
		LEVEL 0 FOR 9044.11;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.062;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.532;
		LEVEL 1 FOR 889989.395;
	}
}

TRANSITION_LIST("RAMModuleReadData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21772.523;
		LEVEL 1 FOR 19194.383;
		LEVEL 0 FOR 9044.099;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.062;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.532;
		LEVEL 1 FOR 889988.995;
	}
}

TRANSITION_LIST("RAMModuleReadData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21771.839;
		LEVEL 1 FOR 19194.521;
		LEVEL 0 FOR 9043.579;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.444;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.15;
		LEVEL 1 FOR 889990.061;
	}
}

TRANSITION_LIST("RAMModuleReadData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21772.773;
		LEVEL 1 FOR 19194.445;
		LEVEL 0 FOR 9043.247;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.852;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10157.742;
		LEVEL 1 FOR 889989.535;
	}
}

TRANSITION_LIST("RAMModuleReadData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21772.631;
		LEVEL 1 FOR 19194.376;
		LEVEL 0 FOR 9043.899;
		LEVEL 1 FOR 20000.0;
		LEVEL 0 FOR 29841.269;
		LEVEL 1 FOR 0.406;
		LEVEL 0 FOR 10158.325;
		LEVEL 1 FOR 889989.094;
	}
}

TRANSITION_LIST("RAMModuleWriteData[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 959040.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 959040.0;
	}
}

TRANSITION_LIST("RAMModuleWriteData[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("Reset")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteEnable")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 39680.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 21760.0;
		LEVEL 1 FOR 19200.0;
		LEVEL 0 FOR 959040.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 80640.0;
		LEVEL 1 FOR 20480.0;
		LEVEL 0 FOR 898880.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

TRANSITION_LIST("RAMModuleWriteAddress[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Reset";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	CHILDREN = 3, 4, 5, 6, 7, 8, 9, 10;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadAddress[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 2;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
	CHILDREN = 12, 13, 14, 15, 16, 17, 18, 19;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleReadData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 11;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 20;
	TREE_LEVEL = 0;
	CHILDREN = 21, 22, 23, 24, 25, 26, 27, 28;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteAddress[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 20;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 29;
	TREE_LEVEL = 0;
	CHILDREN = 30, 31, 32, 33, 34, 35, 36, 37;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteData[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 29;
}

DISPLAY_LINE
{
	CHANNEL = "RAMModuleWriteEnable";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 38;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 16800;
	MASTER = TRUE;
}
;
