
---------- Begin Simulation Statistics ----------
final_tick                               371667982510500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899140                       # Number of bytes of host memory used
host_op_rate                                   110732                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   202.06                       # Real time elapsed on the host
host_tick_rate                               34086832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006888                       # Number of seconds simulated
sim_ticks                                  6887628000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        140498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       129481                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6699                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       148486                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69998                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       129481                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        59483                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          180221                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18105                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4273                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            719153                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611862                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6845                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1472215                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       793187                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13547541                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.651566                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.750638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8694274     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       805691      5.95%     70.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       884238      6.53%     76.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       306820      2.26%     78.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       564173      4.16%     83.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       276955      2.04%     85.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       341383      2.52%     87.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       201792      1.49%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1472215     10.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13547541                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.377523                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.377523                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9747030                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23447227                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           769783                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2414679                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13433                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        709769                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694975                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1835                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2375926                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   745                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              180221                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1122823                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12446148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10750980                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1046                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26866                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013083                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1194243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88103                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.780457                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13655031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.738043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.129528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10087966     73.88%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           114460      0.84%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           225532      1.65%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           174763      1.28%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           192542      1.41%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           150460      1.10%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           232033      1.70%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            89650      0.66%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2387625     17.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13655031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696118                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18488641                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9113                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138409                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.690678                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10243229                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2375926                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          209256                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7710536                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          393                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446147                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23285681                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7867303                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19197                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23289481                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3252669                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13433                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3258418                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34387                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       607141                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       203759                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218155                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          286                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28613778                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23045066                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607891                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17394061                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.672935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23101609                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22022222                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2042503                       # number of integer regfile writes
system.switch_cpus.ipc                       0.725941                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.725941                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55519      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3802150     16.31%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3648      0.02%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          791      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56876      0.24%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5020      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5160      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262505     22.58%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855517     16.54%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       906493      3.89%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131657      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6965897     29.89%     90.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2245629      9.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23308681                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21767569                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42643412                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20736236                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21029175                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1007038                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043204                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13324      1.32%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            729      0.07%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       117951     11.71%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       255678     25.39%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87026      8.64%     47.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14427      1.43%     48.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       469396     46.61%     95.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        48144      4.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2492631                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18640002                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2308830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3167764                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23280851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23308681                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4830                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       910980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3986                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       628158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13655031                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.706967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.476408                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8087582     59.23%     59.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       745477      5.46%     64.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       801353      5.87%     70.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       664713      4.87%     75.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       924862      6.77%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       737267      5.40%     87.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       754013      5.52%     93.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       461614      3.38%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       478150      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13655031                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.692072                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1122996                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   251                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        17467                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       108494                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7710536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10752377                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13775234                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3536143                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          88802                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1094921                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1024861                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         24145                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68458214                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23365264                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21365598                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2790676                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4942500                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13433                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6219453                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           922423                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763029                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22133406                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           68                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4301935                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35159969                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46443492                       # The number of ROB writes
system.switch_cpus.timesIdled                    1371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240000                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38785                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20786                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45093                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23028                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51591                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       215117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       215117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 215117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74619                       # Request fanout histogram
system.membus.reqLayer2.occupancy           238524500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          412499250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6887628000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1759                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          114521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82841                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       257792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11606080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11863872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           80682                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1330304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           201450                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.394291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 162664     80.75%     80.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38786     19.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             201450                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          184604000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177740498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3401997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          921                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        45228                       # number of demand (read+write) hits
system.l2.demand_hits::total                    46149                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          921                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        45228                       # number of overall hits
system.l2.overall_hits::total                   46149                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1346                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        73267                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1346                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        73267                       # number of overall misses
system.l2.overall_misses::total                 74619                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    110187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7482123500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7592311000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    110187500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7482123500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7592311000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.593736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.618313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.617871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.593736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.618313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.617871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81862.927192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102121.330203                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101747.691607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81862.927192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102121.330203                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101747.691607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20786                       # number of writebacks
system.l2.writebacks::total                     20786                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        73267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        73267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     96727500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6749453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6846181000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     96727500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6749453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6846181000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.593736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.618313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.617821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.593736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.618313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.617821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71862.927192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92121.330203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91755.873641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71862.927192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92121.330203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91755.873641                       # average overall mshr miss latency
system.l2.replacements                          80682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62848                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1758                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        23982                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         23982                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12630                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        23028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23028                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2248853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2248853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.645802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97657.330207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97657.330207                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2018573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2018573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.645802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87657.330207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87657.330207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    110187500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110187500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.593736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.594094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81862.927192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81741.468843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     96727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.593736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.593213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71862.927192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71862.927192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        50239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5233270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5233270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.606480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104167.489401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104159.196306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        50239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4730880500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4730880500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.606480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94167.489401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94167.489401                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7762.106155                       # Cycle average of tags in use
system.l2.tags.total_refs                      116781                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     80682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.447423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     423.821509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.281373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.410755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    67.974500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7268.618018                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.887282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2008866                       # Number of tag accesses
system.l2.tags.data_accesses                  2008866                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        86144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4689088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4775616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        86144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1330304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1330304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        73267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             37168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     12507063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    680798673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             693361488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     12507063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12525647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193143997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193143997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193143997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            37168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     12507063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    680798673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            886505485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     73261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233593750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20786                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1298                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2356111750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  373035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3754993000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31580.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50330.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11256                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15017                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.333082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.865535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.785103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        60330     87.34%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5022      7.27%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2015      2.92%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1002      1.45%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      0.48%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      0.25%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           85      0.12%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      0.07%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69076                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.542332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.950407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.339401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1249     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.579073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.549231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              923     73.72%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      1.36%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              243     19.41%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      4.63%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.80%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4774848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1328448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4775232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1330304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       693.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    693.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6886913000                       # Total gap between requests
system.mem_ctrls.avgGap                      72190.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        86144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4688704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1328448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12507063.389602342620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 680742920.494544744492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192874528.066846817732                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        73267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41331500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3713661500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 159352422500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30706.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50686.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7666334.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            245930160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130688415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           268856700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           57237300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3046392360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         79440480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4371887175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.744962                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    181022250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6476754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            247379580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            131455005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           263837280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           51114240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3046460760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         78688800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4362277425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.349743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    181848750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6475928250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6887617000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1120271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120279                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120271                       # number of overall hits
system.cpu.icache.overall_hits::total         1120279                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2552                       # number of overall misses
system.cpu.icache.overall_misses::total          2554                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    141739498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141739498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    141739498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141739498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1122823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1122833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1122823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1122833                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55540.555643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55497.062647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55540.555643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55497.062647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          304                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1759                       # number of writebacks
system.cpu.icache.writebacks::total              1759                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    123333998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123333998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    123333998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123333998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54404.057345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54404.057345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54404.057345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54404.057345                       # average overall mshr miss latency
system.cpu.icache.replacements                   1759                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120279                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2554                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    141739498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141739498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1122823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1122833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55540.555643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55497.062647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    123333998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123333998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54404.057345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54404.057345                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720805                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.781126                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2247935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2247935                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9118436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9118440                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9135023                       # number of overall hits
system.cpu.dcache.overall_hits::total         9135027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       175298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         175302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       180415                       # number of overall misses
system.cpu.dcache.overall_misses::total        180419                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11582824784                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11582824784                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11582824784                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11582824784                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9293734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9293742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9315438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9315446                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66075.053817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66073.546132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64201.007588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64199.584212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1997505                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             35174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.789248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62848                       # number of writebacks
system.cpu.dcache.writebacks::total             62848                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        58401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        58401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58401                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8011602784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8011602784                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8145079784                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8145079784                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012720                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68535.572205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68535.572205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68737.750825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68737.750825                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117473                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6926151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6926155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       139617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9110373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9110373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7065768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7065776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019760                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65252.608923                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65250.739502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        58377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5575126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5575126000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68625.381585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68625.381585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2472451284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2472451284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 69293.217230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69293.217230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2436476784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2436476784                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 68330.952800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68330.952800                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         5117                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5117                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.235763                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.235763                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    133477000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    133477000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073627                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073627                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 83527.534418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83527.534418                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371667982510500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.018786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8964850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.314132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.018782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18749389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18749389                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371685694562500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899408                       # Number of bytes of host memory used
host_op_rate                                   149993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   598.74                       # Real time elapsed on the host
host_tick_rate                               29582211                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017712                       # Number of seconds simulated
sim_ticks                                 17712052000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       172552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        345140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104957                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120264                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84615                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104957                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20342                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136649                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15372                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591010                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989344                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4379374                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400311                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     35237254                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.913656                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.867758                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     20552098     58.32%     58.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2440723      6.93%     65.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2705198      7.68%     72.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       899991      2.55%     75.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1728367      4.90%     80.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       870281      2.47%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1047546      2.97%     85.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       613676      1.74%     87.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4379374     12.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     35237254                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.180803                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.180803                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      24317101                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307793                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1932048                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6877129                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17727                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2276363                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356448                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7097482                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136649                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250813                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              32125573                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410076                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35454                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003858                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3277068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99987                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.886687                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     35420368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.973273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.264839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24901340     70.30%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           337972      0.95%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           708833      2.00%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           508512      1.44%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542047      1.53%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           434333      1.23%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           693053      1.96%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           239517      0.68%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7054761     19.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     35420368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107962297                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57511081                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111116                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.959694                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30968052                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7097482                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          306519                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366026                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           40                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254754                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118000                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23870570                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12000                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69420403                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           6538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7644426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17727                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7659577                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        96584                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1963260                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412626                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500029                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85034576                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68749588                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608959                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51782609                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.940757                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68877427                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63959276                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035871                       # number of integer regfile writes
system.switch_cpus.ipc                       0.846881                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.846881                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712186     13.99%     14.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143258      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430897     23.66%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007020     17.29%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2300130      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283480      0.41%     59.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21574379     31.07%     90.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6814156      9.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69432403                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67467158                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132202740                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64320337                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65003776                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3030348                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043645                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2736      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       373916     12.34%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       808136     26.67%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     39.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261196      8.62%     47.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33657      1.11%     48.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1419360     46.84%     95.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       131347      4.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4872698                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45114169                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5800947                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69432403                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1387                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       832425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     35420368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.960239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.552268                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     18789989     53.05%     53.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2206047      6.23%     59.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2424661      6.85%     66.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1989920      5.62%     71.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2810794      7.94%     79.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2220327      6.27%     85.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2203216      6.22%     92.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1360145      3.84%     96.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1415269      4.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     35420368                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.960033                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250813                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43272                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       263596                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31891186                       # number of misc regfile reads
system.switch_cpus.numCycles                 35424104                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8123735                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         172332                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2983008                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1647926                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         46418                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203779477                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69180129                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62706210                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8083634                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13743315                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17727                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16212264                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533389                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108117295                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484940                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13889241                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             99490476                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847686                       # The number of ROB writes
system.switch_cpus.timesIdled                     148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        93694                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666664                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          93694                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57180                       # Transaction distribution
system.membus.trans_dist::CleanEvict           115372                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56336                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        116252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       517728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       517728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14705152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14705152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14705152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172588                       # Request fanout histogram
system.membus.reqLayer2.occupancy           605925000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          954399250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  17712052000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            240974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       266969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          271641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240636                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     34738304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34781312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          205613                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3659520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           538944                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173847                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.378979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 445250     82.62%     82.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93694     17.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             538944                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          543457000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499495500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            512483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          314                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       160429                       # number of demand (read+write) hits
system.l2.demand_hits::total                   160743                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          314                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       160429                       # number of overall hits
system.l2.overall_hits::total                  160743                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       172566                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172588                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       172566                       # number of overall misses
system.l2.overall_misses::total                172588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  17806259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17808845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  17806259000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17808845000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333331                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333331                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.065476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.518224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.517768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.065476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.518224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.517768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 117545.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103185.210296                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103187.040814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 117545.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103185.210296                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103187.040814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               57180                       # number of writebacks
system.l2.writebacks::total                     57180                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       172566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       172566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  16080599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16082965000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  16080599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16082965000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.065476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.518224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.517768                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.065476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.518224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.517768                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 107545.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93185.210296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93187.040814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 107545.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93185.210296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93187.040814                       # average overall mshr miss latency
system.l2.replacements                         205613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       209789                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           209789                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       209789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       209789                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        60633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         60633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        36023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        56336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5482614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5482614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.609968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.609968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97319.902016                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97319.902016                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        56336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4919254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4919254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.609968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.609968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87319.902016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87319.902016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                314                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.065476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 117545.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117545.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2366000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2366000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.065476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 107545.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107545.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       124406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            124406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       116230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          116230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12323645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12323645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.483012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.483012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 106028.090854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106028.090854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       116230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       116230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11161345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11161345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.483012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.483012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 96028.090854                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96028.090854                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      705267                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    213805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.298646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     452.587115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.649440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7731.763445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.055247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.943819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3961                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5538925                       # Number of tag accesses
system.l2.tags.data_accesses                  5538925                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17712052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11044224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11045632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3659520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3659520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       172566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        79494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    623542885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             623622379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        79494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            79494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206611860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206611860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206611860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        79494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    623542885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            830234238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    172530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138016250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              357119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53801                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57180                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5693203250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  862760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8928553250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32994.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51744.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    21730                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       165395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.900777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.790295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    87.024195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       145785     88.14%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10135      6.13%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4734      2.86%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2683      1.62%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1161      0.70%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      0.34%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          193      0.12%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          104      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       165395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.421560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.932221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.474236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               4      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             25      0.73%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            71      2.07%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           158      4.62%      7.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           524     15.31%     22.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           726     21.21%     44.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           823     24.04%     68.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           530     15.48%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           260      7.60%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           169      4.94%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            70      2.04%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            30      0.88%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.23%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.18%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3423                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.704061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.667460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.135889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2399     70.08%     70.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      0.53%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              695     20.30%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              252      7.36%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      1.58%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3423                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11043328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3659392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11045632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3659520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       623.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    623.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17712234000                       # Total gap between requests
system.mem_ctrls.avgGap                      77087.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11041920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3659392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 79493.894891455828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 623412803.891948819160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206604632.822893708944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           22                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       172566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        57180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   8927096750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 429269675500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     66204.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51731.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7507339.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            593369700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            315394860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           617431500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          148629060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1398306000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7770455460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        257886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11101472820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.775081                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    605261250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    591500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16515290750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            587507760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            312279165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           614589780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          149840100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1398306000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7776912420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252448800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11091884025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.233709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    591055750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    591500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16529496250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24599669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370753                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370745                       # number of overall hits
system.cpu.icache.overall_hits::total         4370753                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2891                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2891                       # number of overall misses
system.cpu.icache.overall_misses::total          2893                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    148548498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148548498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    148548498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148548498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51383.084746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51347.562392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51383.084746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51347.562392                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          304                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2095                       # number of writebacks
system.cpu.icache.writebacks::total              2095                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          288                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          288                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          288                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          288                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    129794998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129794998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    129794998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129794998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49863.618133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49863.618133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49863.618133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49863.618133                       # average overall mshr miss latency
system.cpu.icache.replacements                   2095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370753                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2891                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2893                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    148548498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148548498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51383.084746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51347.562392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          288                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    129794998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129794998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49863.618133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49863.618133                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.030956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1678.832246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.030932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749897                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36723881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36723885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36779260                       # number of overall hits
system.cpu.dcache.overall_hits::total        36779264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       665512                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         665516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       683677                       # number of overall misses
system.cpu.dcache.overall_misses::total        683681                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  39280147318                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39280147318                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  39280147318                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39280147318                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37389393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37389401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37462937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37462945                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018250                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59022.447857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59022.093110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57454.247134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57453.910988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7453270                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            134079                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.588646                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       272637                       # number of writebacks
system.cpu.dcache.writebacks::total            272637                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       219465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       219465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       219465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       219465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  27730822318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27730822318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28169685318                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28169685318                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62170.180089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62170.180089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62392.711506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62392.711506                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450470                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27869272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27869276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       537404                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        537408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30710898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30710898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28406676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28406684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57146.761096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57146.335745                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       219372                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       219372                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19290668500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19290668500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60656.375774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60656.375774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8569249318                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8569249318                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 66890.821167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66890.821167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       128015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       128015                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8440153818                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8440153818                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 65930.975417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65930.975417                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55379                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55379                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        18165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        18165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73544                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.246995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.246995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    438863000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    438863000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074010                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074010                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 80628.881132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80628.881132                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371685694562500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.067582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37230758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.461246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.067578                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000066                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          803                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75377384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75377384                       # Number of data accesses

---------- End Simulation Statistics   ----------
