Release 4.1i - Map E.30
Xilinx Mapping Report File for Design 'project2'

Design Information
------------------
Command Line   : map -p xcv50-pq240-6 -cm area -ir -k 4 -c 100 -tx off
project2.ngd 
Target Device  : xv50
Target Package : pq240
Target Speed   : -6
Mapper Version : virtex -- $Revision: 1.58 $
Mapped Date    : Tue Aug 10 11:18:55 2004

Design Summary
--------------
   Number of errors:      0
   Number of warnings:    8
   Number of Slices:                742 out of    768   96%
   Number of Slices containing
      unrelated logic:                0 out of    742    0%
   Total Number Slice Registers:    344 out of  1,536   22%
      Number used as Flip Flops:                  302
      Number used as Latches:                      42
   Total Number 4 input LUTs:     1,207 out of  1,536   78%
      Number used as LUTs:                      1,178
      Number used as a route-thru:                 29
   Number of bonded IOBs:            55 out of    166   33%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  11,016
Additional JTAG gate count for IOBs:  2,688

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:95 - IBUF symbol "xlxi_16" (output signal=xlxn_1) is promoted to
   indicate the use of GCLKIOB site.
WARNING:MapLib:135 - Clock buffer is designated to drive clock loads. BUFG
   symbol "xlxi_17" (output signal=clk) has a mix of clock and non-clock loads.
WARNING:Pack:266 - The function generator xlxi_1_xlxi_17_I_108_LUT_7 failed to
   merge with F5 multiplexer xlxi_1_xlxi_17_I_107_LUT_6.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_17_N105
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   xlxi_30_pctofpgainterface_pportinterface_N361 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_10_N25 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net xlxi_1_xlxi_5_N107 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:DesignRules:367 - Netcheck: Loadless. Net
   xlxi_1_xlxi_15_xlxi_23/co_dummy has no load.

Section 3 - Informational
-------------------------
INFO:MapLib:62 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) removed
  22 block(s) optimized away
   3 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "xlxi_1_xlxi_15_xlxi_23/ofl" is sourceless and has been removed.
The signal "xlxi_1_xlxi_15_xlxi_23/N187" is sourceless and has been removed.
The signal "xlxi_3_xlxi_7/d0" is sourceless and has been removed.
Unused block "xlxi_1_xlxi_15_xlxi_2/VCC" (ONE) removed.
Unused block "xlxi_1_xlxi_15_xlxi_23/GND_I" (ZERO) removed.
Unused block "xlxi_1_xlxi_15_xlxi_23/i_36_353" (XOR) removed.
Unused block "xlxi_1_xlxi_15_xlxi_9/VCC" (ONE) removed.
Unused block "xlxi_1_xlxi_2/VCC" (ONE) removed.
Unused block "xlxi_3_busamux/VCC" (ONE) removed.
Unused block "xlxi_3_busbmux/VCC" (ONE) removed.
Unused block "xlxi_3_xlxi_7/i_36_37" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		GND_I
VCC 		XST_VCC
GND 		xlxi_1_xlxi_15_xlxi_2/GND
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU10
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU13
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU16
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU19
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU22
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU25
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU28
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU31
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU34
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU37
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU4
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU40
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU43
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU46
LUT4 		xlxi_1_xlxi_15_xlxi_9/BU7
GND 		xlxi_1_xlxi_15_xlxi_9/GND
GND 		xlxi_1_xlxi_2/GND
GND 		xlxi_3_busamux/GND
GND 		xlxi_3_busbmux/GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clock                              | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| finish                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr16                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr17                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr18                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<0>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<10>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<11>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<12>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<13>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<14>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<15>                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<1>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<2>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<3>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<4>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<5>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<6>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<7>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<8>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| laddr<9>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| lcen                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTFF    |          |       |
| ldata<0>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<10>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<11>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<12>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<13>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<14>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<15>                          | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<1>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<2>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<3>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<4>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<5>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<6>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<7>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<8>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| ldata<9>                           | IOB     | BIDIR     | LVTTL       | 12       | SLOW |          |          |       |
| loen                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| lwen                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| overflow                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ppdata<0>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<1>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<2>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<3>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<4>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<5>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<6>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppdata<7>                          | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| ppstatus3                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ppstatus4                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ppstatus5                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| ppstatus6                          | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| reset                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| start                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| zero                               | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
xlxi_3_busbmux/hset                     
xlxi_3_busamux/hset                     
xlxi_1_xlxi_2/hset                      
xlxi_1_xlxi_15_xlxi_9/hset              
xlxi_1_xlxi_15_xlxi_23/hset             
xlxi_1_xlxi_15_xlxi_2/hset              

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
