// Seed: 3114680478
module module_0 (
    output wire  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output tri   id_3,
    output uwire id_4,
    input  wor   id_5
    , id_9,
    input  tri0  id_6,
    input  uwire id_7
);
  always_comb @(posedge -1, negedge -1) id_9 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd74
) (
    output tri  id_0,
    output tri  id_1,
    input  wire _id_2,
    output wire id_3,
    input  wand id_4,
    input  wand id_5,
    input  wand id_6,
    input  tri0 id_7
);
  int [id_2 : 1] id_9;
  ;
  assign #id_10 id_1 = id_5 != id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_0,
      id_3,
      id_5,
      id_6,
      id_6
  );
endmodule
