

================================================================
== Vivado HLS Report for 'rasterization2_odd'
================================================================
* Date:           Tue Aug 18 16:35:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        F200818_rendering_hls
* Solution:       rasterization2_m
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.382 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |        ?|        ?|        21|          1|          1|          ?|    yes   |
        |- Loop 2  |        0|    65535|         2|          1|          1| 0 ~ 65535 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 2
  Pipeline-0 : II = 1, D = 21, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 1, D = 2, States = { 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 29 5 
5 --> 26 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 5 
26 --> 27 
27 --> 29 28 
28 --> 27 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:338]   --->   Operation 30 'read' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%flag_V = trunc i32 %tmp_V_2 to i2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:339]   --->   Operation 31 'trunc' 'flag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 8, i32 15)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:340]   --->   Operation 32 'partselect' 'triangle_2d_same_x0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 16, i32 23)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:341]   --->   Operation 33 'partselect' 'triangle_2d_same_y0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 24, i32 31)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:342]   --->   Operation 34 'partselect' 'triangle_2d_same_x1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln361 = icmp eq i2 %flag_V, 0" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:361]   --->   Operation 35 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:344]   --->   Operation 36 'read' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_s = trunc i32 %tmp_V_3 to i8" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:345]   --->   Operation 37 'trunc' 'triangle_2d_same_y1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 8, i32 15)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:346]   --->   Operation 38 'partselect' 'triangle_2d_same_x2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 16, i32 23)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:347]   --->   Operation 39 'partselect' 'triangle_2d_same_y2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 24, i32 31)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:348]   --->   Operation 40 'partselect' 'triangle_2d_same_z_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:350]   --->   Operation 41 'read' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V_4 to i16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:351]   --->   Operation 42 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:352]   --->   Operation 43 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:355]   --->   Operation 44 'read' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i32 %tmp_V_5 to i8" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:356]   --->   Operation 45 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:358]   --->   Operation 46 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361, label %.preheader.preheader, label %0" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:361]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 0)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:363]   --->   Operation 48 'write' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:364]   --->   Operation 49 'br' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_1 = alloca i16"   --->   Operation 50 'alloca' 't_V_1' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%t_V = alloca i16"   --->   Operation 51 'alloca' 't_V' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %p_Result_1 to i16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 52 'zext' 'zext_ln1371' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V_11 = zext i8 %triangle_2d_same_x0_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 53 'zext' 'rhs_V_11' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_14 = zext i8 %triangle_2d_same_y1_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 54 'zext' 'lhs_V_14' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_12 = zext i8 %triangle_2d_same_y0_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 55 'zext' 'rhs_V_12' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.91ns)   --->   "%ret_V_3 = sub i9 %lhs_V_14, %rhs_V_12" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 56 'sub' 'ret_V_3' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %ret_V_3 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 57 'sext' 'rhs_V_2' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_15 = zext i8 %triangle_2d_same_x1_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 58 'zext' 'lhs_V_15' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%ret_V_6 = sub i9 %lhs_V_15, %rhs_V_11" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 59 'sub' 'ret_V_6' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i9 %ret_V_6 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 60 'sext' 'rhs_V_3' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V_16 = zext i8 %triangle_2d_same_y2_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 61 'zext' 'lhs_V_16' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.91ns)   --->   "%ret_V_10 = sub i9 %lhs_V_16, %lhs_V_14" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 62 'sub' 'ret_V_10' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i9 %ret_V_10 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 63 'sext' 'rhs_V_6' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V_17 = zext i8 %triangle_2d_same_x2_s to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 64 'zext' 'lhs_V_17' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.91ns)   --->   "%ret_V_13 = sub i9 %lhs_V_17, %lhs_V_15" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 65 'sub' 'ret_V_13' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i9 %ret_V_13 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 66 'sext' 'rhs_V_7' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.91ns)   --->   "%ret_V_17 = sub i9 %rhs_V_12, %lhs_V_16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 67 'sub' 'ret_V_17' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i9 %ret_V_17 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 68 'sext' 'rhs_V_10' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.91ns)   --->   "%ret_V_20 = sub i9 %rhs_V_11, %lhs_V_17" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 69 'sub' 'ret_V_20' <Predicate = (icmp_ln361)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %ret_V_20 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 70 'sext' 'rhs_V' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 71 'store' <Predicate = (icmp_ln361)> <Delay = 1.76>
ST_4 : Operation 72 [1/1] (1.76ns)   --->   "store i16 0, i16* %t_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 72 'store' <Predicate = (icmp_ln361)> <Delay = 1.76>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 73 'br' <Predicate = (icmp_ln361)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.86>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%t_V_2 = phi i16 [ %k_V, %RAST2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 74 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.42ns)   --->   "%icmp_ln369 = icmp eq i16 %t_V_2, %trunc_ln647" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 75 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.07ns)   --->   "%k_V = add i16 %t_V_2, 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 76 'add' 'k_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln369, label %2, label %RAST2_begin" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [20/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 78 'urem' 'urem_ln1372' <Predicate = (!icmp_ln369)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [20/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 79 'udiv' 'ret_V_1' <Predicate = (!icmp_ln369)> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 80 [19/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 80 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [19/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 81 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.86>
ST_7 : Operation 82 [18/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 82 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [18/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 83 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 84 [17/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 84 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [17/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 85 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 86 [16/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 86 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [16/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 87 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 88 [15/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 88 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [15/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 89 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 90 [14/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 90 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [14/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 91 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 92 [13/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 92 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [13/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 93 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.86>
ST_13 : Operation 94 [12/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 94 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [12/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 95 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 96 [11/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 96 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [11/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 97 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.86>
ST_15 : Operation 98 [10/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 98 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [10/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 99 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.86>
ST_16 : Operation 100 [9/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 100 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [9/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 101 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.86>
ST_17 : Operation 102 [8/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 102 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [8/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 103 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.86>
ST_18 : Operation 104 [7/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 104 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [7/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 105 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.86>
ST_19 : Operation 106 [6/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 106 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [6/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 107 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.86>
ST_20 : Operation 108 [5/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 108 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [5/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 109 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.86>
ST_21 : Operation 110 [4/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 110 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 111 [4/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 111 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.86>
ST_22 : Operation 112 [3/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 112 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [3/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 113 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.86>
ST_23 : Operation 114 [2/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 114 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [2/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 115 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.69>
ST_24 : Operation 116 [1/20] (3.86ns)   --->   "%urem_ln1372 = urem i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 116 'urem' 'urem_ln1372' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%ret_V = trunc i16 %urem_ln1372 to i8" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 117 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (1.91ns)   --->   "%x_V = add i8 %ret_V, %p_Result_9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372]   --->   Operation 118 'add' 'x_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/20] (3.86ns)   --->   "%ret_V_1 = udiv i16 %t_V_2, %zext_ln1371" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 119 'udiv' 'ret_V_1' <Predicate = true> <Delay = 3.86> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i16 %ret_V_1 to i8" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 120 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (1.91ns)   --->   "%y_V = add i8 %trunc_ln209, %trunc_ln647_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:373]   --->   Operation 121 'add' 'y_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %x_V to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 122 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (1.91ns)   --->   "%ret_V_2 = sub i9 %lhs_V, %rhs_V_11" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 123 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i8 %y_V to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 124 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (1.91ns)   --->   "%ret_V_5 = sub i9 %lhs_V_3, %rhs_V_12" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 125 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (1.91ns)   --->   "%ret_V_9 = sub i9 %lhs_V, %lhs_V_15" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 126 'sub' 'ret_V_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (1.91ns)   --->   "%ret_V_12 = sub i9 %lhs_V_3, %lhs_V_14" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 127 'sub' 'ret_V_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (1.91ns)   --->   "%ret_V_16 = sub i9 %lhs_V, %lhs_V_17" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 128 'sub' 'ret_V_16' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (1.91ns)   --->   "%ret_V_19 = sub i9 %lhs_V_3, %lhs_V_16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 129 'sub' 'ret_V_19' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.38>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:370]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:370]   --->   Operation 131 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:371]   --->   Operation 132 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %ret_V_2 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 133 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (4.35ns)   --->   "%ret_V_4 = mul i18 %rhs_V_2, %lhs_V_2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 134 'mul' 'ret_V_4' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i9 %ret_V_5 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 135 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (3.36ns) (grouped into DSP with root node ret_V_8)   --->   "%ret_V_7 = mul i18 %rhs_V_3, %lhs_V_5" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 136 'mul' 'ret_V_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_8 = sub i18 %ret_V_4, %ret_V_7" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 137 'sub' 'ret_V_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i9 %ret_V_9 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 138 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (4.35ns)   --->   "%ret_V_11 = mul i18 %rhs_V_6, %lhs_V_7" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 139 'mul' 'ret_V_11' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i9 %ret_V_12 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 140 'sext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node ret_V_15)   --->   "%ret_V_14 = mul i18 %rhs_V_7, %lhs_V_9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 141 'mul' 'ret_V_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 142 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_15 = sub i18 %ret_V_11, %ret_V_14" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:89->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 142 'sub' 'ret_V_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i9 %ret_V_16 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 143 'sext' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (4.35ns)   --->   "%ret_V_18 = mul i18 %lhs_V_11, %rhs_V_10" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 144 'mul' 'ret_V_18' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i9 %ret_V_19 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 145 'sext' 'lhs_V_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (3.36ns) (grouped into DSP with root node ret_V_22)   --->   "%ret_V_21 = mul i18 %rhs_V, %lhs_V_13" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 146 'mul' 'ret_V_21' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 147 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_22 = sub i18 %ret_V_18, %ret_V_21" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:90->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 147 'sub' 'ret_V_22' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln92_1)   --->   "%or_ln92 = or i18 %ret_V_8, %ret_V_15" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:92->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 148 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (1.01ns) (out node of the LUT)   --->   "%or_ln92_1 = or i18 %or_ln92, %ret_V_22" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:92->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 149 'or' 'or_ln92_1' <Predicate = true> <Delay = 1.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %or_ln92_1, i32 17)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:92->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 150 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %RAST2_end, label %1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%t_V_1_load = load i16* %t_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:382]   --->   Operation 152 'load' 't_V_1_load' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%t_V_load = load i16* %t_V" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:381]   --->   Operation 153 'load' 't_V_load' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %t_V_load to i64" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:377]   --->   Operation 154 'zext' 'zext_ln544' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%fragment_x_V_addr = getelementptr [500 x i8]* @fragment_x_V, i64 0, i64 %zext_ln544" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:377]   --->   Operation 155 'getelementptr' 'fragment_x_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (3.25ns)   --->   "store i8 %x_V, i8* %fragment_x_V_addr, align 4" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:377]   --->   Operation 156 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%fragment_y_V_addr = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %zext_ln544" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:378]   --->   Operation 157 'getelementptr' 'fragment_y_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %y_V, i8* %fragment_y_V_addr, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:378]   --->   Operation 158 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%fragment_z_V_addr = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %zext_ln544" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:379]   --->   Operation 159 'getelementptr' 'fragment_z_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %triangle_2d_same_z_V, i8* %fragment_z_V_addr, align 2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:379]   --->   Operation 160 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%fragment_color_V_add = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %zext_ln544" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:380]   --->   Operation 161 'getelementptr' 'fragment_color_V_add' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (3.25ns)   --->   "store i8 100, i8* %fragment_color_V_add, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:380]   --->   Operation 162 'store' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_25 : Operation 163 [1/1] (2.07ns)   --->   "%i_V = add i16 %t_V_load, 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:381]   --->   Operation 163 'add' 'i_V' <Predicate = (!tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/1] (2.07ns)   --->   "%i_top_V = add i16 %t_V_1_load, 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:382]   --->   Operation 164 'add' 'i_top_V' <Predicate = (!tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (1.76ns)   --->   "store i16 %i_V, i16* %t_V" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:383]   --->   Operation 165 'store' <Predicate = (!tmp_2)> <Delay = 1.76>
ST_25 : Operation 166 [1/1] (1.76ns)   --->   "store i16 %i_top_V, i16* %t_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:383]   --->   Operation 166 'store' <Predicate = (!tmp_2)> <Delay = 1.76>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "br label %RAST2_end" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:383]   --->   Operation 167 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:384]   --->   Operation 168 'specregionend' 'empty' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369]   --->   Operation 169 'br' <Predicate = (!icmp_ln369)> <Delay = 0.00>

State 26 <SV = 5> <Delay = 1.76>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%t_V_1_load_1 = load i16* %t_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:386]   --->   Operation 170 'load' 't_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_V = zext i16 %t_V_1_load_1 to i32" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:386]   --->   Operation 171 'zext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:386]   --->   Operation 172 'write' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.76ns)   --->   "br label %3" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 6> <Delay = 3.25>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %2 ], [ %j, %hls_label_0 ]"   --->   Operation 174 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i16* %t_V" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 175 'load' 't_V_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (2.42ns)   --->   "%icmp_ln387 = icmp eq i16 %i_op_assign, %t_V_load_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 176 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 177 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (2.07ns)   --->   "%j = add i16 %i_op_assign, 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 178 'add' 'j' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %.loopexit.loopexit, label %hls_label_0" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i16 %i_op_assign to i64" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389]   --->   Operation 180 'zext' 'zext_ln389' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%fragment_x_V_addr_1 = getelementptr [500 x i8]* @fragment_x_V, i64 0, i64 %zext_ln389" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389]   --->   Operation 181 'getelementptr' 'fragment_x_V_addr_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_27 : Operation 182 [2/2] (3.25ns)   --->   "%fragment_x_V_load = load i8* %fragment_x_V_addr_1, align 4" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389]   --->   Operation 182 'load' 'fragment_x_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%fragment_y_V_addr_1 = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %zext_ln389" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:390]   --->   Operation 183 'getelementptr' 'fragment_y_V_addr_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_27 : Operation 184 [2/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:390]   --->   Operation 184 'load' 'fragment_y_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%fragment_z_V_addr_1 = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %zext_ln389" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:392]   --->   Operation 185 'getelementptr' 'fragment_z_V_addr_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_27 : Operation 186 [2/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:392]   --->   Operation 186 'load' 'fragment_z_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%fragment_color_V_add_1 = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %zext_ln389" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:393]   --->   Operation 187 'getelementptr' 'fragment_color_V_add_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_27 : Operation 188 [2/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:393]   --->   Operation 188 'load' 'fragment_color_V_loa' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>

State 28 <SV = 7> <Delay = 3.25>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 189 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:388]   --->   Operation 190 'specpipeline' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_28 : Operation 191 [1/2] (3.25ns)   --->   "%fragment_x_V_load = load i8* %fragment_x_V_addr_1, align 4" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389]   --->   Operation 191 'load' 'fragment_x_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 192 [1/2] (3.25ns)   --->   "%fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:390]   --->   Operation 192 'load' 'fragment_y_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 193 [1/2] (3.25ns)   --->   "%fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:392]   --->   Operation 193 'load' 'fragment_z_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 194 [1/2] (3.25ns)   --->   "%fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:393]   --->   Operation 194 'load' 'fragment_color_V_loa' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %fragment_color_V_loa, i8 %fragment_z_V_load, i8 %fragment_y_V_load, i8 %fragment_x_V_load)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:393]   --->   Operation 195 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:394]   --->   Operation 196 'write' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:395]   --->   Operation 197 'specregionend' 'empty_6' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "br label %3" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387]   --->   Operation 198 'br' <Predicate = (!icmp_ln387)> <Delay = 0.00>

State 29 <SV = 7> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 199 'br' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "ret void" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:398]   --->   Operation 200 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	wire read on port 'Input_1_V_V' (F200818_rendering_hls/src/sdsoc/rendering_new.cpp:338) [8]  (0 ns)
	'icmp' operation ('icmp_ln361', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:361) [24]  (0.959 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.92ns
The critical path consists of the following:
	'sub' operation ('ret.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [39]  (1.92 ns)

 <State 5>: 3.87ns
The critical path consists of the following:
	'phi' operation ('k.V') with incoming values : ('k.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:369) [55]  (0 ns)
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 6>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 7>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 8>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 9>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 10>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 11>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 12>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 13>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 14>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 15>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 16>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 17>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 19>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 20>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 21>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 22>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 23>: 3.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)

 <State 24>: 7.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln1372', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [63]  (3.87 ns)
	'add' operation ('x.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:372) [65]  (1.92 ns)
	'sub' operation ('ret.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [70]  (1.92 ns)

 <State 25>: 8.38ns
The critical path consists of the following:
	'mul' operation ('ret.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [72]  (4.35 ns)
	'sub' operation of DSP[77] ('ret.V', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:88->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [77]  (3.02 ns)
	'or' operation ('or_ln92', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:92->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [92]  (0 ns)
	'or' operation ('or_ln92_1', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:92->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:375) [93]  (1.01 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387) [122]  (1.77 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:387) [122]  (0 ns)
	'getelementptr' operation ('fragment_x_V_addr_1', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389) [132]  (0 ns)
	'load' operation ('fragment_x_V_load', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389) on array 'fragment_x_V' [133]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('fragment_x_V_load', F200818_rendering_hls/src/sdsoc/rendering_new.cpp:389) on array 'fragment_x_V' [133]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
