<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1481' type='llvm::SDValue llvm::SelectionDAG::GetDemandedBits(llvm::SDValue V, const llvm::APInt &amp; DemandedBits)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1475'>/// See if the specified operand can be simplified with the knowledge that
  /// only the bits specified by DemandedBits are used.  If so, return the
  /// simpler operand, otherwise return a null SDValue.
  ///
  /// (This exists alongside SimplifyDemandedBits because GetDemandedBits can
  /// simplify nodes with multiple uses more aggressively.)</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10538' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner13visitTRUNCATEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16116' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitSTOREEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2173' ll='2179' type='llvm::SDValue llvm::SelectionDAG::GetDemandedBits(llvm::SDValue V, const llvm::APInt &amp; DemandedBits)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2221' u='c' c='_ZN4llvm12SelectionDAG15GetDemandedBitsENS_7SDValueERKNS_5APIntES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2247' u='c' c='_ZN4llvm12SelectionDAG15GetDemandedBitsENS_7SDValueERKNS_5APIntES4_'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2169'>/// See if the specified operand can be simplified with the knowledge that only
/// the bits specified by DemandedBits are used.
/// TODO: really we should be making this into the DAG equivalent of
/// SimplifyMultipleUseDemandedBits and not generate any new nodes.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2832' u='c' c='_ZL11simplifyI24PN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2833' u='c' c='_ZL11simplifyI24PN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40817' u='c' c='_ZL9combineBTPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43430' u='c' c='_ZL13combinePMULDQPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43431' u='c' c='_ZL13combinePMULDQPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
