# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Gambling_Tec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv 
# -- Compiling module Condition_Check
# 
# Top level modules:
# 	Condition_Check
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv 
# -- Compiling module Extender
# 
# Top level modules:
# 	Extender
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module PC_Logic
# -- Compiling module Main_Decoder
# -- Compiling module ALU_Decoder
# 
# Top level modules:
# 	Decoder
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/tb_Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:51 on Jun 08,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/tb_Control_Unit.sv 
# -- Compiling module tb_Control_Unit
# 
# Top level modules:
# 	tb_Control_Unit
# End time: 02:41:51 on Jun 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Control_Unit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Control_Unit 
# Start time: 02:41:51 on Jun 08,2025
# Loading sv_std.std
# Loading work.tb_Control_Unit
# Loading work.Control_Unit
# Loading work.Decoder
# Loading work.PC_Logic
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Register
# Loading work.Condition_Check
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# === TEST CONTROL UNIT (autochequeo) ===
# Test: ADD
# Test: STR
# Test: LDR
# TODAS LAS PRUEBAS PASARON
# ** Note: $finish    : C:/Users/jimmy/GitHub/CE3201_PF/tb_Control_Unit.sv(105)
#    Time: 40 ns  Iteration: 0  Instance: /tb_Control_Unit
# 1
# Break in Module tb_Control_Unit at C:/Users/jimmy/GitHub/CE3201_PF/tb_Control_Unit.sv line 105
# End time: 02:41:59 on Jun 08,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
