<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Graham Peyton - Resume</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="container">
        <!-- Header -->
        <header class="header">
            <h1>GRAHAM PEYTON, PhD</h1>
            <div class="title">Analog & Mixed Signal IC Architect</div>
            <div class="contact">
                <span>graham@peyton.co.za</span>
                <span class="separator">|</span>
                <span>+1 203 993 2872</span>
                <span class="separator">|</span>
                <span>Connecticut, USA</span>
                <span class="separator">|</span>
                <span>US Permanent Resident</span>
                <span class="separator">|</span>
                <a href="https://www.linkedin.com/in/grahampeyton/" target="_blank">LinkedIn</a>
            </div>
        </header>

        <!-- Professional Summary -->
        <section class="section">
            <h2>PROFESSIONAL SUMMARY</h2>
            <p class="summary-text">
                Analog/Mixed Signal Architect with <strong>10+ years</strong> of IC design experience spanning automotive radar,
                medical ultrasound-on-chip systems, and advanced RFIC development. Led complete AMS architecture from
                <strong>concept → tapeout → production</strong> across <strong>11+ successful tapeouts</strong>: Imperial College (2 tapeouts: 0.36μm, 0.18μm CMOS),
                Butterfly Network (3 tapeouts: 130nm BiCMOS, 65nm CMOS), TeraDAR (6 tapeouts with 4 in development: 55nm BiCMOS, 28nm, 16nm FFC, 8nm).
                Proven experience in mixed-signal integration, automotive functional safety (ISO26262/ISO21434/AEC-Q100), cross-functional
                collaboration with digital/software teams, and advanced packaging (MCM, UCIe 250+ Gbps). Utilized automation tools: ADT
                for parametric circuit generation; Python/C++ for verification and test automation—eager to work with AI-driven design methodologies.
            </p>
        </section>

        <!-- Core Competencies -->
        <section class="section">
            <h2>CORE COMPETENCIES</h2>
            <div class="competencies-grid">
                <div class="competency-item">
                    <strong>Architecture & Project Leadership</strong>
                    <span>Multi-project execution, schedule management, resource coordination, roadmap development, cross-functional team leadership</span>
                </div>
                <div class="competency-item">
                    <strong>Tape-Out Leadership</strong>
                    <span>6+ successful chips: 8nm SoC, 16nm ADC, 65nm AFE, RFIC test structures</span>
                </div>
                <div class="competency-item">
                    <strong>Analog IC Design</strong>
                    <span>BGR, LDO, SAR ADC, amplifiers, comparators, DAC, S&H, LVDS, SerDes PHY, OTP eFuse</span>
                </div>
                <div class="competency-item">
                    <strong>RFIC System Integration</strong>
                    <span>LNA, PA, mixers, phase shifters, filters—system-level integration expertise</span>
                </div>
                <div class="competency-item">
                    <strong>Digital Integration</strong>
                    <span>RTL, P&R (SPI, controllers, SRAM), UCIe die-to-die links, clock distribution</span>
                </div>
                <div class="competency-item">
                    <strong>Advanced Packaging</strong>
                    <span>MCM design, UCIe 250+ Gbps, SI/PI modeling (Sigrity/Clarity), TSMC InFO</span>
                </div>
                <div class="competency-item">
                    <strong>Functional Safety</strong>
                    <span>ISO26262, ISO21434, AEC-Q100 compliance and validation planning</span>
                </div>
                <div class="competency-item">
                    <strong>Design Automation</strong>
                    <span>Analog Design Toolkit (ADT), Verilog-AMS modeling, novel design flows</span>
                </div>
                <div class="competency-item">
                    <strong>EDA Tools</strong>
                    <span>Cadence Virtuoso/Spectre/RF, Calibre, Genus/Innovus, Sigrity, Altium</span>
                </div>
            </div>
        </section>

        <!-- Professional Experience -->
        <section class="section">
            <h2>PROFESSIONAL EXPERIENCE</h2>

            <!-- TeraDAR -->
            <div class="job">
                <div class="job-header">
                    <div>
                        <div class="job-title">AMS Architect</div>
                        <div class="company">TeraDAR Inc.</div>
                    </div>
                    <div class="job-date">2022 - Present</div>
                </div>
                <ul class="achievements">
                    <li>Architected complete TX/RX RFIC AMS systems from concept through tapeout—extensive collaboration with ADC, FPGA, co-design, digital SoC, and IP teams</li>
                    <li>Led <strong>6 successful tape-outs</strong> (4 in development): TX/RX RFICs (2022-present), RFIC test structures (ongoing), 16nm FFC GHz ADC, 8nm digital SoC, 55nm BiCMOS multi-channel AFE/ADC with SerDes</li>
                    <li>Designed AMS blocks: BGR, LDO, SAR ADC, amplifiers, comparators, muxes, LVDS drivers, SerDes PHY, DACs, level shifters; integrated RFIC blocks (LNA, PA, mixers, filters)</li>
                    <li>Architected complex MCM package with 250+ Gbps UCIe links—led SI/PI modeling (IR-drop, PDN, clock distribution, high-speed interconnect)</li>
                    <li>Drove ISO26262/ISO21434/AEC-Q100 compliance and drafted complete validation plan for production ATE</li>
                    <li>Accelerated development using Analog Design Toolkit (ADT) automation software; initiated Verilog-AMS/SV RNM RF modeling</li>
                    <li>Architected cross-functional C APIs and XML data structures unifying verification, test/bring-up, and production software</li>
                </ul>
            </div>

            <!-- Liminal -->
            <div class="job">
                <div class="job-header">
                    <div>
                        <div class="job-title">Electrical Engineering Lead</div>
                        <div class="company">Liminal Sciences Inc.</div>
                    </div>
                    <div class="job-date">2021 - 2022</div>
                </div>
                <ul class="achievements">
                    <li>Led wearable medical imaging hardware development: owned PCBA design cycle (architecture, schematic, layout, SI/PI, DFM/DFT, EMC compliance, NPI)</li>
                    <li>Key contributor to R&D strategy; hiring manager for hardware/firmware positions</li>
                </ul>
            </div>

            <!-- Butterfly - Imaging -->
            <div class="job">
                <div class="job-header">
                    <div>
                        <div class="job-title">Principal Imaging Engineer</div>
                        <div class="company">Butterfly Network Inc.</div>
                    </div>
                    <div class="job-date">2020 - 2021</div>
                </div>
                <ul class="achievements">
                    <li>Optimized imaging presets and developed panoramic imaging algorithms using Python/C++ with clinical performance validation</li>
                </ul>
            </div>

            <!-- Butterfly - ASIC -->
            <div class="job">
                <div class="job-header">
                    <div>
                        <div class="job-title">Analog/Mixed-Signal ASIC Engineer</div>
                        <div class="company">Butterfly Network Inc.</div>
                    </div>
                    <div class="job-date">2018 - 2020</div>
                </div>
                <ul class="achievements">
                    <li>Contributed to <strong>ISSCC 2021 8960-element ultrasound-on-chip with MEMS-integrated transducer array</strong>: designed/laid out OTP eFuse, 5GHz SerDes TX, LVDS drivers (3 tapeouts: 130nm BiCMOS, 65nm CMOS)</li>
                    <li>Advanced packaging design/modeling (TSMC InFO) for MEMS-ASIC integration, chip characterization, longevity testing, V&V, board bring-up</li>
                </ul>
            </div>

            <!-- Earlier Roles -->
            <div class="job">
                <div class="job-header">
                    <div>
                        <div class="job-title">Earlier Roles</div>
                        <div class="company">Aqua Nova, Microsonix, Oxbridge Biotech/Roche, think3dots, RoJo Medical, ESKOM</div>
                    </div>
                    <div class="job-date">2010 - 2018</div>
                </div>
                <ul class="achievements">
                    <li><strong>Microsonix (2016-2017):</strong> Founded startup, won 2017 Venture Catalyst Challenge (£10k seed funding)</li>
                    <li><strong>Oxbridge Biotech/Roche (2016-2017):</strong> Strategic healthcare IT consulting, presented to C-level management</li>
                    <li><strong>Earlier positions:</strong> Financial analytics, medical device engineering, power systems development</li>
                </ul>
            </div>
        </section>

        <!-- Education -->
        <section class="section">
            <h2>EDUCATION</h2>
            <div class="education-grid">
                <div class="education-item">
                    <div class="degree"><strong>PhD, Electrical Engineering</strong> (Focus: Analog/Mixed-Signal IC Design)</div>
                    <div class="school">Imperial College London, UK | 2014-2017</div>
                    <div class="note">Bio-inspired VLSI Circuits & Systems Group • 2 tapeouts (0.36μm, 0.18μm CMOS) • President's PhD Scholarship (top ~1% globally)</div>
                </div>
                <div class="education-item">
                    <div class="degree"><strong>MSc Engineering (cum laude)</strong> | Electrical Engineering</div>
                    <div class="school">University of the Witwatersrand, South Africa | 2013</div>
                </div>
                <div class="education-item">
                    <div class="degree"><strong>BScEng Electrical (summa cum laude)</strong> | <strong>BEngSc Biomedical (summa cum laude)</strong></div>
                    <div class="school">University of the Witwatersrand | 2008-2012</div>
                    <div class="note">SAIMM Prestige Prize (best student across all engineering disciplines)</div>
                </div>
            </div>
        </section>

        <!-- Technical Skills -->
        <section class="section">
            <h2>KEY TECHNICAL SKILLS</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <strong>Analog Design:</strong>
                    <span>Cadence Virtuoso, Spectre/APS, Virtuoso RF, ADT, Calibre (DRC/LVS/PEX), Verilog-A/AMS</span>
                </div>
                <div class="skill-category">
                    <strong>Digital Tools:</strong>
                    <span>Genus/RTL Compiler, Innovus/Encounter, Verilog/VHDL, SystemVerilog, FPGA tools</span>
                </div>
                <div class="skill-category">
                    <strong>SI/PI & Packaging:</strong>
                    <span>Sigrity/Clarity 3D, IR-drop/PDN analysis, high-speed modeling, TSMC InFO, MCM</span>
                </div>
                <div class="skill-category">
                    <strong>Software:</strong>
                    <span>Python, C/C++, MATLAB, OCEAN/SKILL, TCL, Git, CI/CD, AI coding tools</span>
                </div>
                <div class="skill-category">
                    <strong>Process Tech:</strong>
                    <span>8nm, 16nm FFC, 65nm, 180nm (TSMC, Samsung foundries)</span>
                </div>
                <div class="skill-category">
                    <strong>Standards:</strong>
                    <span>ISO26262, ISO21434, AEC-Q100, Medical (FDA/CE)</span>
                </div>
            </div>
        </section>

        <!-- Patents & Publications -->
        <section class="section">
            <h2>PATENTS & PUBLICATIONS</h2>
            <div class="patents-pubs">
                <div><strong>6 Patent Filings:</strong> 4 US patents (wireless ultrasound architectures, data offloading, miniaturized imaging systems); 2 automotive radar patents filed</div>
                <div><strong>Key Publication:</strong> Nevada Sanchez, Kailiang Chen, <strong>Graham Peyton</strong>, et al., "An 8960-Element Ultrasound-on-Chip for Point-of-Care Ultrasound," <em>IEEE ISSCC 2021</em></div>
                <div><strong>Additional:</strong> IEEE Transactions on Biomedical Circuits and Systems, BioMedical Engineering Online (first author)</div>
            </div>
        </section>
    </div>
</body>
</html>
