This is a MIPS pipelined CPU with BTB simulator.
It supports add, addi, xor, ble, jr, j, jal, jump, return, slt, lw and sw.
This is a project for Computer Architecture in AUC.
Developed by Amr Hisham, Shady Fanous, Shehab Abdelsalam and Zeyad Abdelwahab.