/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_TPC0_CFG_MASKS_H_
#define ASIC_WEG_TPC0_CFG_MASKS_H_

/*
 *****************************************
 *   TPC0_CFG (Pwototype: TPC)
 *****************************************
 */

/* TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WAST_DIM_MASK         0x70000

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW */
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH */
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_0 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_0 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_1 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_1 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_2 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_2 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_3 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_3 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_4 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_4 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_SWF */
#define TPC0_CFG_KEWNEW_SWF_V_SHIFT                                  0
#define TPC0_CFG_KEWNEW_SWF_V_MASK                                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_CONFIG */
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_SMAWW_VWM_SHIFT                0
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_SMAWW_VWM_MASK                 0x1
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_ASO_EVICT_W0_SHIFT             1
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_ASO_EVICT_W0_MASK              0x2
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_NUM_VAWID_SWFS_SHIFT           8
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_NUM_VAWID_SWFS_MASK            0x3F00

/* TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_SHIFT     0
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_MASK      0xFFFF
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_ADDWESS_OFFSET_SHIFT  16
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_ADDWESS_OFFSET_MASK   0x7FFF0000
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_OPEWATION_SHIFT       31
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_OPEWATION_MASK        0x80000000

/* TPC0_CFG_WESEWVED_DESC_END */
#define TPC0_CFG_WESEWVED_DESC_END_V_SHIFT                           0
#define TPC0_CFG_WESEWVED_DESC_END_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_WOUND_CSW */
#define TPC0_CFG_WOUND_CSW_MODE_SHIFT                                0
#define TPC0_CFG_WOUND_CSW_MODE_MASK                                 0x7

/* TPC0_CFG_TBUF_BASE_ADDW_WOW */
#define TPC0_CFG_TBUF_BASE_ADDW_WOW_V_SHIFT                          0
#define TPC0_CFG_TBUF_BASE_ADDW_WOW_V_MASK                           0xFFFFFFFF

/* TPC0_CFG_TBUF_BASE_ADDW_HIGH */
#define TPC0_CFG_TBUF_BASE_ADDW_HIGH_V_SHIFT                         0
#define TPC0_CFG_TBUF_BASE_ADDW_HIGH_V_MASK                          0xFFFFFFFF

/* TPC0_CFG_SEMAPHOWE */
#define TPC0_CFG_SEMAPHOWE_V_SHIFT                                   0
#define TPC0_CFG_SEMAPHOWE_V_MASK                                    0xFFFFFFFF

/* TPC0_CFG_VFWAGS */
#define TPC0_CFG_VFWAGS_V_SHIFT                                      0
#define TPC0_CFG_VFWAGS_V_MASK                                       0xF

/* TPC0_CFG_SFWAGS */
#define TPC0_CFG_SFWAGS_V_SHIFT                                      0
#define TPC0_CFG_SFWAGS_V_MASK                                       0xF

/* TPC0_CFG_WFSW_POWYNOM */
#define TPC0_CFG_WFSW_POWYNOM_V_SHIFT                                0
#define TPC0_CFG_WFSW_POWYNOM_V_MASK                                 0xFFFFFFFF

/* TPC0_CFG_STATUS */
#define TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_SHIFT                      1
#define TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_MASK                       0x2
#define TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_SHIFT                      2
#define TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_MASK                       0x4
#define TPC0_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC0_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC0_CFG_STATUS_NO_INFWIGH_MEM_ACCESSES_SHIFT                4
#define TPC0_CFG_STATUS_NO_INFWIGH_MEM_ACCESSES_MASK                 0x10

/* TPC0_CFG_CFG_BASE_ADDWESS_HIGH */
#define TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_SHIFT                       0
#define TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_CFG_SUBTWACT_VAWUE */
#define TPC0_CFG_CFG_SUBTWACT_VAWUE_V_SHIFT                          0
#define TPC0_CFG_CFG_SUBTWACT_VAWUE_V_MASK                           0xFFFFFFFF

/* TPC0_CFG_SM_BASE_ADDWESS_WOW */
#define TPC0_CFG_SM_BASE_ADDWESS_WOW_V_SHIFT                         0
#define TPC0_CFG_SM_BASE_ADDWESS_WOW_V_MASK                          0xFFFFFFFF

/* TPC0_CFG_SM_BASE_ADDWESS_HIGH */
#define TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_SHIFT                        0
#define TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_MASK                         0xFFFFFFFF

/* TPC0_CFG_TPC_CMD */
#define TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_SHIFT                     0
#define TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_MASK                      0x1
#define TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_SHIFT                     1
#define TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_MASK                      0x2
#define TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_SHIFT                     2
#define TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_MASK                      0x4
#define TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_SHIFT                     3
#define TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_MASK                      0x8
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_SHIFT                  4
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_MASK                   0x10
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_SHIFT                  5
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_MASK                   0x20
#define TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC0_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

/* TPC0_CFG_TPC_EXECUTE */
#define TPC0_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC0_CFG_TPC_EXECUTE_V_MASK                                  0x1

/* TPC0_CFG_TPC_STAWW */
#define TPC0_CFG_TPC_STAWW_V_SHIFT                                   0
#define TPC0_CFG_TPC_STAWW_V_MASK                                    0x1

/* TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW */
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_SHIFT                    0
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH */
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_SHIFT                   0
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_MSS_CONFIG */
#define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT                            4
#define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF0
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_SHIFT              8
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_MASK               0x300
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

/* TPC0_CFG_TPC_INTW_CAUSE */
#define TPC0_CFG_TPC_INTW_CAUSE_CAUSE_SHIFT                          0
#define TPC0_CFG_TPC_INTW_CAUSE_CAUSE_MASK                           0xFFFFFFFF

/* TPC0_CFG_TPC_INTW_MASK */
#define TPC0_CFG_TPC_INTW_MASK_MASK_SHIFT                            0
#define TPC0_CFG_TPC_INTW_MASK_MASK_MASK                             0xFFFFFFFF

/* TPC0_CFG_TSB_CONFIG */
#define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CWEDIT_SHIFT                 0
#define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CWEDIT_MASK                  0x1F
#define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CWEDIT_SHIFT                  5
#define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CWEDIT_MASK                   0x3E0
#define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC0_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC0_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

/* TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WAST_DIM_MASK             0x70000

/* TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOW_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOW_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW */
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH */
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_0 */
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_0 */
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_1 */
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_1 */
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_2 */
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_2 */
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_3 */
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_3 */
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_4 */
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_4 */
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_SWF */
#define TPC0_CFG_QM_SWF_V_SHIFT                                      0
#define TPC0_CFG_QM_SWF_V_MASK                                       0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_CONFIG */
#define TPC0_CFG_QM_KEWNEW_CONFIG_SMAWW_VWM_SHIFT                    0
#define TPC0_CFG_QM_KEWNEW_CONFIG_SMAWW_VWM_MASK                     0x1
#define TPC0_CFG_QM_KEWNEW_CONFIG_ASO_EVICT_W0_SHIFT                 1
#define TPC0_CFG_QM_KEWNEW_CONFIG_ASO_EVICT_W0_MASK                  0x2
#define TPC0_CFG_QM_KEWNEW_CONFIG_NUM_VAWID_SWFS_SHIFT               8
#define TPC0_CFG_QM_KEWNEW_CONFIG_NUM_VAWID_SWFS_MASK                0x3F00

/* TPC0_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_SHIFT         0
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_MASK          0xFFFF
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDWESS_OFFSET_SHIFT      16
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDWESS_OFFSET_MASK       0x7FFF0000
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPEWATION_SHIFT           31
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPEWATION_MASK            0x80000000

/* TPC0_CFG_AWUSEW */
#define TPC0_CFG_AWUSEW_ASID_SHIFT                                   0
#define TPC0_CFG_AWUSEW_ASID_MASK                                    0x3FF
#define TPC0_CFG_AWUSEW_MMBP_SHIFT                                   10
#define TPC0_CFG_AWUSEW_MMBP_MASK                                    0x400
#define TPC0_CFG_AWUSEW_V_SHIFT                                      11
#define TPC0_CFG_AWUSEW_V_MASK                                       0xFFFFF800

/* TPC0_CFG_AWUSEW */
#define TPC0_CFG_AWUSEW_ASID_SHIFT                                   0
#define TPC0_CFG_AWUSEW_ASID_MASK                                    0x3FF
#define TPC0_CFG_AWUSEW_MMBP_SHIFT                                   10
#define TPC0_CFG_AWUSEW_MMBP_MASK                                    0x400
#define TPC0_CFG_AWUSEW_V_SHIFT                                      11
#define TPC0_CFG_AWUSEW_V_MASK                                       0xFFFFF800

/* TPC0_CFG_FUNC_MBIST_CNTWW */
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_STAWT_SHIFT                  0
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_STAWT_MASK                   0x1
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_DONE_SHIFT                   1
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_DONE_MASK                    0x2
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_ACTIVE_SHIFT                 2
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_ACTIVE_MASK                  0x4
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_FAIWED_SHIFT                 16
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_FAIWED_MASK                  0x3FF0000

/* TPC0_CFG_FUNC_MBIST_PAT */
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_EVEN_SHIFT            0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_EVEN_MASK             0x3
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_ODD_SHIFT             2
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_ODD_MASK              0xC
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_EVEN_SHIFT            4
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_EVEN_MASK             0x30
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_ODD_SHIFT             6
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_ODD_MASK              0xC0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_EVEN_SHIFT            8
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_EVEN_MASK             0x300
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_ODD_SHIFT             10
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_ODD_MASK              0xC00

/* TPC0_CFG_FUNC_MBIST_MEM */
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDW_SHIFT                       0
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDW_MASK                        0x7FF
#define TPC0_CFG_FUNC_MBIST_MEM_PATTEWN_EN_SHIFT                     12
#define TPC0_CFG_FUNC_MBIST_MEM_PATTEWN_EN_MASK                      0x7000
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_ADDW_SHIFT               16
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_ADDW_MASK                0x7FF0000
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_PATTEWN_SHIFT            28
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_PATTEWN_MASK             0x70000000

#endif /* ASIC_WEG_TPC0_CFG_MASKS_H_ */
