icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> source iccscript.tcl
Start to load technology file /home/shared/OSU/synopsys/flow/ami05/tech.tf.
Warning: Layer 'text' is missing the attribute 'minSpacing'. (line 230) (TFCHK-014)
Warning: Layer 'text' is missing the attribute 'minWidth'. (line 230) (TFCHK-014)
Warning: Layer 'active' is missing the attribute 'minSpacing'. (line 240) (TFCHK-014)
Warning: Layer 'active' is missing the attribute 'minWidth'. (line 240) (TFCHK-014)
Warning: Layer 'nselect' is missing the attribute 'minSpacing'. (line 250) (TFCHK-014)
Warning: Layer 'nselect' is missing the attribute 'minWidth'. (line 250) (TFCHK-014)
Warning: Layer 'pselect' is missing the attribute 'minSpacing'. (line 260) (TFCHK-014)
Warning: Layer 'pselect' is missing the attribute 'minWidth'. (line 260) (TFCHK-014)
Warning: ContactCode 'M2_M1' is missing the attribute 'unitMinResistance'. (line 275) (TFCHK-014)
Warning: ContactCode 'M2_M1' is missing the attribute 'unitNomResistance'. (line 275) (TFCHK-014)
Warning: ContactCode 'M2_M1' is missing the attribute 'unitMaxResistance'. (line 275) (TFCHK-014)
Warning: ContactCode 'M3_M2' is missing the attribute 'unitMinResistance'. (line 290) (TFCHK-014)
Warning: ContactCode 'M3_M2' is missing the attribute 'unitNomResistance'. (line 290) (TFCHK-014)
Warning: ContactCode 'M3_M2' is missing the attribute 'unitMaxResistance'. (line 290) (TFCHK-014)
Warning: ContactCode 'viagen21' is missing the attribute 'unitMinResistance'. (line 305) (TFCHK-014)
Warning: ContactCode 'viagen21' is missing the attribute 'unitNomResistance'. (line 305) (TFCHK-014)
Warning: ContactCode 'viagen21' is missing the attribute 'unitMaxResistance'. (line 305) (TFCHK-014)
Warning: ContactCode 'viagen32' is missing the attribute 'unitMinResistance'. (line 320) (TFCHK-014)
Warning: ContactCode 'viagen32' is missing the attribute 'unitNomResistance'. (line 320) (TFCHK-014)
Warning: ContactCode 'viagen32' is missing the attribute 'unitMaxResistance'. (line 320) (TFCHK-014)
Warning: ContactCode 'M1_POLY' is missing the attribute 'unitMinResistance'. (line 335) (TFCHK-014)
Warning: ContactCode 'M1_POLY' is missing the attribute 'unitNomResistance'. (line 335) (TFCHK-014)
Warning: ContactCode 'M1_POLY' is missing the attribute 'unitMaxResistance'. (line 335) (TFCHK-014)
Warning: Layer 'metal1' has a pitch 3 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 3 that does not match the recommended wire-to-via pitch 2.55. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 3 that does not match the doubled pitch 6 or tripled pitch 9. (TFCHK-050)
Technology file /home/shared/OSU/synopsys/flow/ami05/tech.tf has been loaded successfully.
Loading db file '/home/shared/OSU/synopsys/lib/ami05/osu05_stdcells.db'
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
INFO: net in module mips_fsm renamed from \aluop[0] to aluop[0]1 because of name conflict
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'mips_fsm.CEL' now...
Total number of cell instances: 84
Total number of nets: 94
Total number of ports: 26 (include 0 PG ports)
Total number of hierarchical cell instances: 1

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
Loading db file '/home/shared/synopsys/icc/L-2016.03-SP5-1/libraries/syn/gtech.db'
Loading db file '/home/shared/synopsys/icc/L-2016.03-SP5-1/libraries/syn/standard.sldb'
Information: linking reference library : /home/shared/OSU/synopsys/lib/ami05/osu05_stdcells. (PSYN-878)

  Linking design 'mips_fsm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mips_fsm                    mips_fsm.CEL
  osu05_stdcells (library)    /home/shared/OSU/synopsys/lib/ami05/osu05_stdcells.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
 Info: hierarchy_separator was changed to /
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
WARNING : No routing direction for layer metal3, set to H
GRC reference (-6000,-3000), dimensions (30000, 30000)
Number of terminals created: 26.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name       Original Ports
mips_fsm               26
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.684
        Number Of Rows = 4
        Core Width = 273.6
        Core Height = 120
        Aspect Ratio = 0.439
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
Information: connected 84 power ports and 84 ground ports
84 cells out of bound

[create_rectilinear_rings] CPU = 0:00:00, Elapsed = 0:00:00
        Peak Memory =      168M Data =        0M
84 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      168M Data =        0M
Information: linking reference library : /home/shared/OSU/synopsys/lib/ami05/osu05_stdcells. (PSYN-878)

  Linking design 'mips_fsm'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mips_fsm                    mips_fsm.CEL
  osu05_stdcells (library)    /home/shared/OSU/synopsys/lib/ami05/osu05_stdcells.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Res for layer metal1 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Res for layer metal2 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 1.5e-05 1.5e-05 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.3e-05 3.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-05 2.2e-05 (RCEX-011)
Information: Library Derived Horizontal Res : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Vertical Res : 0.0001 0.0001 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0 0 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
 Collecting Buffer Trees ... Found 1

 Processing Buffer Trees ... 

    [1]  10% ...
    [1] 100% Done ...


Information: Automatic high-fanout synthesis deletes 1 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 1 new cells. (PSYN-864)

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Not appropriate to run layer optimization.
  ------------------------------------------
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   19755.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          
    0:00:02   19755.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints

Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)





  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
50%...75%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:41 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:41 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 84 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:41 2017
****************************************

avg cell displacement:    1.877 um ( 0.06 row height)
max cell displacement:   14.288 um ( 0.48 row height)
std deviation:            2.659 um ( 0.09 row height)
number of cell moved:        84 cells (out of 84 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19755.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
    0:00:04   19755.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
100% done.
...20%...40%...60%...80%...100% done.
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 84 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************

avg cell displacement:    4.255 um ( 0.14 row height)
max cell displacement:   14.561 um ( 0.49 row height)
std deviation:            3.726 um ( 0.12 row height)
number of cell moved:        84 cells (out of 84 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:44 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(321600,174000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
    0:00:06   19755.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Skipping placement due to "placer_skip_cgpl" setting...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
    0:00:07   19755.0      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(321600,174000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Prerouting standard cells horizontally: 
 [27.38%]  
 [77.38%]  
 [100.00%]  
 [done] 
WARNING: 4 rail segments curtailed due to DRC errors

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      179M Data =        0M
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Res for layer metal1 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Res for layer metal2 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 1.5e-05 1.5e-05 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.3e-05 3.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-05 2.2e-05 (RCEX-011)
Information: Library Derived Horizontal Res : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Vertical Res : 0.0001 0.0001 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0 0 (RCEX-011)
LR: Layer metal2: Average tracks per gcell 12.2, utilization 0.00
LR: Layer metal3: Average tracks per gcell 9.5, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Pruning CLKBUF1 because it is (w/ power-considered) inferior to BUFX4.
    Pruning CLKBUF3 because it is inferior (w/ power-considered) to BUFX4.
    Pruning CLKBUF2 because it is inferior (w/ power-considered) to BUFX4.
    Final pruned buffer set (2 buffers):
        BUFX2
        BUFX4

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Final pruned buffer set (4 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clk
CTS:  clock gate levels = 1
CTS:    clock sink pins = 4
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   INVX8
CTS:   BUFX4
CTS:   CLKBUF2
CTS:   CLKBUF1
CTS:   INVX4
CTS:   INVX2
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX8
CTS:   INVX4
CTS:   BUFX4
CTS:   INVX2
CTS:   CLKBUF1
CTS:   BUFX2
CTS:   CLKBUF2
CTS:   CLKBUF3
CTS:   INVX1
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.203 0.203]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[0.203 0.203]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Pruning CLKBUF1 because it is (w/ power-considered) inferior to BUFX4.
    Pruning CLKBUF3 because it is inferior (w/ power-considered) to BUFX4.
    Pruning CLKBUF2 because it is inferior (w/ power-considered) to BUFX4.
    Final pruned buffer set (2 buffers):
        BUFX2
        BUFX4

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Final pruned buffer set (4 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Res for layer metal1 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Res for layer metal2 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 1.5e-05 1.5e-05 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.3e-05 3.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-05 2.2e-05 (RCEX-011)
Information: Library Derived Horizontal Res : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Vertical Res : 0.0001 0.0001 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0 0 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Pruning CLKBUF1 because it is (w/ power-considered) inferior to BUFX4.
    Pruning CLKBUF3 because it is inferior (w/ power-considered) to BUFX4.
    Pruning CLKBUF2 because it is inferior (w/ power-considered) to BUFX4.
    Final pruned buffer set (2 buffers):
        BUFX2
        BUFX4

Pruning library cells (r/f, pwr)
    Min drive = 0.129873.
    Final pruned buffer set (4 buffers):
        INVX1
        INVX2
        INVX4
        INVX8
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUFX2, 
CTO-  :     BUFX4, 
CTO-  :     CLKBUF1, 
CTO-  :     CLKBUF2, 
CTO-  :     CLKBUF3, 
CTO-  :     INVX1, 
CTO-  :     INVX2, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUFX2'.
Using primary inverters equivalent to 'INVX1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.331265
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (5 buffers):
        BUFX2
        CLKBUF1
        BUFX4
        CLKBUF3
        CLKBUF2

    Final pruned inverter set (4 inverters):
        INVX1
        INVX2
        INVX4
        INVX8


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock clk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.155 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns


Starting optimization for clock clk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.000, 0.000), End (0.000, 0.000) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
100%   
100%   
Coarse optimization for clock 'clk'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.000, 0.000), End (0.000, 0.000) 

Detailed optimization for clock 'clk'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

100%   
 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

 Start (0.000, 0.000), End (0.000, 0.000) 

Start area recovery: (0.000003, 0.000009)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 0 out of 1 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000003, 0.000009)
 Start (0.000, 0.000), End (0.000, 0.000) 

Buffer removal for area recovery: (0.000003, 0.000009)
Area recovery optimization for clock 'clk':
100%   
Sizing for area recovery: (0.000003, 0.000009)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.000003, 0.000009)
Buffer pair removal for area recovery: (0.000003, 0.000009)
End area recovery: (0.000003, 0.000009)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.000 0.000 0.000)
    Estimated Insertion Delay (r/f/b) = (0.000  -inf 0.000)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.000 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     41   0    0 r ( 180  173) 
 clk (port)                                      0   0    0 r ( 180  173) 
 clk (net)                              4 200                 
 state_reg[1]/CLK (DFFPOSX1)                     0   0    0 r (  80  134) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     41   0    0 r ( 180  173) 
 clk (port)                                      0   0    0 r ( 180  173) 
 clk (net)                              4 200                 
 state_reg[0]/CLK (DFFPOSX1)                     0   0    0 r ( 181  134) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     41   0    0 r ( 180  173) 
 clk (port)                                      0   0    0 r ( 180  173) 
 clk (net)                              4 200                 
 state_reg[1]/CLK (DFFPOSX1)                     0   0    0 r (  80  134) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     41   0    0 r ( 180  173) 
 clk (port)                                      0   0    0 r ( 180  173) 
 clk (net)                              4 200                 
 state_reg[0]/CLK (DFFPOSX1)                     0   0    0 r ( 181  134) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:45 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is library 1D. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Res for layer metal1 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Res for layer metal2 : 0.0001 0.0001 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 1.5e-05 1.5e-05 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.3e-05 3.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-05 2.2e-05 (RCEX-011)
Information: Library Derived Horizontal Res : 6.7e-05 6.7e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 1.4e-05 1.4e-05 (RCEX-011)
Information: Library Derived Vertical Res : 0.0001 0.0001 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0 0 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:00   19755.0      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
...25%...50%...75%...100% done.
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 81 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************

avg cell displacement:    1.964 um ( 0.07 row height)
max cell displacement:   12.852 um ( 0.43 row height)
std deviation:            2.101 um ( 0.07 row height)
number of cell moved:        80 cells (out of 84 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
    0:00:02   19755.0      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed + Fixed)
Std cell utilization: 68.42%  (312/(456-0))
(Non-fixed only)
Chip area:            456      sites, bbox (24.00 27.00 297.60 147.00) um
Std cell area:        312      sites, (non-fixed:312    fixed:0)
                      84       cells, (non-fixed:84     fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       11 
Avg. std cell width:  10.69 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 4)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : mips_fsm
  Version: L-2016.03-SP5-1
  Date   : Tue Mar 28 14:48:47 2017
****************************************

No cell displacement.

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 22464.0
  Total fixed cell area: 0.0
  Total physical cell area: 22464.0
  Core area: (24000 27000 297600 147000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(321600,174000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc 1919 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,321.60,174.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   13  Proc 1919 
Net statistics:
Total number of nets     = 96
Number of nets to route  = 1
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   13  Proc 1919 
Average gCell capacity  1.95     on layer (1)    metal1
Average gCell capacity  10.33    on layer (2)    metal2
Average gCell capacity  9.18     on layer (3)    metal3
Average number of tracks per gCell 9.83  on layer (1)    metal1
Average number of tracks per gCell 12.27         on layer (2)    metal2
Average number of tracks per gCell 9.67  on layer (3)    metal3
Number of gCells = 198
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   13  Proc 1919 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   13  Proc 1919 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   13  Proc 1919 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   13  Alloctr   13  Proc 1919 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 177.75
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 57.75
Initial. Layer metal3 wire length = 120.00
Initial. Total Number of Contacts = 11
Initial. Via M2_M1 count = 6
Initial. Via M3_M2 count = 5
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   13  Alloctr   13  Proc 1919 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 177.75
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 57.75
phase1. Layer metal3 wire length = 120.00
phase1. Total Number of Contacts = 11
phase1. Via M2_M1 count = 6
phase1. Via M3_M2 count = 5
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   13  Alloctr   13  Proc 1919 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 177.75
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 57.75
phase2. Layer metal3 wire length = 120.00
phase2. Total Number of Contacts = 11
phase2. Via M2_M1 count = 6
phase2. Via M3_M2 count = 5
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   13  Alloctr   13  Proc 1919 

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 11.11 %
Average horizontal track utilization =  0.68 %
Peak    horizontal track utilization = 10.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1919 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1919 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   12  Alloctr   13  Proc 1919 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used    8  Alloctr    9  Proc 1919 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/6       
Routed partition 2/6       
Routed partition 3/6       
Routed partition 4/6       
Routed partition 5/6       
Routed partition 6/6       

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2 of 12


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used    8  Alloctr    9  Proc 1956 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/6       
Routed partition 2/6       
Routed partition 3/6       
Routed partition 4/6       
Routed partition 5/6       
Routed partition 6/6       

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used    8  Alloctr    9  Proc 1956 

Number of wires with overlap after iteration 1 = 1 of 10


Wire length and via report:
---------------------------
Number of metal1 wires: 0                M1_POLY: 0
Number of metal2 wires: 3                M2_M1: 4
Number of metal3 wires: 7                M3_M2: 5
Total number of wires: 10                vias: 9

Total metal1 wire length: 0.0
Total metal2 wire length: 77.6
Total metal3 wire length: 109.2
Total wire length: 186.8

Longest metal1 wire length: 0.0
Longest metal2 wire length: 36.0
Longest metal3 wire length: 38.4


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   37 
[Track Assign: Done] Total (MB): Used    8  Alloctr    9  Proc 1956 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used    9  Alloctr   10  Proc 1956 
Total number of nets = 96, of which 0 are not extracted
Total number of open nets = 91, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 0] Total (MB): Used   16  Alloctr   17  Proc 1956 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used    8  Alloctr    9  Proc 1956 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used    8  Alloctr    9  Proc 1956 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    191 micron
Total Number of Contacts =             9
Total Number of Wires =                10
Total Number of PtConns =              4
Total Number of Routed Wires =       10
Total Routed Wire Length =           186 micron
Total Number of Routed Contacts =       9
        Layer   metal1 :          6 micron
        Layer   metal2 :         78 micron
        Layer   metal3 :        108 micron
        Via      M3_M2 :          5
        Via      M2_M1 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 9 vias)
 
    Layer via        =  0.00% (0      / 4       vias)
        Un-optimized = 100.00% (4       vias)
    Layer via2       =  0.00% (0      / 5       vias)
        Un-optimized = 100.00% (5       vias)
 
  Total double via conversion rate    =  0.00% (0 / 9 vias)
 
    Layer via        =  0.00% (0      / 4       vias)
    Layer via2       =  0.00% (0      / 5       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 9 vias)
 
    Layer via        =  0.00% (0      / 4       vias)
        Un-optimized = 100.00% (4       vias)
    Layer via2       =  0.00% (0      / 5       vias)
        Un-optimized = 100.00% (5       vias)
 

Total number of nets = 96
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Report clock tree summary results after clock routing and extraction

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:48 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  4         0         0         0.0000    0.0000      0              0.0000

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:48 2017
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.52
  Critical Path Slack:          23.48
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 84
  Buf/Inv Cell Count:              23
  Buf Cell Count:                   0
  Inv Cell Count:                  23
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        76
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    16299.000000
  Noncombinational Area:  3456.000000
  Buf/Inv Area:           3312.000000
  Total Buffer Area:             0.00
  Total Inverter Area:        3312.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :        4889.85
  Net YLength        :        3091.21
  -----------------------------------
  Cell Area:             19755.000000
  Design Area:           19755.000000
  Net Length        :         7981.06


  Design Rules
  -----------------------------------
  Total Number of Nets:            94
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.11
  -----------------------------------------
  Overall Compile Time:                0.17
  Overall Compile Wall Clock Time:     0.18

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'clk'. (MWUI-032)
clock_opt completed Successfully

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:48 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 100.00000      
Clock Tree root pin            : "clk"
Number of Levels               : 1
Number of Sinks                : 4
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 0
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 0.00000        
Max Global Skew                : 0.00000   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.000
Longest path delay                0.000
Shortest path delay               0.000

The longest path delay end pin: state_reg[0]/CLK
The shortest path delay end pin: state_reg[0]/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.200            4  0.000     0.000     0.000     r
state_reg[0]/CLK                            0.200            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.200            4  0.000     0.000     0.000     r
state_reg[0]/CLK                            0.200            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------


Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Clock network timing may not be up-to-date since only 0.000000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:48 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: osu05_stdcells

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alusrca (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock network delay (propagated)         0.00       0.00
  state_reg[2]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[2]/Q (DFFPOSX1)                0.48       0.48 f
  U54/Y (NAND2X1)                          0.36       0.84 r
  U53/Y (NOR2X1)                           0.44       1.28 f
  U42/Y (OAI21X1)                          0.19       1.47 r
  U10/Y (INVX2)                            0.05       1.52 f
  alusrca (out)                            0.00       1.52 f
  data arrival time                                   1.52

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                        23.48


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   13  Proc 1956 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,321.60,174.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   13  Alloctr   13  Proc 1956 
Net statistics:
Total number of nets     = 96
Number of nets to route  = 91
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   13  Proc 1956 
Average gCell capacity  1.95     on layer (1)    metal1
Average gCell capacity  10.33    on layer (2)    metal2
Average gCell capacity  9.18     on layer (3)    metal3
Average number of tracks per gCell 9.83  on layer (1)    metal1
Average number of tracks per gCell 12.27         on layer (2)    metal2
Average number of tracks per gCell 9.67  on layer (3)    metal3
Number of gCells = 198
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   13  Proc 1956 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   13  Proc 1956 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   13  Proc 1956 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   13  Alloctr   13  Proc 1956 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7264.20
Initial. Layer metal1 wire length = 28.50
Initial. Layer metal2 wire length = 2905.35
Initial. Layer metal3 wire length = 4330.35
Initial. Total Number of Contacts = 355
Initial. Via M2_M1 count = 193
Initial. Via M3_M2 count = 162
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   13  Alloctr   13  Proc 1956 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7264.20
phase1. Layer metal1 wire length = 28.50
phase1. Layer metal2 wire length = 2905.35
phase1. Layer metal3 wire length = 4330.35
phase1. Total Number of Contacts = 355
phase1. Via M2_M1 count = 193
phase1. Via M3_M2 count = 162
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   13  Alloctr   13  Proc 1956 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7264.20
phase2. Layer metal1 wire length = 28.50
phase2. Layer metal2 wire length = 2905.35
phase2. Layer metal3 wire length = 4330.35
phase2. Total Number of Contacts = 355
phase2. Via M2_M1 count = 193
phase2. Via M3_M2 count = 162
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   13  Alloctr   13  Proc 1956 

Congestion utilization per direction:
Average vertical track utilization   = 30.21 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization = 29.66 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1956 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   13  Alloctr   13  Proc 1956 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   12  Alloctr   13  Proc 1956 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   12  Alloctr   13  Proc 1956 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/6       
Routed partition 2/6       
Routed partition 3/6       
Routed partition 4/6       
Routed partition 5/6       
Routed partition 6/6       

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 186 of 616


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used   13  Alloctr   13  Proc 1979 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/6       
Routed partition 2/6       
Routed partition 3/6       
Routed partition 4/6       
Routed partition 5/6       
Routed partition 6/6       

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc   22 
[Track Assign: Iteration 1] Total (MB): Used   13  Alloctr   13  Proc 1979 

Number of wires with overlap after iteration 1 = 96 of 459


Wire length and via report:
---------------------------
Number of metal1 wires: 43               M1_POLY: 0
Number of metal2 wires: 248              M2_M1: 243
Number of metal3 wires: 168              M3_M2: 256
Total number of wires: 459               vias: 499

Total metal1 wire length: 133.6
Total metal2 wire length: 3049.2
Total metal3 wire length: 4977.9
Total wire length: 8160.8

Longest metal1 wire length: 11.9
Longest metal2 wire length: 96.0
Longest metal3 wire length: 269.2


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   22 
[Track Assign: Done] Total (MB): Used   12  Alloctr   13  Proc 1979 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Dr init] Total (MB): Used   14  Alloctr   14  Proc 1979 
Total number of nets = 96, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Iter 0] Total (MB): Used   20  Alloctr   21  Proc 1979 

End DR iteration 0 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   12  Alloctr   13  Proc 1979 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   12  Alloctr   13  Proc 1979 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8204 micron
Total Number of Contacts =             470
Total Number of Wires =                462
Total Number of PtConns =              23
Total Number of Routed Wires =       462
Total Routed Wire Length =           8168 micron
Total Number of Routed Contacts =       470
        Layer   metal1 :        227 micron
        Layer   metal2 :       3129 micron
        Layer   metal3 :       4848 micron
        Via      M3_M2 :        236
        Via      M2_M1 :        234

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 
  Total double via conversion rate    =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 

Total number of nets = 96
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   16  Alloctr   17  Proc 1979 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used    9  Alloctr   10  Proc 1979 
Total number of nets = 96, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 1

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used    8  Alloctr    9  Proc 1979 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used    8  Alloctr    9  Proc 1979 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8209 micron
Total Number of Contacts =             470
Total Number of Wires =                461
Total Number of PtConns =              23
Total Number of Routed Wires =       461
Total Routed Wire Length =           8173 micron
Total Number of Routed Contacts =       470
        Layer   metal1 :        232 micron
        Layer   metal2 :       3129 micron
        Layer   metal3 :       4848 micron
        Via      M3_M2 :        236
        Via      M2_M1 :        234

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 
  Total double via conversion rate    =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 

Total number of nets = 96
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 1 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Reading netlist information from DB ...
    84 placeable cells
    0 cover cells
    26 IO cells/pins
    110 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 4 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    8 pre-routes for placement blockage/checking
    15 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 4 row segments
  Processing filler cells...
WARNING : cell <FILL> is not of std filler cell subtype
Warning: Limited std master FILL: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <FILL> and connecting PG nets...
    The first filler cell name is xofiller!FILL!1
    The last filler cell name is xofiller!FILL!144
    144 filler cells with master <FILL> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Prerouting standard cells horizontally: 
 [27.19%]  
 [52.19%]  
 [77.63%]  
 [100.00%]  
 [done] 
WARNING: 4 rail segments curtailed due to DRC errors

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      249M Data =        0M
Information: connected 1 power ports and 1 ground ports
Error: unknown command 'verify_drc' (CMD-005)
Create error cell mips_fsm_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating ports are 0.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   16  Alloctr   17  Proc 1979 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used    9  Alloctr   10  Proc 1979 
Total number of nets = 96, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 1

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used    8  Alloctr    9  Proc 1979 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used    8  Alloctr    9  Proc 1979 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8209 micron
Total Number of Contacts =             470
Total Number of Wires =                461
Total Number of PtConns =              23
Total Number of Routed Wires =       461
Total Routed Wire Length =           8173 micron
Total Number of Routed Contacts =       470
        Layer   metal1 :        232 micron
        Layer   metal2 :       3129 micron
        Layer   metal3 :       4848 micron
        Via      M3_M2 :        236
        Via      M2_M1 :        234

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 
  Total double via conversion rate    =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 470 vias)
 
    Layer via        =  0.00% (0      / 234     vias)
        Un-optimized = 100.00% (234     vias)
    Layer via2       =  0.00% (0      / 236     vias)
        Un-optimized = 100.00% (236     vias)
 

Total number of nets = 96
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Warning: In the design mips_fsm, net 'aluop[0]1' is connecting multiple ports. (UCN-1)
Warning: In the design mips_fsm, net 'regwrite' is connecting multiple ports. (UCN-1)
Information: Updating database...
Information: Updating top database 'mips_fsm.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module mips_fsm
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </home/shared/OSU/synopsys/flow/ami05/streamout.map> specified through -map_layer is used during stream out!
Outputting Cell AND2X2.CEL
Outputting Cell INVX1.CEL
Outputting Cell INVX2.CEL
Outputting Cell LATCH.CEL
Outputting Cell OR2X1.CEL
Outputting Cell AOI21X1.CEL
Outputting Cell NOR2X1.CEL
Outputting Cell OAI21X1.CEL
Outputting Cell NAND2X1.CEL
Outputting Cell NAND3X1.CEL
Outputting Cell DFFPOSX1.CEL
Outputting Cell mips_fsm.CEL
Warning: Please close or open the cell (mips_fsm) in read-only mode. (MWSTRM-023)
Outputting Cell FILL.CEL
====> TOTAL CELLS OUTPUT: 13 <====
Outputting Contact $$M2_M1
Outputting Contact $$M3_M2
Outputting Contact $$M2_M1_1500_1500_3_1
Outputting Contact $$M2_M1_1500_1500_3_3
write_gds completed successfully!

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master FILL: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: previous extract failed; need re-extract before write_parasitics.
Error: Writing parasitics file failed. (RCEX-036)
Create error cell mips_fsm.err ...
Checking [gnd!]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [vdd!]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...

Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master FILL: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Clock network timing may not be up-to-date since only 0.000000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:49 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: typical   Library: osu05_stdcells

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alusrca (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock network delay (propagated)         0.00       0.00
  state_reg_2_/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg_2_/Q (DFFPOSX1)                0.48       0.48 f
  U54/Y (NAND2X1)                          0.36       0.84 r
  U53/Y (NOR2X1)                           0.44       1.28 f
  U42/Y (OAI21X1)                          0.19       1.47 r
  U10/Y (INVX2)                            0.05       1.52 f
  alusrca (out)                            0.00       1.52 f
  data arrival time                                   1.52

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.52
  -----------------------------------------------------------
  slack (MET)                                        23.48



Warning: Limited std master NAND3X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NAND2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master NOR2X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master OAI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AOI21X1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master AND2X2: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master DFFPOSX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master LATCH: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master INVX1: orientation(s) = { R0_MX R0_MY }.  (APL-082)
Warning: Limited std master FILL: orientation(s) = { R0_MX R0_MY }.  (APL-082)
  Loading design 'mips_fsm'
Warning: Layer 'metal1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'metal3' is missing the optional 'edge capacitance' attribute. (PSYN-101)




Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Error: Initialization of the detail route TLU+ RC model failed. (RCEX-030)
Error: Extraction failed. (RCEX-205)
Information: Updating graph... (UID-83)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : mips_fsm
Version: L-2016.03-SP5-1
Date   : Tue Mar 28 14:48:49 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 100.00000      
Clock Tree root pin            : "clk"
Number of Levels               : 1
Number of Sinks                : 4
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 0
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 0.00000        
Max Global Skew                : 0.00000   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.000
Longest path delay                0.000
Shortest path delay               0.000

The longest path delay end pin: state_reg_0_/CLK
The shortest path delay end pin: state_reg_0_/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.200            4  0.000     0.000     0.000     r
state_reg_0_/CLK                            0.200            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.200            4  0.000     0.000     0.000     r
state_reg_0_/CLK                            0.200            0  0.000     0.000     0.000     r
[clock delay]                                                                       0.000
----------------------------------------------------------------------------------------------------

Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named mips_fsm. (UIG-5)
icc_shell> exit
icc_shell> save_mw_cel  -design "mips_fsm.CEL;1"
Information: Saved design named mips_fsm. (UIG-5)
icc_shell> 

Thank you...

