
*** Running vivado
    with args -log vio_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vio_wrapper.tcl -notrace
Command: synth_design -top vio_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 192051 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1805.223 ; gain = 152.523 ; free physical = 3607 ; free virtual = 7426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_wrapper' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_count' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/top_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/imports/Downloads/clk_div_rtl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (2#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/imports/Downloads/clk_div_rtl.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_6bit' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/counter_6bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_6bit' (3#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/counter_6bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_count' (4#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/top_count.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (5#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:45]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (6#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/.Xil/Vivado-191994-archlinux/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio0'. This will prevent further optimization [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:38]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 't1'. This will prevent further optimization [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila0'. This will prevent further optimization [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:45]
INFO: [Synth 8-6155] done synthesizing module 'vio_wrapper' (7#1) [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/new/vio_wrapper.v:23]
WARNING: [Synth 8-3331] design counter_6bit has unconnected port Clk_1Hz
WARNING: [Synth 8-3331] design counter_6bit has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.941 ; gain = 209.242 ; free physical = 3613 ; free virtual = 7433
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1867.879 ; gain = 215.180 ; free physical = 3608 ; free virtual = 7428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1867.879 ; gain = 215.180 ; free physical = 3608 ; free virtual = 7428
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 't1/cmt'
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 't1/cmt'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio0'
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio0'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila0'
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila0'
Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc:375]
Finished Parsing XDC File [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/constrs_1/imports/Downloads/Zed_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.566 ; gain = 0.000 ; free physical = 3485 ; free virtual = 7305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.566 ; gain = 0.000 ; free physical = 3485 ; free virtual = 7305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3568 ; free virtual = 7388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3568 ; free virtual = 7388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk_100M. (constraint file  /home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_100M. (constraint file  /home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for t1/cmt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3568 ; free virtual = 7388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3571 ; free virtual = 7392
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_count has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3561 ; free virtual = 7383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 't1/cmt/Clk_8M' to pin 't1/cmt/bbstub_Clk_8M/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_0     |     1|
|3     |vio_0     |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     2|
|2     |  t1     |top_count |     1|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3436 ; free virtual = 7259
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.566 ; gain = 215.180 ; free physical = 3490 ; free virtual = 7313
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2014.566 ; gain = 361.867 ; free physical = 3490 ; free virtual = 7313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.566 ; gain = 0.000 ; free physical = 3444 ; free virtual = 7267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2014.566 ; gain = 584.109 ; free physical = 3532 ; free virtual = 7355
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.566 ; gain = 0.000 ; free physical = 3532 ; free virtual = 7355
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/adi/repo/notes/sem3/ELD2024_LAB/lab4_hw/lab4_hw.runs/synth_1/vio_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vio_wrapper_utilization_synth.rpt -pb vio_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 10:28:48 2024...
