{
    "version": "0.0.12",
    "description": "sv2v converts SystemVerilog (IEEE 1800-2017) to Verilog (IEEE 1364-2005), with an emphasis on supporting synthesizable language constructs.",
    "homepage": "https://github.com/zachjs/sv2v",
    "license": "BSD 3-Clause License",
    "url": "https://github.com/zachjs/sv2v/releases/download/v0.0.12/sv2v-Windows.zip",
    "extract_dir": "sv2v-Windows",
    "bin": "\\sv2v.exe",
    "hash": "b35a3943af37c4c62ddc0ad2805ce589e0d23b8812f270d37c7cbb28b8a38c55",
    "checkver": "github",
    "autoupdate": {
        "url": "https://github.com/zachjs/sv2v/releases/download/v$version/sv2v-Windows.zip"
    }
}
