{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641381049161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641381049162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 19:10:49 2022 " "Processing started: Wed Jan 05 19:10:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641381049162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641381049162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OpenMIPS_KIMWENG_sopc -c OpenMIPS_KIMWENG_sopc " "Command: quartus_map --read_settings_files=on --write_settings_files=off OpenMIPS_KIMWENG_sopc -c OpenMIPS_KIMWENG_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641381049162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1641381049532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_buf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_buf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_buf_if " "Found entity 1: wishbone_buf_if" {  } { { "wishbone_buf_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wishbone_buf_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049625 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049627 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641381049628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "wb2sdrc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049669 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049671 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdrc_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1641381049684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049693 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int OpenMIPS_KIMWENG_sopc.v(45) " "Verilog HDL Declaration warning at OpenMIPS_KIMWENG_sopc.v(45): \"int\" is SystemVerilog-2005 keyword" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 45 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1641381049695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_kimweng_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_kimweng_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpenMIPS_KIMWENG_sopc " "Found entity 1: OpenMIPS_KIMWENG_sopc" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpenMIPS " "Found entity 1: OpenMIPS" {  } { { "OpenMIPS.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "LLbit_reg.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/LLbit_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "hilo_reg.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/hilo_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/hazard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_top " "Found entity 1: flash_top" {  } { { "flash_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/flash_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cp0_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cp0_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 cp0_reg " "Found entity 1: cp0_reg" {  } { { "cp0_reg.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/cp0_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381049740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381049741 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdrc_core.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049764 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049765 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049766 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049767 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049767 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049767 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049767 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1641381049767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OpenMIPS_KIMWENG_sopc " "Elaborating entity \"OpenMIPS_KIMWENG_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641381049899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpenMIPS OpenMIPS:OpenMIPS0 " "Elaborating entity \"OpenMIPS\" for hierarchy \"OpenMIPS:OpenMIPS0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "OpenMIPS0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381049907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg OpenMIPS:OpenMIPS0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"OpenMIPS:OpenMIPS0\|pc_reg:pc_reg0\"" {  } { { "OpenMIPS.v" "pc_reg0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381049916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_buf_if OpenMIPS:OpenMIPS0\|wishbone_buf_if:wishbone_buf_if0 " "Elaborating entity \"wishbone_buf_if\" for hierarchy \"OpenMIPS:OpenMIPS0\|wishbone_buf_if:wishbone_buf_if0\"" {  } { { "OpenMIPS.v" "wishbone_buf_if0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381049918 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wishbone_buf_if.v(45) " "Verilog HDL Case Statement information at wishbone_buf_if.v(45): all case item expressions in this case statement are onehot" {  } { { "wishbone_buf_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wishbone_buf_if.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641381049922 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|wishbone_buf_if:wishbone_buf_if0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wishbone_buf_if.v(84) " "Verilog HDL Case Statement information at wishbone_buf_if.v(84): all case item expressions in this case statement are onehot" {  } { { "wishbone_buf_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wishbone_buf_if.v" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641381049923 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|wishbone_buf_if:wishbone_buf_if0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wishbone_buf_if.v(129) " "Verilog HDL Case Statement information at wishbone_buf_if.v(129): all case item expressions in this case statement are onehot" {  } { { "wishbone_buf_if.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wishbone_buf_if.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641381049924 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|wishbone_buf_if:wishbone_buf_if0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id OpenMIPS:OpenMIPS0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"OpenMIPS:OpenMIPS0\|if_id:if_id0\"" {  } { { "OpenMIPS.v" "if_id0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381049952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id OpenMIPS:OpenMIPS0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"OpenMIPS:OpenMIPS0\|id:id0\"" {  } { { "OpenMIPS.v" "id0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381049954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op2 id.v(58) " "Verilog HDL or VHDL warning at id.v(58): object \"op2\" assigned a value but never read" {  } { { "id.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/id.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381049956 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|id:id0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op5 id.v(61) " "Verilog HDL or VHDL warning at id.v(61): object \"op5\" assigned a value but never read" {  } { { "id.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/id.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381049956 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile OpenMIPS:OpenMIPS0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"OpenMIPS:OpenMIPS0\|regfile:regfile0\"" {  } { { "OpenMIPS.v" "regfile0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex OpenMIPS:OpenMIPS0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"OpenMIPS:OpenMIPS0\|id_ex:id_ex0\"" {  } { { "OpenMIPS.v" "id_ex0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex OpenMIPS:OpenMIPS0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"OpenMIPS:OpenMIPS0\|ex:ex0\"" {  } { { "OpenMIPS.v" "ex0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem OpenMIPS:OpenMIPS0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"OpenMIPS:OpenMIPS0\|ex_mem:ex_mem0\"" {  } { { "OpenMIPS.v" "ex_mem0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem OpenMIPS:OpenMIPS0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"OpenMIPS:OpenMIPS0\|mem:mem0\"" {  } { { "OpenMIPS.v" "mem0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb OpenMIPS:OpenMIPS0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"OpenMIPS:OpenMIPS0\|mem_wb:mem_wb0\"" {  } { { "OpenMIPS.v" "mem_wb0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg OpenMIPS:OpenMIPS0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"OpenMIPS:OpenMIPS0\|hilo_reg:hilo_reg0\"" {  } { { "OpenMIPS.v" "hilo_reg0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg OpenMIPS:OpenMIPS0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"OpenMIPS:OpenMIPS0\|LLbit_reg:LLbit_reg0\"" {  } { { "OpenMIPS.v" "LLbit_reg0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp0_reg OpenMIPS:OpenMIPS0\|cp0_reg:cp0_reg0 " "Elaborating entity \"cp0_reg\" for hierarchy \"OpenMIPS:OpenMIPS0\|cp0_reg:cp0_reg0\"" {  } { { "OpenMIPS.v" "cp0_reg0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050062 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cp0_reg.v(79) " "Verilog HDL Case Statement warning at cp0_reg.v(79): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cp0_reg.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/cp0_reg.v" 79 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641381050066 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|cp0_reg:cp0_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard OpenMIPS:OpenMIPS0\|hazard:hazard0 " "Elaborating entity \"hazard\" for hierarchy \"OpenMIPS:OpenMIPS0\|hazard:hazard0\"" {  } { { "OpenMIPS.v" "hazard0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050066 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "hazard.v(24) " "Verilog HDL Case Statement warning at hazard.v(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "hazard.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/hazard.v" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1641381050067 "|OpenMIPS_KIMWENG_sopc|OpenMIPS:OpenMIPS0|hazard:hazard0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "gpio_top0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050068 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1641381050071 "|OpenMIPS_KIMWENG_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_top flash_top:flash_top0 " "Elaborating entity \"flash_top\" for hierarchy \"flash_top:flash_top0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "flash_top0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "uart_top0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050086 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1641381050087 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1641381050087 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050088 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641381050089 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1641381050090 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050092 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050093 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050100 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050100 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050100 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050100 "|OpenMIPS_KIMWENG_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_top sdrc_top:sdrc_top0 " "Elaborating entity \"sdrc_top\" for hierarchy \"sdrc_top:sdrc_top0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "sdrc_top0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2sdrc sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc " "Elaborating entity \"wb2sdrc\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\"" {  } { { "sdrc_top.v" "u_wb2sdrc" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\"" {  } { { "wb2sdrc.v" "u_cmdfifo" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb2sdrc.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050111 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050112 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050112 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050112 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_cmdfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\"" {  } { { "wb2sdrc.v" "u_wrdatafifo" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb2sdrc.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050114 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050114 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050114 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (4)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050114 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_wrdatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo " "Elaborating entity \"async_fifo\" for hierarchy \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\"" {  } { { "wb2sdrc.v" "u_rddatafifo" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb2sdrc.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_wr_ptr_dec async_fifo.v(163) " "Verilog HDL or VHDL warning at async_fifo.v(163): object \"sync_wr_ptr_dec\" assigned a value but never read" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050115 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 async_fifo.v(302) " "Verilog HDL assignment warning at async_fifo.v(302): truncated value with size 32 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050116 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(231) " "Verilog HDL assignment warning at async_fifo.v(231): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050116 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 async_fifo.v(246) " "Verilog HDL assignment warning at async_fifo.v(246): truncated value with size 9 to match size of target (3)" {  } { { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050116 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|wb2sdrc:u_wb2sdrc|async_fifo:u_rddatafifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_core sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core " "Elaborating entity \"sdrc_core\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\"" {  } { { "sdrc_top.v" "u_sdrc_core" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_req_gen sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen " "Elaborating entity \"sdrc_req_gen\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_req_gen:u_req_gen\"" {  } { { "sdrc_core.v" "u_req_gen" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_idle sdrc_req_gen.v(160) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(160): object \"req_idle\" assigned a value but never read" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050120 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdrc_req_gen.v(191) " "Verilog HDL assignment warning at sdrc_req_gen.v(191): truncated value with size 10 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 sdrc_req_gen.v(194) " "Verilog HDL assignment warning at sdrc_req_gen.v(194): truncated value with size 28 to match size of target (27)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sdrc_req_gen.v(195) " "Verilog HDL assignment warning at sdrc_req_gen.v(195): truncated value with size 11 to match size of target (9)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 sdrc_req_gen.v(226) " "Verilog HDL assignment warning at sdrc_req_gen.v(226): truncated value with size 13 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdrc_req_gen.v(242) " "Verilog HDL assignment warning at sdrc_req_gen.v(242): truncated value with size 32 to match size of target (1)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_req_gen.v(244) " "Verilog HDL assignment warning at sdrc_req_gen.v(244): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 sdrc_req_gen.v(254) " "Verilog HDL assignment warning at sdrc_req_gen.v(254): truncated value with size 9 to match size of target (7)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(257) " "Verilog HDL assignment warning at sdrc_req_gen.v(257): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 sdrc_req_gen.v(315) " "Verilog HDL assignment warning at sdrc_req_gen.v(315): truncated value with size 27 to match size of target (26)" {  } { { "sdrc_req_gen.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_req_gen.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050121 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_req_gen:u_req_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl " "Elaborating entity \"sdrc_bank_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\"" {  } { { "sdrc_core.v" "u_bank_ctl" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_ba_last sdrc_bank_ctl.v(155) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(155): object \"xfr_ba_last\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050123 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_row sdrc_bank_ctl.v(567) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(567): object \"cur_row\" assigned a value but never read" {  } { { "sdrc_bank_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050123 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bank_fsm sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm " "Elaborating entity \"sdrc_bank_fsm\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bank_ctl:u_bank_ctl\|sdrc_bank_fsm:bank0_fsm\"" {  } { { "sdrc_bank_ctl.v" "bank0_fsm" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_ctl.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(188) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(188): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050125 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(189) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(189): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050125 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(190) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(190): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050125 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sdrc_bank_fsm.v(191) " "Verilog HDL assignment warning at sdrc_bank_fsm.v(191): truncated value with size 2 to match size of target (1)" {  } { { "sdrc_bank_fsm.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bank_fsm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050125 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bank_ctl:u_bank_ctl|sdrc_bank_fsm:bank0_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_xfr_ctl sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl " "Elaborating entity \"sdrc_xfr_ctl\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\"" {  } { { "sdrc_core.v" "u_xfr_ctl" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_end sdrc_xfr_ctl.v(213) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(213): object \"xfr_end\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xfr_wrap sdrc_xfr_ctl.v(216) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(216): object \"xfr_wrap\" assigned a value but never read" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(238) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(238): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdrc_xfr_ctl.v(250) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(250): truncated value with size 32 to match size of target (7)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdrc_xfr_ctl.v(300) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(300): truncated value with size 32 to match size of target (2)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrc_xfr_ctl.v(321) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(321): truncated value with size 32 to match size of target (13)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(615) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(615): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdrc_xfr_ctl.v(617) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(617): truncated value with size 32 to match size of target (4)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdrc_xfr_ctl.v(620) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(620): truncated value with size 32 to match size of target (12)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrc_xfr_ctl.v(621) " "Verilog HDL assignment warning at sdrc_xfr_ctl.v(621): truncated value with size 32 to match size of target (3)" {  } { { "sdrc_xfr_ctl.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_xfr_ctl.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050132 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_xfr_ctl:u_xfr_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrc_bs_convert sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert " "Elaborating entity \"sdrc_bs_convert\" for hierarchy \"sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_bs_convert:u_bs_convert\"" {  } { { "sdrc_core.v" "u_bs_convert" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_core.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 sdrc_bs_convert.v(157) " "Verilog HDL assignment warning at sdrc_bs_convert.v(157): truncated value with size 48 to match size of target (32)" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050134 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 sdrc_bs_convert.v(183) " "Verilog HDL assignment warning at sdrc_bs_convert.v(183): truncated value with size 56 to match size of target (32)" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050134 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(193) " "Verilog HDL assignment warning at sdrc_bs_convert.v(193): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050134 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 sdrc_bs_convert.v(194) " "Verilog HDL assignment warning at sdrc_bs_convert.v(194): truncated value with size 8 to match size of target (2)" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050134 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdrc_bs_convert.v(218) " "Verilog HDL assignment warning at sdrc_bs_convert.v(218): truncated value with size 32 to match size of target (16)" {  } { { "sdrc_bs_convert.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/sdrc_bs_convert.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641381050135 "|OpenMIPS_KIMWENG_sopc|sdrc_top:sdrc_top0|sdrc_core:u_sdrc_core|sdrc_bs_convert:u_bs_convert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "OpenMIPS_KIMWENG_sopc.v" "wb_conmax_top0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381050394 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_0 " "Inferred RAM node \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641381056518 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_1 " "Inferred RAM node \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641381056520 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641381056520 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1641381056521 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_wrdatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1641381056521 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_rddatafifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1641381056521 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem " "RAM logic \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "async_fifo.v" "mem" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1641381056521 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1641381056521 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1641381062077 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1641381062077 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641381062077 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "OpenMIPS:OpenMIPS0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"OpenMIPS:OpenMIPS0\|ex:ex0\|Mult0\"" {  } { { "ex.v" "Mult0" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/ex.v" 222 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381062080 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641381062080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenMIPS:OpenMIPS0\|regfile:regfile0\|altsyncram:regs_rtl_0 " "Instantiated megafunction \"OpenMIPS:OpenMIPS0\|regfile:regfile0\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641381062178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/db/altsyncram_mcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381062246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381062246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381062262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062263 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641381062263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381062310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381062310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OpenMIPS:OpenMIPS0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"OpenMIPS:OpenMIPS0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "ex.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/ex.v" 222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OpenMIPS:OpenMIPS0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"OpenMIPS:OpenMIPS0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641381062356 ""}  } { { "ex.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/ex.v" 222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641381062356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641381062407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641381062407 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1641381063328 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1641381063328 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_transmitter.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_transmitter.v" 172 -1 0 } } { "uart_wb.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_wb.v" 191 -1 0 } } { "async_fifo.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/async_fifo.v" 176 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 479 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 862 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 667 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 678 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 506 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 313 -1 0 } } { "uart_sync_flops.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_sync_flops.v" 116 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 659 -1 0 } } { "uart_regs.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_regs.v" 670 -1 0 } } { "uart_sync_flops.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/uart_sync_flops.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1641381063375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1641381063375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[23\] GND " "Pin \"flash_addr_o\[23\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[24\] GND " "Pin \"flash_addr_o\[24\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[25\] GND " "Pin \"flash_addr_o\[25\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[26\] GND " "Pin \"flash_addr_o\[26\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[27\] GND " "Pin \"flash_addr_o\[27\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[28\] GND " "Pin \"flash_addr_o\[28\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[29\] GND " "Pin \"flash_addr_o\[29\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[30\] GND " "Pin \"flash_addr_o\[30\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_addr_o\[31\] GND " "Pin \"flash_addr_o\[31\]\" is stuck at GND" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_addr_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flash_we_o VCC " "Pin \"flash_we_o\" is stuck at VCC" {  } { { "OpenMIPS_KIMWENG_sopc.v" "" { Text "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/OpenMIPS_KIMWENG_sopc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1641381067541 "|OpenMIPS_KIMWENG_sopc|flash_we_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1641381067541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641381067982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "876 " "876 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1641381076425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/output_files/OpenMIPS_KIMWENG_sopc.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/verilog_REAL/OpenMIPS_KIMWENG_sopc/output_files/OpenMIPS_KIMWENG_sopc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641381076740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641381077249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641381077249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9932 " "Implemented 9932 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641381078263 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641381078263 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1641381078263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9691 " "Implemented 9691 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641381078263 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1641381078263 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1641381078263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641381078263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641381078344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 19:11:18 2022 " "Processing ended: Wed Jan 05 19:11:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641381078344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641381078344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641381078344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641381078344 ""}
