--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml ledDriver_LedStrip_TOP_TEST.twx ledDriver_LedStrip_TOP_TEST.ncd
-o ledDriver_LedStrip_TOP_TEST.twr ledDriver_LedStrip_TOP_TEST.pcf -ucf
ledDriver_LedStrip_top.ucf

Design file:              ledDriver_LedStrip_TOP_TEST.ncd
Physical constraint file: ledDriver_LedStrip_TOP_TEST.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11828 paths analyzed, 1044 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.306ns.
--------------------------------------------------------------------------------

Paths for end point uut/COLOR_10 (SLICE_X31Y25.A5), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X0Y19.C4       net (fanout=866)      3.342   uut/LEDS_Counter<1>
    SLICE_X0Y19.BMUX     Topcb                 0.371   uut/LEDS_Counter<7>_11_f82
                                                       uut/LEDS_Counter<7>_13_f7_211
                                                       uut/LEDS_Counter<7>_13_f7_2
                                                       uut/LEDS_Counter<7>_11_f8_1
    SLICE_X11Y20.B3      net (fanout=1)        1.119   uut/LEDS_Counter<7>_11_f82
    SLICE_X11Y20.B       Tilo                  0.259   uut/leds_buffer<47>_16
                                                       uut/LEDS_Counter<7>_7
    SLICE_X31Y25.A5      net (fanout=1)        1.460   uut/LEDS_Counter<7>_7
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383051
                                                       uut/COLOR_10
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.360ns logic, 5.921ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_0 (FF)
  Destination:          uut/COLOR_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.211ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_0 to uut/COLOR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_0
    SLICE_X0Y19.C3       net (fanout=865)      3.272   uut/LEDS_Counter<0>
    SLICE_X0Y19.BMUX     Topcb                 0.371   uut/LEDS_Counter<7>_11_f82
                                                       uut/LEDS_Counter<7>_13_f7_211
                                                       uut/LEDS_Counter<7>_13_f7_2
                                                       uut/LEDS_Counter<7>_11_f8_1
    SLICE_X11Y20.B3      net (fanout=1)        1.119   uut/LEDS_Counter<7>_11_f82
    SLICE_X11Y20.B       Tilo                  0.259   uut/leds_buffer<47>_16
                                                       uut/LEDS_Counter<7>_7
    SLICE_X31Y25.A5      net (fanout=1)        1.460   uut/LEDS_Counter<7>_7
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383051
                                                       uut/COLOR_10
    -------------------------------------------------  ---------------------------
    Total                                      7.211ns (1.360ns logic, 5.851ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X0Y19.D5       net (fanout=866)      3.200   uut/LEDS_Counter<1>
    SLICE_X0Y19.BMUX     Topdb                 0.366   uut/LEDS_Counter<7>_11_f82
                                                       uut/LEDS_Counter<7>_13_f7_210
                                                       uut/LEDS_Counter<7>_13_f7_2
                                                       uut/LEDS_Counter<7>_11_f8_1
    SLICE_X11Y20.B3      net (fanout=1)        1.119   uut/LEDS_Counter<7>_11_f82
    SLICE_X11Y20.B       Tilo                  0.259   uut/leds_buffer<47>_16
                                                       uut/LEDS_Counter<7>_7
    SLICE_X31Y25.A5      net (fanout=1)        1.460   uut/LEDS_Counter<7>_7
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383051
                                                       uut/COLOR_10
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (1.355ns logic, 5.779ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point uut/COLOR_13 (SLICE_X29Y26.C3), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X2Y19.B3       net (fanout=866)      3.317   uut/LEDS_Counter<1>
    SLICE_X2Y19.BMUX     Topbb                 0.361   uut/LEDS_Counter<7>_11_f811
                                                       uut/LEDS_Counter<7>_12_f7_141
                                                       uut/LEDS_Counter<7>_12_f7_14
                                                       uut/LEDS_Counter<7>_11_f8_10
    SLICE_X17Y20.A3      net (fanout=1)        1.135   uut/LEDS_Counter<7>_11_f811
    SLICE_X17Y20.A       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_73
    SLICE_X29Y26.C3      net (fanout=1)        1.413   uut/LEDS_Counter<7>_73
    SLICE_X29Y26.CLK     Tas                   0.322   uut/COLOR<13>
                                                       uut/Mmux__n383025
                                                       uut/COLOR_13
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (1.350ns logic, 5.865ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X2Y19.A4       net (fanout=866)      3.227   uut/LEDS_Counter<1>
    SLICE_X2Y19.BMUX     Topab                 0.370   uut/LEDS_Counter<7>_11_f811
                                                       uut/LEDS_Counter<7>_12_f7_142
                                                       uut/LEDS_Counter<7>_12_f7_14
                                                       uut/LEDS_Counter<7>_11_f8_10
    SLICE_X17Y20.A3      net (fanout=1)        1.135   uut/LEDS_Counter<7>_11_f811
    SLICE_X17Y20.A       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_73
    SLICE_X29Y26.C3      net (fanout=1)        1.413   uut/LEDS_Counter<7>_73
    SLICE_X29Y26.CLK     Tas                   0.322   uut/COLOR<13>
                                                       uut/Mmux__n383025
                                                       uut/COLOR_13
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (1.359ns logic, 5.775ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_0 (FF)
  Destination:          uut/COLOR_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.105ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_0 to uut/COLOR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_0
    SLICE_X2Y19.C4       net (fanout=865)      3.182   uut/LEDS_Counter<0>
    SLICE_X2Y19.BMUX     Topcb                 0.386   uut/LEDS_Counter<7>_11_f811
                                                       uut/LEDS_Counter<7>_13_f7_202
                                                       uut/LEDS_Counter<7>_13_f7_20
                                                       uut/LEDS_Counter<7>_11_f8_10
    SLICE_X17Y20.A3      net (fanout=1)        1.135   uut/LEDS_Counter<7>_11_f811
    SLICE_X17Y20.A       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_73
    SLICE_X29Y26.C3      net (fanout=1)        1.413   uut/LEDS_Counter<7>_73
    SLICE_X29Y26.CLK     Tas                   0.322   uut/COLOR<13>
                                                       uut/Mmux__n383025
                                                       uut/COLOR_13
    -------------------------------------------------  ---------------------------
    Total                                      7.105ns (1.375ns logic, 5.730ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point uut/COLOR_11 (SLICE_X31Y25.C4), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.159ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X0Y20.B3       net (fanout=866)      3.295   uut/LEDS_Counter<1>
    SLICE_X0Y20.BMUX     Topbb                 0.364   uut/LEDS_Counter<7>_11_f85
                                                       uut/LEDS_Counter<7>_12_f7_610
                                                       uut/LEDS_Counter<7>_12_f7_6
                                                       uut/LEDS_Counter<7>_11_f8_4
    SLICE_X17Y20.B3      net (fanout=1)        1.172   uut/LEDS_Counter<7>_11_f85
    SLICE_X17Y20.B       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_71
    SLICE_X31Y25.C4      net (fanout=1)        1.339   uut/LEDS_Counter<7>_71
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383041
                                                       uut/COLOR_11
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (1.353ns logic, 5.806ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_0 (FF)
  Destination:          uut/COLOR_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_0 to uut/COLOR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_0
    SLICE_X0Y20.C4       net (fanout=865)      3.278   uut/LEDS_Counter<0>
    SLICE_X0Y20.BMUX     Topcb                 0.371   uut/LEDS_Counter<7>_11_f85
                                                       uut/LEDS_Counter<7>_13_f7_811
                                                       uut/LEDS_Counter<7>_13_f7_8
                                                       uut/LEDS_Counter<7>_11_f8_4
    SLICE_X17Y20.B3      net (fanout=1)        1.172   uut/LEDS_Counter<7>_11_f85
    SLICE_X17Y20.B       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_71
    SLICE_X31Y25.C4      net (fanout=1)        1.339   uut/LEDS_Counter<7>_71
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383041
                                                       uut/COLOR_11
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.360ns logic, 5.789ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/LEDS_Counter_1 (FF)
  Destination:          uut/COLOR_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.274 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/LEDS_Counter_1 to uut/COLOR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.408   uut/LEDS_Counter<3>
                                                       uut/LEDS_Counter_1
    SLICE_X0Y20.A4       net (fanout=866)      3.209   uut/LEDS_Counter<1>
    SLICE_X0Y20.BMUX     Topab                 0.376   uut/LEDS_Counter<7>_11_f85
                                                       uut/LEDS_Counter<7>_12_f7_611
                                                       uut/LEDS_Counter<7>_12_f7_6
                                                       uut/LEDS_Counter<7>_11_f8_4
    SLICE_X17Y20.B3      net (fanout=1)        1.172   uut/LEDS_Counter<7>_11_f85
    SLICE_X17Y20.B       Tilo                  0.259   uut/leds_buffer<39>_16
                                                       uut/LEDS_Counter<7>_71
    SLICE_X31Y25.C4      net (fanout=1)        1.339   uut/LEDS_Counter<7>_71
    SLICE_X31Y25.CLK     Tas                   0.322   uut/COLOR<11>
                                                       uut/Mmux__n383041
                                                       uut/COLOR_11
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (1.365ns logic, 5.720ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_4 (SLICE_X24Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_3 (FF)
  Destination:          uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_3 to uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.CQ      Tcko                  0.200   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<6>
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_3
    SLICE_X24Y27.C5      net (fanout=1)        0.060   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<3>
    SLICE_X24Y27.CLK     Tah         (-Th)    -0.121   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<6>
                                                       uut/Inst_ledDriver_LedStrip/Mmux__n0076191
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_22 (SLICE_X25Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_21 (FF)
  Destination:          uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_21 to uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.CQ      Tcko                  0.198   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<23>
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_21
    SLICE_X25Y27.C5      net (fanout=1)        0.051   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<21>
    SLICE_X25Y27.CLK     Tah         (-Th)    -0.155   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<23>
                                                       uut/Inst_ledDriver_LedStrip/Mmux__n0076151
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_12 (SLICE_X27Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_11 (FF)
  Destination:          uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_11 to uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.198   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<15>
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_11
    SLICE_X27Y27.B5      net (fanout=1)        0.067   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<11>
    SLICE_X27Y27.CLK     Tah         (-Th)    -0.155   uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer<15>
                                                       uut/Inst_ledDriver_LedStrip/Mmux__n007641
                                                       uut/Inst_ledDriver_LedStrip/Input_Pixel_Buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uut/LEDS_Counter<3>/CLK
  Logical resource: uut/LEDS_Counter_0/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uut/LEDS_Counter<3>/CLK
  Logical resource: uut/LEDS_Counter_1/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.306|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11828 paths, 0 nets, and 3935 connections

Design statistics:
   Minimum period:   7.306ns{1}   (Maximum frequency: 136.874MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 22 01:38:43 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



