-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
-- Date        : Thu Nov 14 09:23:21 2013
-- Host        : centosMC running 64-bit CentOS release 6.4 (Final)
-- Command     : write_vhdl -force -mode funcsim
--               /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/axi_cdma_0/axi_cdma_0_funcsim.vhdl
-- Design      : axi_cdma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    sig_axi2ip_wrce : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_rst2lite_bside_reset : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 22 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2reg_reset : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_cdma_0axi_cdma_lite_if;

architecture STRUCTURE of axi_cdma_0axi_cdma_lite_if is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d10 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.rdy_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\ : STD_LOGIC;
  signal n_0_arvalid_d1_i_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal sig_axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 23 );
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[11]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[12]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[13]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[3]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.awvalid_d1_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_in_progress_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wvalid_d1_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair3";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  sig_axi2ip_wrce(1 downto 0) <= \^sig_axi2ip_wrce\(1 downto 0);
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => sig_axi2ip_rdce(0),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(10),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(11),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(12),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(13),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(14),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(15),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\,
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_rst2lite_bside_reset,
      O => arvalid_d10
    );
\GEN_SYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(1),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(2),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(3),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => sig_axi2ip_rdce(4),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(5),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(6),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => sig_axi2ip_rdce(7),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_2\
    );
\GEN_SYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => sig_axi2ip_rdce(8),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => sig_axi2ip_rdce(9),
      I1 => \^o1\,
      I2 => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_2\,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => arvalid_d10,
      O => \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[0]_i_1\,
      Q => sig_axi2ip_rdce(0),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[10]_i_1\,
      Q => sig_axi2ip_rdce(10),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[11]_i_1\,
      Q => sig_axi2ip_rdce(11),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[12]_i_1\,
      Q => sig_axi2ip_rdce(12),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[13]_i_1\,
      Q => sig_axi2ip_rdce(13),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[14]_i_1\,
      Q => sig_axi2ip_rdce(14),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[15]_i_1\,
      Q => sig_axi2ip_rdce(15),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[1]_i_1\,
      Q => sig_axi2ip_rdce(1),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[2]_i_1\,
      Q => sig_axi2ip_rdce(2),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[3]_i_1\,
      Q => sig_axi2ip_rdce(3),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[4]_i_1\,
      Q => sig_axi2ip_rdce(4),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[5]_i_1\,
      Q => sig_axi2ip_rdce(5),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[6]_i_1\,
      Q => sig_axi2ip_rdce(6),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[7]_i_1\,
      Q => sig_axi2ip_rdce(7),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[8]_i_1\,
      Q => sig_axi2ip_rdce(8),
      R => \<const0>\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.axi2ip_rdce[9]_i_1\,
      Q => sig_axi2ip_rdce(9),
      R => \<const0>\
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \^o1\,
      Q => rvalid,
      R => sig_rst2lite_bside_reset
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFE9"
    )
    port map (
      I0 => sig_axi2ip_rdce(0),
      I1 => sig_axi2ip_rdce(1),
      I2 => sig_axi2ip_rdce(2),
      I3 => sig_axi2ip_rdce(3),
      I4 => sig_axi2ip_rdce(4),
      O => O9
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(0),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(0),
      O => sig_ip2axi_rddata(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(1),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(1),
      O => sig_ip2axi_rddata(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(2),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(2),
      O => sig_ip2axi_rddata(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(3),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(3),
      O => sig_ip2axi_rddata(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(4),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(4),
      O => sig_ip2axi_rddata(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(5),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(5),
      O => sig_ip2axi_rddata(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(6),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(6),
      O => sig_ip2axi_rddata(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(7),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(7),
      O => sig_ip2axi_rddata(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15\,
      I1 => sig_axi2ip_rdce(6),
      I2 => sig_axi2ip_rdce(8),
      I3 => sig_axi2ip_rdce(5),
      I4 => sig_axi2ip_rdce(7),
      O => \^o8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_axi2ip_rdce(7),
      I1 => sig_axi2ip_rdce(5),
      I2 => sig_axi2ip_rdce(8),
      I3 => sig_axi2ip_rdce(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => sig_axi2ip_rdce(14),
      I1 => sig_axi2ip_rdce(11),
      I2 => sig_axi2ip_rdce(12),
      I3 => sig_axi2ip_rdce(13),
      I4 => sig_axi2ip_rdce(15),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_axi2ip_rdce(5),
      I1 => sig_axi2ip_rdce(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => sig_axi2ip_rdce(8),
      I1 => sig_axi2ip_rdce(6),
      I2 => sig_axi2ip_rdce(1),
      I3 => sig_axi2ip_rdce(4),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_axi2ip_rdce(9),
      I1 => sig_axi2ip_rdce(10),
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_axi2ip_rdce(2),
      I1 => sig_axi2ip_rdce(3),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
    port map (
      I0 => I1(8),
      I1 => \^o4\,
      I2 => \^o5\,
      I3 => \^o6\,
      I4 => O7(8),
      O => sig_ip2axi_rddata(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\,
      I1 => sig_axi2ip_rdce(2),
      I2 => sig_axi2ip_rdce(3),
      I3 => sig_axi2ip_rdce(4),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\,
      O => \^o4\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAA8"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\,
      I1 => sig_axi2ip_rdce(1),
      I2 => sig_axi2ip_rdce(8),
      I3 => sig_axi2ip_rdce(6),
      I4 => sig_axi2ip_rdce(0),
      O => \^o5\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010104"
    )
    port map (
      I0 => \^o8\,
      I1 => sig_axi2ip_rdce(4),
      I2 => sig_axi2ip_rdce(3),
      I3 => sig_axi2ip_rdce(2),
      I4 => sig_axi2ip_rdce(1),
      I5 => sig_axi2ip_rdce(0),
      O => \^o6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
    port map (
      I0 => sig_axi2ip_rdce(7),
      I1 => sig_axi2ip_rdce(5),
      I2 => sig_axi2ip_rdce(8),
      I3 => sig_axi2ip_rdce(9),
      I4 => sig_axi2ip_rdce(10),
      I5 => sig_axi2ip_rdce(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\,
      I1 => sig_axi2ip_rdce(3),
      I2 => sig_axi2ip_rdce(4),
      I3 => sig_axi2ip_rdce(10),
      I4 => sig_axi2ip_rdce(9),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_7\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE01"
    )
    port map (
      I0 => sig_axi2ip_rdce(10),
      I1 => sig_axi2ip_rdce(2),
      I2 => sig_axi2ip_rdce(6),
      I3 => sig_axi2ip_rdce(0),
      I4 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_12\,
      I5 => sig_axi2ip_rdce(1),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_8\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010F01"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_13\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_14\,
      I2 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_15\,
      I3 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_11\,
      I4 => sig_axi2ip_rdce(4),
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_16\,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_9\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(0),
      Q => s_axi_lite_rdata(0),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(10),
      Q => s_axi_lite_rdata(10),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(11),
      Q => s_axi_lite_rdata(11),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(12),
      Q => s_axi_lite_rdata(12),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(13),
      Q => s_axi_lite_rdata(13),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(14),
      Q => s_axi_lite_rdata(14),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(15),
      Q => s_axi_lite_rdata(15),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(16),
      Q => s_axi_lite_rdata(16),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(17),
      Q => s_axi_lite_rdata(17),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(18),
      Q => s_axi_lite_rdata(18),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(19),
      Q => s_axi_lite_rdata(19),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(1),
      Q => s_axi_lite_rdata(1),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(20),
      Q => s_axi_lite_rdata(20),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(21),
      Q => s_axi_lite_rdata(21),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(22),
      Q => s_axi_lite_rdata(22),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(23),
      Q => s_axi_lite_rdata(23),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(24),
      Q => s_axi_lite_rdata(24),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(25),
      Q => s_axi_lite_rdata(25),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(26),
      Q => s_axi_lite_rdata(26),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(27),
      Q => s_axi_lite_rdata(27),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(28),
      Q => s_axi_lite_rdata(28),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(29),
      Q => s_axi_lite_rdata(29),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(2),
      Q => s_axi_lite_rdata(2),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(30),
      Q => s_axi_lite_rdata(30),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata(31),
      Q => s_axi_lite_rdata(31),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(3),
      Q => s_axi_lite_rdata(3),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(4),
      Q => s_axi_lite_rdata(4),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(5),
      Q => s_axi_lite_rdata(5),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(6),
      Q => s_axi_lite_rdata(6),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(7),
      Q => s_axi_lite_rdata(7),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(8),
      Q => s_axi_lite_rdata(8),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(9),
      Q => s_axi_lite_rdata(9),
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => rvalid,
      I1 => s_axi_lite_rready,
      I2 => \^o2\,
      I3 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => awvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.awvalid_d1_i_1\,
      Q => awvalid_d1,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(1),
      I5 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(1),
      I3 => sig_rst2lite_bside_reset,
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(3),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(0),
      I4 => sig_rst2lite_bside_reset,
      I5 => s_axi_lite_awaddr(1),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(1),
      I5 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => rdy,
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(1),
      I3 => sig_rst2lite_bside_reset,
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(3),
      O => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\,
      Q => \^sig_axi2ip_wrce\(0),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\,
      Q => \^sig_axi2ip_wrce\(1),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\,
      Q => O12,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\,
      Q => O11(0),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\,
      Q => E(0),
      R => \<const0>\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => \^s_axi_lite_awready\,
      I1 => s_axi_lite_bready,
      I2 => \^o3\,
      I3 => sig_rst2lite_bside_reset,
      O => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.bvalid_i_i_1\,
      Q => \^o3\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      I2 => sig_rst2lite_bside_reset,
      I3 => rdy,
      O => \n_0_GEN_SYNC_WRITE.rdy_i_1\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.rdy_i_1\,
      Q => rdy,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABAA"
    )
    port map (
      I0 => wr_addr_cap,
      I1 => wr_in_progress,
      I2 => awvalid_d1,
      I3 => awvalid,
      I4 => sig_rst2lite_bside_reset,
      I5 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_addr_cap_i_1\,
      Q => wr_addr_cap,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => wr_data_cap,
      I1 => wvalid_d1,
      I2 => wvalid,
      I3 => sig_rst2lite_bside_reset,
      I4 => rdy,
      O => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_data_cap_i_1\,
      Q => wr_data_cap,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => sig_rst2lite_bside_reset,
      I4 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wr_in_progress_i_1\,
      Q => wr_in_progress,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => rdy,
      Q => \^s_axi_lite_awready\,
      R => \<const0>\
    );
\GEN_SYNC_WRITE.wvalid_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => wvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o3\,
      O => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_SYNC_WRITE.wvalid_d1_i_1\,
      Q => wvalid_d1,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(0),
      Q => araddr(2),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(1),
      Q => araddr(3),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(2),
      Q => araddr(4),
      R => sig_rst2lite_bside_reset
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_araddr(3),
      Q => araddr(5),
      R => sig_rst2lite_bside_reset
    );
arready_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => arvalid_d1,
      I2 => \^o2\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => arvalid_re,
      Q => \^o1\,
      R => sig_rst2lite_bside_reset
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => arvalid,
      I1 => sig_rst2lite_bside_reset,
      I2 => \^o2\,
      O => n_0_arvalid_d1_i_1
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => n_0_arvalid_d1_i_1,
      Q => arvalid_d1,
      R => \<const0>\
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => sig_rst2lite_bside_reset
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => sig_rst2lite_bside_reset
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \^sig_axi2ip_wrce\(0),
      I1 => s_axi_lite_wdata(0),
      I2 => I2,
      I3 => Q(0),
      I4 => sig_rst2reg_reset,
      O => O10
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => sig_rst2lite_bside_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_pulse_gen is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_axi_por2rst_out : in STD_LOGIC
  );
end axi_cdma_0axi_cdma_pulse_gen;

architecture STRUCTURE of axi_cdma_0axi_cdma_pulse_gen is
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair29";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_halt_cmplt,
      I2 => sig_local_hw_reset_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\,
      I1 => sig_local_hw_reset_reg,
      I2 => sig_halt_cmplt,
      I3 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\,
      I1 => sig_to_edge_detect_reg,
      I2 => sig_halt_cmplt,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      I2 => sig_axi_por2rst_out,
      O => O2
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => s_axi_lite_aresetn,
      I1 => \^q\(0),
      O => p_2_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => p_0_in
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => p_6_out,
      I1 => sig_cntlr2rst_halt_cmplt,
      I2 => p_16_out,
      I3 => I1,
      I4 => \^q\(0),
      I5 => sig_local_hw_reset_reg,
      O => O1
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_cdma_pulse_gen__parameterized0\ is
  port (
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \axi_cdma_0axi_cdma_pulse_gen__parameterized0\ is
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\ : STD_LOGIC;
  signal sig_to_edge_detect_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\ : label is "soft_lutpair30";
begin
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => sig_to_edge_detect_reg,
      I1 => sig_local_hw_reset_reg,
      I2 => Q(0),
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\,
      Q => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\,
      I1 => Q(0),
      I2 => sig_to_edge_detect_reg,
      O => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\,
      Q => O1(0),
      R => sig_local_hw_reset_reg
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => Q(0),
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_pulse_out : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \axi_cdma_0axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \axi_cdma_0axi_cdma_pulse_gen__parameterized1\ is
  signal \<const1>\ : STD_LOGIC;
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_register is
  port (
    O1 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_pulse_trigger : out STD_LOGIC;
    O8 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rst2reg_reset : in STD_LOGIC;
    sig_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC
  );
end axi_cdma_0axi_cdma_register;

architecture STRUCTURE of axi_cdma_0axi_cdma_register is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^o8\ : STD_LOGIC;
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12]\ : STD_LOGIC;
  signal \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14]\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : STD_LOGIC;
  signal \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\ : STD_LOGIC;
  signal \n_0_dmacr_i_reg[6]\ : STD_LOGIC;
  signal n_0_err_irq_i_1 : STD_LOGIC;
  signal n_0_err_irq_i_2 : STD_LOGIC;
  signal n_0_err_irq_reg : STD_LOGIC;
  signal n_0_error_d1_i_1 : STD_LOGIC;
  signal n_0_idle_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_i_1 : STD_LOGIC;
  signal n_0_ioc_irq_reg : STD_LOGIC;
  signal n_0_sig_dma_go_i_1 : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\ : label is "soft_lutpair12";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\ : label is "soft_lutpair11";
  attribute RETAIN_INVERTER of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of err_irq_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of error_d1_i_1 : label is "soft_lutpair9";
begin
  D(55 downto 0) <= \^d\(55 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O7(32 downto 0) <= \^o7\(32 downto 0);
  O8 <= \^o8\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(12),
      Q => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12]\,
      R => sig_rst2reg_reset
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(14),
      Q => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14]\,
      R => sig_rst2reg_reset
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(24),
      I1 => \^d\(0),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(1),
      O => O5(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(34),
      I1 => \^d\(10),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(11),
      O => O5(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(35),
      I1 => \^d\(11),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(12),
      O => O5(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0AFC0A0C0A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\,
      I2 => I6,
      I3 => I5,
      I4 => I7,
      I5 => \^d\(12),
      O => O5(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12]\,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(36),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => n_0_ioc_irq_reg,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(13),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(37),
      I1 => \^d\(13),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(14),
      O => O5(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0AFC0A0C0A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\,
      I2 => I6,
      I3 => I5,
      I4 => I7,
      I5 => \^d\(14),
      O => O5(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14]\,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(38),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => n_0_err_irq_reg,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(15),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(39),
      I1 => \^d\(15),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(16),
      O => O5(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(40),
      I1 => \^d\(16),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(17),
      O => O5(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(41),
      I1 => \^d\(17),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(18),
      O => O5(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(42),
      I1 => \^d\(18),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(19),
      O => O5(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(43),
      I1 => \^d\(19),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(20),
      O => O5(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFF0C000A000C00"
    )
    port map (
      I0 => \^d\(25),
      I1 => \^d\(1),
      I2 => I7,
      I3 => I5,
      I4 => I6,
      I5 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\,
      O => O5(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => idle,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(2),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(44),
      I1 => \^d\(20),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(21),
      O => O5(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(45),
      I1 => \^d\(21),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(22),
      O => O5(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(46),
      I1 => \^d\(22),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(23),
      O => O5(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000AFC0A000A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\,
      I1 => \^d\(2),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(3),
      O => O5(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \^o1\,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(26),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(27),
      I1 => \^d\(3),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(4),
      O => O5(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0AFC0A0C0A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\,
      I2 => I6,
      I3 => I5,
      I4 => I7,
      I5 => \^d\(4),
      O => O5(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => dma_keyhole_read,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(28),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \^o2\,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(5),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0AFC0A0C0A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\,
      I2 => I6,
      I3 => I5,
      I4 => I7,
      I5 => \^d\(5),
      O => O5(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => dma_keyhole_write,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(29),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \^o3\,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(6),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0AFC0A0C0A0C0"
    )
    port map (
      I0 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\,
      I1 => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\,
      I2 => I6,
      I3 => I5,
      I4 => I7,
      I5 => \^d\(6),
      O => O5(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \n_0_dmacr_i_reg[6]\,
      I1 => I8,
      I2 => I9,
      I3 => \^d\(30),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => \^o4\,
      I1 => I8,
      I2 => I9,
      I3 => \^o7\(7),
      O => \n_0_GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(31),
      I1 => \^d\(7),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(8),
      O => O5(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(32),
      I1 => \^d\(8),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(9),
      O => O5(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
    port map (
      I0 => \^d\(33),
      I1 => \^d\(9),
      I2 => I5,
      I3 => I6,
      I4 => I7,
      I5 => \^o7\(10),
      O => O5(9)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => dma_keyhole_read,
      O => \^d\(23)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => dma_keyhole_write,
      O => \^o7\(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^o4\,
      R => sig_rst2reg_reset
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o2\,
      R => sig_rst2reg_reset
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^o3\,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^o1\,
      R => \<const0>\
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(4),
      Q => dma_keyhole_read,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(5),
      Q => dma_keyhole_write,
      R => sig_rst2reg_reset
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(0),
      D => s_axi_lite_wdata(6),
      Q => \n_0_dmacr_i_reg[6]\,
      R => sig_rst2reg_reset
    );
err_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(14),
      I1 => I10,
      I2 => n_0_err_irq_i_2,
      I3 => n_0_err_irq_reg,
      O => n_0_err_irq_i_1
    );
err_irq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => error_d1,
      I1 => \^o3\,
      I2 => \^o4\,
      I3 => \^o2\,
      O => n_0_err_irq_i_2
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_err_irq_i_1,
      Q => n_0_err_irq_reg,
      R => sig_rst2reg_reset
    );
error_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => \^o2\,
      O => n_0_error_d1_i_1
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_error_d1_i_1,
      Q => error_d1,
      R => sig_rst2reg_reset
    );
idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => idle,
      I1 => I12,
      I2 => sig_rst2reg_reset,
      I3 => cdma_tvect_out(0),
      O => n_0_idle_i_1
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_idle_i_1,
      Q => idle,
      R => \<const0>\
    );
introut_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => n_0_err_irq_reg,
      I1 => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[14]\,
      I2 => n_0_ioc_irq_reg,
      I3 => \n_0_GEN_DMACR_SIMPLE.dmacr_i_reg[12]\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => introut0,
      Q => cdma_introut,
      R => sig_rst2reg_reset
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
    port map (
      I0 => s_axi_lite_wdata(12),
      I1 => I10,
      I2 => cdma_tvect_out(1),
      I3 => n_0_ioc_irq_reg,
      O => n_0_ioc_irq_i_1
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_ioc_irq_i_1,
      Q => n_0_ioc_irq_reg,
      R => sig_rst2reg_reset
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi2ip_wrce(1),
      Q => sig_btt_register_del,
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(0),
      Q => \^d\(0),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(10),
      Q => \^d\(10),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(11),
      Q => \^d\(11),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(12),
      Q => \^d\(12),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(13),
      Q => \^d\(13),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(14),
      Q => \^d\(14),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(15),
      Q => \^d\(15),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(16),
      Q => \^d\(16),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(17),
      Q => \^d\(17),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(18),
      Q => \^d\(18),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(19),
      Q => \^d\(19),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(1),
      Q => \^d\(1),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(20),
      Q => \^d\(20),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(21),
      Q => \^d\(21),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(22),
      Q => \^d\(22),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(2),
      Q => \^d\(2),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(3),
      Q => \^d\(3),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(4),
      Q => \^d\(4),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(5),
      Q => \^d\(5),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(6),
      Q => \^d\(6),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(7),
      Q => \^d\(7),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(8),
      Q => \^d\(8),
      R => sig_rst2reg_reset
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_axi2ip_wrce(1),
      D => s_axi_lite_wdata(9),
      Q => \^d\(9),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(0),
      Q => \^o7\(1),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(10),
      Q => \^o7\(11),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(11),
      Q => \^o7\(12),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(12),
      Q => \^o7\(13),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(13),
      Q => \^o7\(14),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(14),
      Q => \^o7\(15),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(15),
      Q => \^o7\(16),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(16),
      Q => \^o7\(17),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(17),
      Q => \^o7\(18),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(18),
      Q => \^o7\(19),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(19),
      Q => \^o7\(20),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(1),
      Q => \^o7\(2),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(20),
      Q => \^o7\(21),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(21),
      Q => \^o7\(22),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(22),
      Q => \^o7\(23),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(23),
      Q => \^o7\(24),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(24),
      Q => \^o7\(25),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(25),
      Q => \^o7\(26),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(26),
      Q => \^o7\(27),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(27),
      Q => \^o7\(28),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(28),
      Q => \^o7\(29),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(29),
      Q => \^o7\(30),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(2),
      Q => \^o7\(3),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(30),
      Q => \^o7\(31),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(31),
      Q => \^o7\(32),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(3),
      Q => \^o7\(4),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(4),
      Q => \^o7\(5),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(5),
      Q => \^o7\(6),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(6),
      Q => \^o7\(7),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(7),
      Q => \^o7\(8),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(8),
      Q => \^o7\(9),
      R => sig_rst2reg_reset
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => I11(0),
      D => s_axi_lite_wdata(9),
      Q => \^o7\(10),
      R => sig_rst2reg_reset
    );
sig_dma_go_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BA"
    )
    port map (
      I0 => \^o8\,
      I1 => sig_btt_register_del,
      I2 => sig_axi2ip_wrce(1),
      I3 => sig_rst2reg_reset,
      I4 => cdma_tvect_out(0),
      O => n_0_sig_dma_go_i_1
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_dma_go_i_1,
      Q => \^o8\,
      R => \<const0>\
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(24),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(34),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(35),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(36),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(37),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(38),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(39),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(40),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(41),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(42),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(43),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(25),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(44),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(45),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(46),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \^d\(47),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \^d\(48),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \^d\(49),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \^d\(50),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \^d\(51),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \^d\(52),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(29),
      Q => \^d\(53),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(26),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(30),
      Q => \^d\(54),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(31),
      Q => \^d\(55),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(27),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(28),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(29),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(30),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(31),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(32),
      R => sig_rst2reg_reset
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(33),
      R => sig_rst2reg_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_simple_cntlr is
  port (
    O1 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cntl2mm2s_sts_tready : out STD_LOGIC;
    sig_cntl2s2mm_sts_tready : out STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_s2mm_interr : out STD_LOGIC;
    sig_mm2s_interr : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_rst2cntlr_reset : in STD_LOGIC;
    sig_dm_s2mm_halt : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_mm2s_status_reg0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end axi_cdma_0axi_cdma_simple_cntlr;

architecture STRUCTURE of axi_cdma_0axi_cdma_simple_cntlr is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_FSM_onehot_sig_sm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state[7]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_sm_state_reg[7]\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_mm2s_status_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_s2mm_status_reg[6]_i_1\ : STD_LOGIC;
  signal n_0_sig_sm_clr_idle_i_2 : STD_LOGIC;
  signal n_0_sig_sm_set_ioc_i_3 : STD_LOGIC;
  signal n_0_sig_sm_set_ioc_i_4 : STD_LOGIC;
  signal \^sig_cntl2mm2s_sts_tready\ : STD_LOGIC;
  signal \^sig_cntl2s2mm_cmd_tvalid\ : STD_LOGIC;
  signal \^sig_cntl2s2mm_sts_tready\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal \^sig_mm2s_interr\ : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal sig_s2mm_decerr : STD_LOGIC;
  signal \^sig_s2mm_interr\ : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal sig_sm_clr_idle_ns : STD_LOGIC;
  signal sig_sm_ld_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal sig_sm_set_err : STD_LOGIC;
  signal sig_sm_set_err_ns : STD_LOGIC;
  signal sig_sm_set_idle_ns : STD_LOGIC;
  signal sig_sm_set_ioc_ns : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_10\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_17\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_7\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[7]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \cdma_tvect_out[4]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of dma_decerr_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of dma_slverr_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_mm2s_status_reg[6]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_s2mm_status_reg[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sig_sm_clr_idle_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of sig_sm_pop_mm2s_sts_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_sm_pop_s2mm_sts_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_sm_set_ioc_i_4 : label is "soft_lutpair19";
begin
  O1 <= \^o1\;
  cdma_tvect_out(4 downto 0) <= \^cdma_tvect_out\(4 downto 0);
  sig_cntl2mm2s_sts_tready <= \^sig_cntl2mm2s_sts_tready\;
  sig_cntl2s2mm_cmd_tvalid <= \^sig_cntl2s2mm_cmd_tvalid\;
  sig_cntl2s2mm_sts_tready <= \^sig_cntl2s2mm_sts_tready\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  sig_mm2s_interr <= \^sig_mm2s_interr\;
  sig_s2mm_interr <= \^sig_s2mm_interr\;
\FSM_onehot_sig_sm_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      O => \n_0_FSM_onehot_sig_sm_state[0]_i_1\
    );
\FSM_onehot_sig_sm_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      O => \n_0_FSM_onehot_sig_sm_state[1]_i_1\
    );
\FSM_onehot_sig_sm_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      O => \n_0_FSM_onehot_sig_sm_state[2]_i_1\
    );
\FSM_onehot_sig_sm_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      O => \n_0_FSM_onehot_sig_sm_state[3]_i_1\
    );
\FSM_onehot_sig_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      O => \n_0_FSM_onehot_sig_sm_state[4]_i_1\
    );
\FSM_onehot_sig_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      O => \n_0_FSM_onehot_sig_sm_state[5]_i_1\
    );
\FSM_onehot_sig_sm_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      O => \n_0_FSM_onehot_sig_sm_state[6]_i_1\
    );
\FSM_onehot_sig_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_4\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_1\
    );
\FSM_onehot_sig_sm_state[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_9\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_10\
    );
\FSM_onehot_sig_sm_state[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
    port map (
      I0 => I5,
      I1 => n_0_sig_sm_set_ioc_i_4,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I5 => \n_0_FSM_onehot_sig_sm_state[7]_i_16\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_11\
    );
\FSM_onehot_sig_sm_state[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFCFFC3C3"
    )
    port map (
      I0 => p_13_out,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I3 => p_3_out,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_12\
    );
\FSM_onehot_sig_sm_state[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I2 => sig_mm2s_decerr,
      I3 => sig_s2mm_decerr,
      I4 => sig_mm2s_slverr,
      I5 => sig_s2mm_slverr,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_14\
    );
\FSM_onehot_sig_sm_state[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_17\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I5 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_16\
    );
\FSM_onehot_sig_sm_state[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_17\
    );
\FSM_onehot_sig_sm_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_5\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_sm_state[7]_i_6\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I4 => \n_0_FSM_onehot_sig_sm_state[7]_i_7\,
      I5 => \n_0_FSM_onehot_sig_sm_state[7]_i_8\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_2\
    );
\FSM_onehot_sig_sm_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA200A2AA"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state[7]_i_9\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_6\,
      I2 => p_13_out,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I4 => \n_0_FSM_onehot_sig_sm_state[7]_i_5\,
      I5 => \n_0_FSM_onehot_sig_sm_state[7]_i_10\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_3\
    );
\FSM_onehot_sig_sm_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_11\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I5 => \n_0_FSM_onehot_sig_sm_state[7]_i_12\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_4\
    );
\FSM_onehot_sig_sm_state[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0EF0"
    )
    port map (
      I0 => I4,
      I1 => \n_0_FSM_onehot_sig_sm_state[7]_i_14\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_5\
    );
\FSM_onehot_sig_sm_state[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_6\
    );
\FSM_onehot_sig_sm_state[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => p_13_out,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_7\
    );
\FSM_onehot_sig_sm_state[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_8\
    );
\FSM_onehot_sig_sm_state[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCF7FFFF"
    )
    port map (
      I0 => I5,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_sm_state[7]_i_6\,
      O => \n_0_FSM_onehot_sig_sm_state[7]_i_9\
    );
\FSM_onehot_sig_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[0]\,
      S => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[1]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[2]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[3]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[5]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[6]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      R => SR(0)
    );
\FSM_onehot_sig_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_sm_state[7]_i_1\,
      Q => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_cntl2s2mm_cmd_tvalid\,
      I1 => p_4_out,
      O => E(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_decerr,
      I2 => sig_mm2s_decerr,
      O => \^cdma_tvect_out\(2)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_slverr,
      O => \^cdma_tvect_out\(3)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => p_15_out,
      I2 => p_0_out,
      I3 => sig_data2all_tlast_error,
      I4 => \^sig_s2mm_interr\,
      I5 => \^sig_mm2s_interr\,
      O => \^cdma_tvect_out\(4)
    );
dma_decerr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_decerr,
      I2 => sig_mm2s_decerr,
      I3 => I3,
      O => O4
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^cdma_tvect_out\(4),
      I1 => I1,
      O => O2
    );
dma_slverr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => sig_sm_set_err,
      I1 => sig_s2mm_slverr,
      I2 => sig_mm2s_slverr,
      I3 => I2,
      O => O3
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => sig_dm_s2mm_halt,
      I1 => \^o1\,
      I2 => \^sig_cntlr2rst_halt_cmplt\,
      O => n_0_sig_halt_cmplt_reg_i_1
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_halt_cmplt_reg_i_1,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => sig_rst2cntlr_reset
    );
\sig_mm2s_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I9,
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => \^sig_mm2s_interr\,
      O => \n_0_sig_mm2s_status_reg[4]_i_1\
    );
\sig_mm2s_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I8,
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_decerr,
      O => \n_0_sig_mm2s_status_reg[5]_i_1\
    );
\sig_mm2s_status_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I7,
      I1 => \^sig_cntl2mm2s_sts_tready\,
      I2 => sig_mm2s_slverr,
      O => \n_0_sig_mm2s_status_reg[6]_i_2\
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mm2s_status_reg[4]_i_1\,
      Q => \^sig_mm2s_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mm2s_status_reg[5]_i_1\,
      Q => sig_mm2s_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_mm2s_status_reg[6]_i_2\,
      Q => sig_mm2s_slverr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(0),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => \^sig_s2mm_interr\,
      O => \n_0_sig_s2mm_status_reg[4]_i_1\
    );
\sig_s2mm_status_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(1),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_decerr,
      O => \n_0_sig_s2mm_status_reg[5]_i_1\
    );
\sig_s2mm_status_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => Q(2),
      I1 => \^sig_cntl2s2mm_sts_tready\,
      I2 => sig_s2mm_slverr,
      O => \n_0_sig_s2mm_status_reg[6]_i_1\
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s2mm_status_reg[4]_i_1\,
      Q => \^sig_s2mm_interr\,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s2mm_status_reg[5]_i_1\,
      Q => sig_s2mm_decerr,
      R => sig_mm2s_status_reg0
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_s2mm_status_reg[6]_i_1\,
      Q => sig_s2mm_slverr,
      R => sig_mm2s_status_reg0
    );
sig_sm_clr_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => n_0_sig_sm_set_ioc_i_4,
      I1 => n_0_sig_sm_clr_idle_i_2,
      I2 => p_4_out,
      I3 => I6(0),
      I4 => p_14_out,
      I5 => n_0_sig_sm_set_ioc_i_3,
      O => sig_sm_clr_idle_ns
    );
sig_sm_clr_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      O => n_0_sig_sm_clr_idle_i_2
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_clr_idle_ns,
      Q => \^cdma_tvect_out\(0),
      R => SR(0)
    );
sig_sm_ld_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I4 => n_0_sig_sm_set_ioc_i_3,
      I5 => n_0_sig_sm_set_ioc_i_4,
      O => sig_sm_ld_cmd_ns
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_cmd_ns,
      Q => \^sig_cntl2s2mm_cmd_tvalid\,
      R => SR(0)
    );
sig_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_0_sig_sm_clr_idle_i_2,
      I1 => p_13_out,
      I2 => n_0_sig_sm_set_ioc_i_4,
      I3 => n_0_sig_sm_set_ioc_i_3,
      O => sig_sm_pop_mm2s_sts_ns
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_mm2s_sts_ns,
      Q => \^sig_cntl2mm2s_sts_tready\,
      R => SR(0)
    );
sig_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => n_0_sig_sm_clr_idle_i_2,
      I1 => n_0_sig_sm_set_ioc_i_4,
      I2 => n_0_sig_sm_set_ioc_i_3,
      I3 => p_3_out,
      O => sig_sm_pop_s2mm_sts_ns
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_s2mm_sts_ns,
      Q => \^sig_cntl2s2mm_sts_tready\,
      R => SR(0)
    );
sig_sm_set_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => n_0_sig_sm_clr_idle_i_2,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I4 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I5 => n_0_sig_sm_set_ioc_i_3,
      O => sig_sm_set_err_ns
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_set_err_ns,
      Q => sig_sm_set_err,
      R => SR(0)
    );
sig_sm_set_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I4 => n_0_sig_sm_set_ioc_i_4,
      I5 => n_0_sig_sm_clr_idle_i_2,
      O => sig_sm_set_idle_ns
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_set_idle_ns,
      Q => \^o1\,
      S => SR(0)
    );
sig_sm_set_ioc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[4]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I4 => n_0_sig_sm_set_ioc_i_3,
      I5 => n_0_sig_sm_set_ioc_i_4,
      O => sig_sm_set_ioc_ns
    );
sig_sm_set_ioc_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[1]\,
      O => n_0_sig_sm_set_ioc_i_3
    );
sig_sm_set_ioc_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_sm_state_reg[3]\,
      O => n_0_sig_sm_set_ioc_i_4
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_set_ioc_ns,
      Q => \^cdma_tvect_out\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_fifo is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end axi_cdma_0axi_datamover_fifo;

architecture STRUCTURE of axi_cdma_0axi_datamover_fifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  Q(56 downto 0) <= \^q\(56 downto 0);
  p_4_out <= \^p_4_out\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
\FSM_onehot_sig_sm_state[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^p_4_out\,
      I1 => cdma_tvect_out(0),
      I2 => p_14_out,
      O => O7
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \<const1>\,
      Q => \^q\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => \^q\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => \^q\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(32),
      Q => \^q\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(33),
      Q => \^q\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(34),
      Q => \^q\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(35),
      Q => \^q\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(36),
      Q => \^q\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(37),
      Q => \^q\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(38),
      Q => \^q\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(39),
      Q => \^q\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(40),
      Q => \^q\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(41),
      Q => \^q\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(42),
      Q => \^q\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(43),
      Q => \^q\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(44),
      Q => \^q\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(45),
      Q => \^q\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(46),
      Q => \^q\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(47),
      Q => \^q\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(48),
      Q => \^q\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(49),
      Q => \^q\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(50),
      Q => \^q\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(51),
      Q => \^q\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(52),
      Q => \^q\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(53),
      Q => \^q\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(54),
      Q => \^q\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(55),
      Q => \^q\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0000"
    )
    port map (
      I0 => I1,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => \^p_4_out\,
      I3 => sig_init_done,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\,
      Q => \^p_4_out\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC0CC88888888"
    )
    port map (
      I0 => E(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_pushed,
      I5 => \^sig_cmd2mstr_cmd_valid\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_calc_error_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(8),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => O5
    );
\sig_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(6),
      I2 => \^q\(12),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(14),
      O => O6
    );
\sig_calc_error_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(21),
      I1 => \^q\(18),
      I2 => \^q\(17),
      I3 => sig_mmap_reset_reg,
      I4 => \^q\(22),
      I5 => \^q\(20),
      O => O3
    );
\sig_calc_error_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(13),
      I1 => \^q\(3),
      I2 => \^q\(16),
      I3 => \^q\(19),
      I4 => \^q\(7),
      I5 => \^q\(15),
      O => O4
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \^o1\,
      Q => \^o2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^o1\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_fifo_5 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0axi_datamover_fifo_5 : entity is "axi_datamover_fifo";
end axi_cdma_0axi_datamover_fifo_5;

architecture STRUCTURE of axi_cdma_0axi_datamover_fifo_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 56 downto 0 );
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  Q(56 downto 0) <= \^q\(56 downto 0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => \^q\(0),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => \^q\(10),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => \^q\(11),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => \^q\(12),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => \^q\(13),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => \^q\(14),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => \^q\(15),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => \^q\(16),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => \^q\(17),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => \^q\(18),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => \^q\(19),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => \^q\(1),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => \^q\(20),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => \^q\(21),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => \^q\(22),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => \^q\(23),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => \^q\(2),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => \<const1>\,
      Q => \^q\(24),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => \^q\(25),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => \^q\(26),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => \^q\(27),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(27),
      Q => \^q\(28),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(28),
      Q => \^q\(29),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(29),
      Q => \^q\(30),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(30),
      Q => \^q\(31),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(31),
      Q => \^q\(32),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => \^q\(3),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(32),
      Q => \^q\(33),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(33),
      Q => \^q\(34),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(34),
      Q => \^q\(35),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(35),
      Q => \^q\(36),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(36),
      Q => \^q\(37),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(37),
      Q => \^q\(38),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(38),
      Q => \^q\(39),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(39),
      Q => \^q\(40),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(40),
      Q => \^q\(41),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(41),
      Q => \^q\(42),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => \^q\(4),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(42),
      Q => \^q\(43),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(43),
      Q => \^q\(44),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(44),
      Q => \^q\(45),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(45),
      Q => \^q\(46),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(46),
      Q => \^q\(47),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(47),
      Q => \^q\(48),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(48),
      Q => \^q\(49),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(49),
      Q => \^q\(50),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(50),
      Q => \^q\(51),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(51),
      Q => \^q\(52),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => \^q\(5),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(52),
      Q => \^q\(53),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(53),
      Q => \^q\(54),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(54),
      Q => \^q\(55),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(55),
      Q => \^q\(56),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => \^q\(6),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => \^q\(7),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => \^q\(8),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => \^q\(9),
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE0000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => sig_cntl2s2mm_cmd_tvalid,
      I3 => sig_init_done,
      I4 => I2,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC0CC88888888"
    )
    port map (
      I0 => sig_push_regfifo,
      I1 => I2,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_pushed,
      I5 => \^sig_cmd2mstr_cmd_valid\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(8),
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \^q\(4),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => O4
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(6),
      I2 => \^q\(12),
      I3 => \^q\(5),
      I4 => \^q\(9),
      I5 => \^q\(14),
      O => O5
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(21),
      I1 => \^q\(18),
      I2 => \^q\(17),
      I3 => sig_mmap_reset_reg,
      I4 => \^q\(22),
      I5 => \^q\(20),
      O => O2
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^q\(13),
      I1 => \^q\(3),
      I2 => \^q\(16),
      I3 => \^q\(19),
      I4 => \^q\(7),
      I5 => \^q\(15),
      O => O3
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  p_3_out <= \^p_3_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I2(0),
      Q => O8(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I2(1),
      Q => O8(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_regfifo,
      D => I2(2),
      Q => O8(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_cntl2s2mm_sts_tready,
      I4 => \^p_3_out\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^o1\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_cntl2s2mm_sts_tready,
      I4 => \^p_3_out\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^p_3_out\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I1,
      I1 => O2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized0_4\ is
  port (
    O1 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized0_4\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized0_4\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized0_4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^p_13_out\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
begin
  O1 <= \^o1\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  p_13_out <= \^p_13_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rsc2stat_status(0),
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^o8\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rsc2stat_status(1),
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^o7\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => sig_rsc2stat_status(2),
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^o6\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1\,
      Q => \^o8\,
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\,
      Q => \^o7\,
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\,
      Q => \^o6\,
      R => I3
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
    port map (
      I0 => I2,
      I1 => \^o1\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cntl2mm2s_sts_tready,
      I4 => \^p_13_out\,
      I5 => sig_init_done,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
    port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^o1\,
      I2 => I2,
      I3 => sig_cntl2mm2s_sts_tready,
      I4 => \^p_13_out\,
      O => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_USE_SINGLE_REG.sig_regfifo_full_reg_i_1\,
      Q => \^p_13_out\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_pcc is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    sig_sm_ld_calc1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_sm_pop_input_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_parent_done : out STD_LOGIC;
    sig_mstr2addr_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_push_input_reg12_out : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_last_xfer_valid_im1 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    sig_xfer_reg_empty : out STD_LOGIC;
    sig_ld_xfer_reg : out STD_LOGIC;
    sig_ld_xfer_reg_tmp : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 54 downto 0 );
    I13 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_clr_cmd2data_valid : in STD_LOGIC;
    I14 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_pcc;

architecture STRUCTURE of axi_cdma_0axi_datamover_pcc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_STRT_STRB_GEN/lsig_end_addr_us__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \I_STRT_STRB_GEN/var_start_vector\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_6\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_7\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_3\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_4\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_5\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\ : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_zero_ireg1_i_2 : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_10 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_11 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_12 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_13 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_14 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_15 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_16 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_17 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_6 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_8 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_9 : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_sig_cmd2addr_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2data_valid_i_1 : STD_LOGIC;
  signal n_0_sig_cmd2dre_valid_i_1 : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[2]_i_2\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[4]_i_2\ : STD_LOGIC;
  signal n_0_sig_first_xfer_im0_i_1 : STD_LOGIC;
  signal n_0_sig_input_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_i_1 : STD_LOGIC;
  signal n_0_sig_ld_xfer_reg_tmp_i_1 : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_sig_sm_halt_reg_i_2 : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[3]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[4]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_1\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_4\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_5\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[16]_i_1\ : STD_LOGIC;
  signal n_0_sig_xfer_reg_empty_i_1 : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[10]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[11]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[13]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[14]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[15]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[17]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[18]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[19]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[1]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[21]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[22]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[23]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[25]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[26]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[27]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_10\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_11\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_12\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_13\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_14\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_15\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_16\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_17\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_6\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_7\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_8\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_9\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[29]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[30]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_7\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_8\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[9]_i_3\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2\ : STD_LOGIC;
  signal n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2 : STD_LOGIC;
  signal n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3 : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr_incr_ge_bpdb_im1 : STD_LOGIC;
  signal \sig_adjusted_addr_incr_im1__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \^sig_bytes_to_mbaa_im0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_bytes_to_mbaa_im0_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_clr_cmd2dre_valid : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_last_xfer_valid_im1\ : STD_LOGIC;
  signal \^sig_ld_xfer_reg\ : STD_LOGIC;
  signal \^sig_ld_xfer_reg_tmp\ : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal \^sig_mstr2addr_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_parent_done\ : STD_LOGIC;
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_pcc_sm_state_ns__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_pcc_sm_state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal \sig_predict_addr_lsh_im2__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^sig_push_input_reg12_out\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal \^sig_sm_ld_calc1_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal \^sig_sm_pop_input_reg\ : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_xfer_reg_empty\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair67";
  attribute counter : integer;
  attribute counter of \sig_addr_cntr_im0_msh_reg[0]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[10]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[11]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[12]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[13]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[14]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[15]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[1]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[2]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[3]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[4]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[5]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[6]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[7]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[8]\ : label is 6;
  attribute counter of \sig_addr_cntr_im0_msh_reg[9]\ : label is 6;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[15]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of sig_sm_halt_reg_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sig_sm_ld_calc1_reg_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sig_sm_ld_calc1_reg_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[5]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[5]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[16]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[19]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[12]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[17]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[17]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[18]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[18]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[20]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[21]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[21]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[22]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[22]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[24]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[25]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[25]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[26]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[26]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_16\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_7\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[29]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[29]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[30]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[30]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[4]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[5]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[8]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_3\ : label is "soft_lutpair77";
begin
  Din(73 downto 0) <= \^din\(73 downto 0);
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O8(0) <= \^o8\(0);
  Q(0) <= \^q\(0);
  sig_bytes_to_mbaa_im0(3 downto 0) <= \^sig_bytes_to_mbaa_im0\(3 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_last_xfer_valid_im1 <= \^sig_last_xfer_valid_im1\;
  sig_ld_xfer_reg <= \^sig_ld_xfer_reg\;
  sig_ld_xfer_reg_tmp <= \^sig_ld_xfer_reg_tmp\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_mstr2addr_burst(0) <= \^sig_mstr2addr_burst\(0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_parent_done <= \^sig_parent_done\;
  sig_push_input_reg12_out <= \^sig_push_input_reg12_out\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
  sig_sm_ld_calc1_reg <= \^sig_sm_ld_calc1_reg\;
  sig_sm_pop_input_reg <= \^sig_sm_pop_input_reg\;
  sig_xfer_reg_empty <= \^sig_xfer_reg_empty\;
\FSM_onehot_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFF00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
    port map (
      I0 => n_0_sig_sm_halt_reg_i_2,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I5 => \^sig_push_input_reg12_out\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030003032C"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pop_xfer_reg0_out,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\,
      O => sig_pcc_sm_state_ns(1)
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF050C"
    )
    port map (
      I0 => n_0_sig_sm_halt_reg_i_2,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10\,
      O => \sig_pcc_sm_state_ns__0\(0)
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000300000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05500150"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \^sig_parent_done\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \^sig_calc_error_pushed\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033334400303344"
    )
    port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I2 => \^sig_parent_done\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I5 => \^sig_calc_error_pushed\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E003E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I4 => \^sig_push_input_reg12_out\,
      I5 => n_0_sig_sm_halt_reg_i_2,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      S => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => sig_xfer_strt_strb_ireg3(28),
      O => \^din\(67)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => sig_xfer_strt_strb_ireg3(27),
      O => \^din\(66)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => sig_xfer_strt_strb_ireg3(26),
      O => \^din\(65)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => sig_xfer_strt_strb_ireg3(25),
      O => \^din\(64)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => sig_xfer_strt_strb_ireg3(24),
      O => \^din\(63)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => sig_xfer_strt_strb_ireg3(23),
      O => \^din\(62)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(3) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      O(3 downto 0) => \^din\(6 downto 3),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => sig_xfer_strt_strb_ireg3(22),
      O => \^din\(61)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => sig_xfer_strt_strb_ireg3(21),
      O => \^din\(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => sig_xfer_strt_strb_ireg3(20),
      O => \^din\(59)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => sig_xfer_strt_strb_ireg3(19),
      O => \^din\(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      CO(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O(3 downto 1) => \^din\(2 downto 0),
      O(0) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1_O_UNCONNECTED\(0),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => sig_xfer_strt_strb_ireg3(18),
      O => \^din\(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O(3 downto 0) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => sig_xfer_strt_strb_ireg3(17),
      O => \^din\(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => sig_xfer_strt_strb_ireg3(16),
      O => \^din\(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => O9(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_xfer_strt_strb_ireg3(15),
      O => \^din\(54)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => O9(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_xfer_strt_strb_ireg3(14),
      O => \^din\(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => O9(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_xfer_strt_strb_ireg3(13),
      O => \^din\(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => O9(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_xfer_strt_strb_ireg3(12),
      O => \^din\(51)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => O9(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_xfer_strt_strb_ireg3(11),
      O => \^din\(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => O9(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_xfer_strt_strb_ireg3(10),
      O => \^din\(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => O9(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_xfer_strt_strb_ireg3(9),
      O => \^din\(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => O9(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_xfer_strt_strb_ireg3(8),
      O => \^din\(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => O9(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_xfer_strt_strb_ireg3(7),
      O => \^din\(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => O9(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_xfer_strt_strb_ireg3(6),
      O => \^din\(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => O9(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_xfer_strt_strb_ireg3(5),
      O => \^din\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => O9(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_xfer_strt_strb_ireg3(4),
      O => \^din\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => O9(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_xfer_strt_strb_ireg3(3),
      O => \^din\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => O9(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_xfer_strt_strb_ireg3(2),
      O => \^din\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => O9(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_xfer_strt_strb_ireg3(1),
      O => \^din\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => O9(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_xfer_strt_strb_ireg3(0),
      O => \^din\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => O9(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => \^din\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_last_xfer_valid_im1\,
      I1 => \^o1\,
      O => \^din\(73)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => O9(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => \^din\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => O9(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => \^din\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => O9(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => \^din\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => O9(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => \^din\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => O9(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => \^din\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => O9(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => \^din\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o8\(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => O9(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => \^din\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => O9(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => \^din\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => O9(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => \^din\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => O9(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => \^din\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115BBBFBBBFBBBF"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_brst_cnt_eq_zero_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \^o4\,
      I5 => \^o3\,
      O => \^din\(72)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => O9(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => \^din\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => O9(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => \^din\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => O9(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => \^din\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => O9(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => \^din\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => O9(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => \^din\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \^din\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \^din\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \^din\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \^din\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \^din\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_last_xfer_valid_im1\,
      I1 => \^o6\,
      O => \^din\(71)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \^din\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \^din\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \^din\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \^din\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \^din\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \^din\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \^din\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \^din\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \^din\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \^din\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \^din\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => sig_xfer_strt_strb_ireg3(31),
      O => \^din\(70)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => sig_xfer_strt_strb_ireg3(30),
      O => \^din\(69)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => sig_xfer_strt_strb_ireg3(29),
      O => \^din\(68)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_cmd2mstr_cmd_valid,
      O => O17
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_addr_aligned_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(7),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \^sig_mmap_reset_reg\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => O14
    );
sig_addr_aligned_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      I1 => sig_mbaa_addr_cntr_slice_im0(9),
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => sig_mbaa_addr_cntr_slice_im0(6),
      I4 => sig_mbaa_addr_cntr_slice_im0(11),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => O15
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^o4\,
      R => \<const0>\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => p_1_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \^sig_push_input_reg12_out\,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(42),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(41),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(40),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_6\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755555554555555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => I12(39),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(54),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(53),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_3\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(52),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_4\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(51),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(46),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(45),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_3\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(44),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_4\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(43),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(50),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(49),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_3\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(48),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_4\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(47),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[0]_i_4\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[0]_i_5\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[0]_i_6\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_7\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[12]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[12]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[12]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[4]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[4]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[4]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[8]_i_2\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[8]_i_3\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[8]_i_4\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_5\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(12),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[12]_i_1\
    );
\sig_addr_cntr_incr_ireg2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(13),
      O => \n_0_sig_addr_cntr_incr_ireg2[13]_i_1\
    );
\sig_addr_cntr_incr_ireg2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(14),
      O => \n_0_sig_addr_cntr_incr_ireg2[14]_i_1\
    );
\sig_addr_cntr_incr_ireg2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(15),
      O => \n_0_sig_addr_cntr_incr_ireg2[15]_i_1\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[12]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[13]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[14]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[15]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\,
      Q => sig_addr_cntr_incr_ireg2(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(23),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(33),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(34),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(35),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(36),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(37),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_pop_xfer_reg0_out,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(38),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(24),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(25),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(26),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(27),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(28),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(29),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(30),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(31),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(32),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2\,
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1\,
      Q => \^o8\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1\,
      Q => sig_mbaa_addr_cntr_slice_im0(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^o1\,
      O => \^sig_push_input_reg12_out\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(23),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(33),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(34),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(35),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(36),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(37),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(38),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(39),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(40),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(41),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(42),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(24),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(43),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(44),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(45),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(46),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(47),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(48),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(49),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(50),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(51),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(52),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(25),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(53),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(54),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(26),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(27),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(28),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(29),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(30),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(31),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I12(32),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(0),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(10),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(11),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \sig_adjusted_addr_incr_im1__0\(11 downto 8),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(1),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(2),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(3),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      DI(2) => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      DI(1) => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      DI(0) => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      O(3 downto 0) => \sig_adjusted_addr_incr_im1__0\(3 downto 0),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(4),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(5),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(6),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(7),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      O(3 downto 0) => \sig_adjusted_addr_incr_im1__0\(7 downto 4),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(8),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_adjusted_addr_incr_im1__0\(9),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[21]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => O13
    );
sig_brst_cnt_eq_one_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[14]\,
      O => O12
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^o3\,
      R => \<const0>\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[21]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[16]\,
      I5 => n_0_sig_brst_cnt_eq_zero_ireg1_i_2,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[13]\,
      O => n_0_sig_brst_cnt_eq_zero_ireg1_i_2
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => I12(0),
      I1 => \^sig_push_input_reg12_out\,
      I2 => sig_addr_cntr_incr_ireg2(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(10),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(11),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_3\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_btt_cntr_im0[11]_i_4\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_btt_cntr_im0[11]_i_5\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(12),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(13),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(14),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(14),
      O => \p_1_in__0\(14)
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(15),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(15),
      O => \p_1_in__0\(15)
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_3\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_btt_cntr_im0[15]_i_4\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_btt_cntr_im0[15]_i_5\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(16),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(16),
      O => \p_1_in__0\(16)
    );
\sig_btt_cntr_im0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(17),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(17),
      O => \p_1_in__0\(17)
    );
\sig_btt_cntr_im0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(18),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(18),
      O => \p_1_in__0\(18)
    );
\sig_btt_cntr_im0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(19),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(19),
      O => \p_1_in__0\(19)
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_3\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[18]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_4\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[17]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_5\
    );
\sig_btt_cntr_im0[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(1),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr_im0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(20),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(20),
      O => \p_1_in__0\(20)
    );
\sig_btt_cntr_im0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(21),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(21),
      O => \p_1_in__0\(21)
    );
\sig_btt_cntr_im0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_pop_xfer_reg0_out,
      O => \n_0_sig_btt_cntr_im0[22]_i_1\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(22),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(22),
      O => \p_1_in__0\(22)
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_4\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_5\
    );
\sig_btt_cntr_im0[22]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(2),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(3),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(4),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(5),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(6),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(7),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(8),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I12(9),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(0),
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(10),
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(11),
      Q => \n_0_sig_btt_cntr_im0_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \^q\(0),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(12),
      Q => \n_0_sig_btt_cntr_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(13),
      Q => \n_0_sig_btt_cntr_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(14),
      Q => \n_0_sig_btt_cntr_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(15),
      Q => \n_0_sig_btt_cntr_im0_reg[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[15]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[14]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[13]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[12]\,
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(16),
      Q => \n_0_sig_btt_cntr_im0_reg[16]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(17),
      Q => \n_0_sig_btt_cntr_im0_reg[17]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(18),
      Q => \n_0_sig_btt_cntr_im0_reg[18]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(19),
      Q => \n_0_sig_btt_cntr_im0_reg[19]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[19]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[18]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[17]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[16]\,
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(1),
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(20),
      Q => \n_0_sig_btt_cntr_im0_reg[20]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(21),
      Q => \n_0_sig_btt_cntr_im0_reg[21]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(22),
      Q => \n_0_sig_btt_cntr_im0_reg[22]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[21]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[20]\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(2),
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(3),
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 1) => sig_btt_cntr_im00(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_im0_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(4),
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(5),
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(6),
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(7),
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(8),
      Q => \^q\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1\,
      D => \p_1_in__0\(9),
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_brst_cnt_eq_zero_im0,
      I1 => sig_btt_eq_b2mbaa_im01,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(11),
      I1 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I2 => sig_bytes_to_mbaa_im0_0(9),
      I3 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I5 => sig_bytes_to_mbaa_im0_0(10),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_6
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(8),
      I1 => \^q\(0),
      I2 => sig_bytes_to_mbaa_im0_0(6),
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I5 => sig_bytes_to_mbaa_im0_0(7),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_7
    );
sig_btt_eq_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_bytes_to_mbaa_im0_0(3),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => sig_bytes_to_mbaa_im0_0(4),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_8
    );
sig_btt_eq_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(2),
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_im0_0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I5 => sig_bytes_to_mbaa_im0_0(1),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_9
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3,
      CO(3 downto 2) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => sig_btt_eq_b2mbaa_im01,
      CO(0) => n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I11(1 downto 0)
    );
sig_btt_eq_b2mbaa_ireg1_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3,
      CO(2) => n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3,
      CO(1) => n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3,
      CO(0) => n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_eq_b2mbaa_ireg1_i_6,
      S(2) => n_0_sig_btt_eq_b2mbaa_ireg1_i_7,
      S(1) => n_0_sig_btt_eq_b2mbaa_ireg1_i_8,
      S(0) => n_0_sig_btt_eq_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(7),
      I1 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I2 => sig_bytes_to_mbaa_im0_0(6),
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_10
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_bytes_to_mbaa_im0_0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_11
    );
sig_btt_lt_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(3),
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_bytes_to_mbaa_im0_0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_12
    );
sig_btt_lt_b2mbaa_ireg1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(1),
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_bytes_to_mbaa_im0_0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_13
    );
sig_btt_lt_b2mbaa_ireg1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_im0_0(7),
      I2 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I3 => sig_bytes_to_mbaa_im0_0(6),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_14
    );
sig_btt_lt_b2mbaa_ireg1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_im0_0(5),
      I2 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I3 => sig_bytes_to_mbaa_im0_0(4),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_15
    );
sig_btt_lt_b2mbaa_ireg1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_bytes_to_mbaa_im0_0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => sig_bytes_to_mbaa_im0_0(2),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_16
    );
sig_btt_lt_b2mbaa_ireg1_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_bytes_to_mbaa_im0_0(1),
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_bytes_to_mbaa_im0_0(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_17
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(11),
      I1 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I2 => sig_bytes_to_mbaa_im0_0(10),
      I3 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I4 => \^sig_bytes_to_mbaa_im0\(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_5
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(9),
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => sig_bytes_to_mbaa_im0_0(8),
      I3 => \^q\(0),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_6
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
    port map (
      I0 => \^sig_bytes_to_mbaa_im0\(0),
      I1 => sig_bytes_to_mbaa_im0_0(11),
      I2 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I4 => sig_bytes_to_mbaa_im0_0(10),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_8
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_im0_0(9),
      I2 => \^q\(0),
      I3 => sig_bytes_to_mbaa_im0_0(8),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(3) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_btt_lt_b2mbaa_im01,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => DI(0),
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_5,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_6,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => S(0),
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_8,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_9
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(2) => n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(1) => n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CO(0) => n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3,
      CYINIT => \<const0>\,
      DI(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_10,
      DI(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_11,
      DI(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_12,
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_13,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sig_btt_lt_b2mbaa_ireg1_i_14,
      S(2) => n_0_sig_btt_lt_b2mbaa_ireg1_i_15,
      S(1) => n_0_sig_btt_lt_b2mbaa_ireg1_i_16,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_17
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o8\(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(10),
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(11),
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(11 downto 8),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5\
    );
\sig_bytes_to_mbaa_ireg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(0),
      Q => sig_bytes_to_mbaa_ireg1(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(1),
      Q => sig_bytes_to_mbaa_ireg1(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(2),
      Q => sig_bytes_to_mbaa_ireg1(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(3),
      Q => sig_bytes_to_mbaa_ireg1(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1\,
      CO(3) => \NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \^sig_bytes_to_mbaa_im0\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \<const0>\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(3 downto 0),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(7 downto 4),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => \^sig_mmap_reset_reg\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^sig_calc_error_pushed\,
      R => \<const0>\
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_mmap_reset_reg\,
      O => O7
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30332222"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \^sig_mmap_reset_reg\,
      I2 => I13,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => n_0_sig_cmd2addr_valid_i_1
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2addr_valid_i_1,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => \<const0>\
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFAA"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => I14,
      I2 => sig_inhibit_rdy_n_0,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2data_valid_i_1
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2data_valid_i_1,
      Q => \^sig_mstr2data_cmd_valid\,
      R => \<const0>\
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => sig_clr_cmd2dre_valid,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_cmd2dre_valid_i_1
    );
sig_cmd2dre_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(1),
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_cmd2dre_valid_i_1,
      Q => sig_clr_cmd2dre_valid,
      R => \<const0>\
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[4]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      I2 => \n_0_sig_finish_addr_offset_ireg2[4]_i_2\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAA8888A000"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2\,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_finish_addr_offset_ireg2[4]_i_2\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \^sig_push_input_reg12_out\,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_first_xfer_im0_i_1
    );
sig_first_xfer_im0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF105530FF1000"
    )
    port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => I13,
      I2 => sig_inhibit_rdy_n,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_clr_cmd2data_valid,
      I5 => sig_clr_cmd2dre_valid,
      O => sig_pop_xfer_reg0_out
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_first_xfer_im0_i_1,
      Q => sig_first_xfer_im0,
      R => \<const0>\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^sig_mstr2addr_burst\(0),
      R => \<const0>\
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I10,
      Q => \^o6\,
      R => \<const0>\
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => \^sig_push_input_reg12_out\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_calc_error_pushed\,
      I3 => \^sig_sm_pop_input_reg\,
      I4 => \^sig_mmap_reset_reg\,
      O => n_0_sig_input_reg_empty_i_1
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_input_reg_empty_i_1,
      Q => \^sig_input_reg_empty\,
      R => \<const0>\
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \^sig_xfer_reg_empty\,
      I2 => \^sig_ld_xfer_reg\,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_i_1
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_i_1,
      Q => \^sig_ld_xfer_reg\,
      R => \<const0>\
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^sig_ld_xfer_reg_tmp\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_mmap_reset_reg\,
      O => n_0_sig_ld_xfer_reg_tmp_i_1
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_xfer_reg_tmp_i_1,
      Q => \^sig_ld_xfer_reg_tmp\,
      R => \<const0>\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^sig_mmap_reset_reg\,
      R => \<const0>\
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => O10
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => O11
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^o2\,
      R => \<const0>\
    );
sig_parent_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF00000"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_zero_ireg1,
      I5 => \^o2\,
      O => \^sig_last_xfer_valid_im1\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^sig_parent_done\,
      R => \<const0>\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o8\(0),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => sig_mbaa_addr_cntr_slice_im0(11 downto 9),
      DI(0) => \^o8\(0),
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(7 downto 4),
      O(3 downto 0) => \sig_predict_addr_lsh_im2__0\(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \sig_predict_addr_lsh_im2__0\(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_mmap_reset_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC08883"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state_reg(1),
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I3 => n_0_sig_sm_halt_reg_i_2,
      I4 => sig_pcc_sm_state_reg(0),
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => n_0_sig_sm_halt_reg_i_2
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_mmap_reset_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100F000000"
    )
    port map (
      I0 => \^sig_parent_done\,
      I1 => \^sig_calc_error_pushed\,
      I2 => sig_pcc_sm_state_reg(1),
      I3 => sig_pcc_sm_state_reg(0),
      I4 => \^sig_push_input_reg12_out\,
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => sig_pcc_sm_state_reg(1)
    );
sig_sm_ld_calc1_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => sig_pcc_sm_state_reg(0)
    );
sig_sm_ld_calc1_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      O => sig_pcc_sm_state_reg(2)
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc1_reg_ns,
      Q => \^sig_sm_ld_calc1_reg\,
      R => \^sig_mmap_reset_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(2),
      I5 => sig_pcc_sm_state_reg(1),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(1),
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc3_reg_ns,
      Q => \^e\(0),
      R => \^sig_mmap_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => n_0_sig_sm_halt_reg_i_2,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I2 => sig_pcc_sm_state_reg(1),
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_pcc_sm_state_reg(0),
      I5 => \^sig_parent_done\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_input_reg_ns,
      Q => \^sig_sm_pop_input_reg\,
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(3),
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(4),
      Q => sig_strbgen_addr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[4]_i_1\
    );
\sig_strbgen_bytes_ireg2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FAD8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => sig_addr_incr_ge_bpdb_im1,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_1\
    );
\sig_strbgen_bytes_ireg2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFFA8"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2[5]_i_3\,
      I1 => sig_bytes_to_mbaa_ireg1(13),
      I2 => sig_bytes_to_mbaa_ireg1(14),
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_4\,
      I4 => sig_bytes_to_mbaa_ireg1(15),
      I5 => \n_0_sig_strbgen_bytes_ireg2[5]_i_5\,
      O => sig_addr_incr_ge_bpdb_im1
    );
\sig_strbgen_bytes_ireg2[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_3\
    );
\sig_strbgen_bytes_ireg2[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF3323"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(12),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      I4 => \^q\(0),
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_4\
    );
\sig_strbgen_bytes_ireg2[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_5\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[3]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[4]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[5]_i_1\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      R => \<const0>\
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(10)
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(11)
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(12)
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(13)
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(14)
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(15)
    );
\sig_xfer_end_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \n_0_sig_xfer_end_strb_ireg3[16]_i_1\
    );
\sig_xfer_end_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(17)
    );
\sig_xfer_end_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(18)
    );
\sig_xfer_end_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(19)
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(1)
    );
\sig_xfer_end_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(20)
    );
\sig_xfer_end_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(21)
    );
\sig_xfer_end_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(22)
    );
\sig_xfer_end_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(23)
    );
\sig_xfer_end_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(24)
    );
\sig_xfer_end_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(25)
    );
\sig_xfer_end_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(26)
    );
\sig_xfer_end_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(27)
    );
\sig_xfer_end_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(28)
    );
\sig_xfer_end_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(29)
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(30)
    );
\sig_xfer_end_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(31)
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(3)
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(4)
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(5)
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(6)
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(7)
    );
\sig_xfer_end_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(8)
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(9)
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \<const1>\,
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(10),
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(11),
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(12),
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(13),
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(14),
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(15),
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \n_0_sig_xfer_end_strb_ireg3[16]_i_1\,
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(17),
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(18),
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(19),
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(1),
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(20),
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(21),
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(22),
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(23),
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(24),
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(25),
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(26),
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(27),
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(28),
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(29),
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(30),
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(31),
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(3),
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(4),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(5),
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(6),
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(7),
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(8),
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(9),
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^din\(5),
      I1 => \^din\(4),
      I2 => \^din\(1),
      I3 => \^sig_mmap_reset_reg\,
      I4 => \^din\(0),
      I5 => \^din\(2),
      O => O16
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^o5\,
      R => \<const0>\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => \^sig_ld_xfer_reg\,
      I3 => \^sig_xfer_reg_empty\,
      O => n_0_sig_xfer_reg_empty_i_1
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_xfer_reg_empty_i_1,
      Q => \^sig_xfer_reg_empty\,
      R => \<const0>\
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(10),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[10]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01115555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[10]_i_3\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070707070700"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[11]_i_2\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(11)
    );
\sig_xfer_strt_strb_ireg3[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[11]_i_2\
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAAAAAA80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(12),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(12)
    );
\sig_xfer_strt_strb_ireg3[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(13),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[13]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[13]_i_3\
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(14),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[14]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[14]_i_3\
    );
\sig_xfer_strt_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4554"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[15]_i_2\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(15)
    );
\sig_xfer_strt_strb_ireg3[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[15]_i_2\
    );
\sig_xfer_strt_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(16),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(16)
    );
\sig_xfer_strt_strb_ireg3[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(16)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(17),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[17]_i_3\,
      O => sig_xfer_strt_strb_im2(17)
    );
\sig_xfer_strt_strb_ireg3[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(17)
    );
\sig_xfer_strt_strb_ireg3[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[17]_i_3\
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(18),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[18]_i_3\,
      O => sig_xfer_strt_strb_im2(18)
    );
\sig_xfer_strt_strb_ireg3[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555777"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(18)
    );
\sig_xfer_strt_strb_ireg3[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[18]_i_3\
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F1F001F1F00"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[19]_i_2\,
      O => sig_xfer_strt_strb_im2(19)
    );
\sig_xfer_strt_strb_ireg3[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[19]_i_2\
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(1),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[1]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(1)
    );
\sig_xfer_strt_strb_ireg3[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[1]_i_3\
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2828282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(20),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I5 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(20)
    );
\sig_xfer_strt_strb_ireg3[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(20)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(21),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[21]_i_3\,
      O => sig_xfer_strt_strb_im2(21)
    );
\sig_xfer_strt_strb_ireg3[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(21)
    );
\sig_xfer_strt_strb_ireg3[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[21]_i_3\
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(22),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[22]_i_3\,
      O => sig_xfer_strt_strb_im2(22)
    );
\sig_xfer_strt_strb_ireg3[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557FFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(22)
    );
\sig_xfer_strt_strb_ireg3[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[22]_i_3\
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77770770"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[23]_i_2\,
      O => sig_xfer_strt_strb_im2(23)
    );
\sig_xfer_strt_strb_ireg3[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[23]_i_2\
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(24),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(24)
    );
\sig_xfer_strt_strb_ireg3[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557FFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(24)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(25),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[25]_i_3\,
      O => sig_xfer_strt_strb_im2(25)
    );
\sig_xfer_strt_strb_ireg3[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(25)
    );
\sig_xfer_strt_strb_ireg3[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[25]_i_3\
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(26),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[26]_i_3\,
      O => sig_xfer_strt_strb_im2(26)
    );
\sig_xfer_strt_strb_ireg3[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5777FFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(26)
    );
\sig_xfer_strt_strb_ireg3[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[26]_i_3\
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F007F7F00"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[27]_i_2\,
      O => sig_xfer_strt_strb_im2(27)
    );
\sig_xfer_strt_strb_ireg3[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[27]_i_2\
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28282828282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(28),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I5 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(28)
    );
\sig_xfer_strt_strb_ireg3[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_10\
    );
\sig_xfer_strt_strb_ireg3[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF0F0F0F1"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11\
    );
\sig_xfer_strt_strb_ireg3[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755777D7F7DFFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_12\
    );
\sig_xfer_strt_strb_ireg3[28]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559FFFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_13\
    );
\sig_xfer_strt_strb_ireg3[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF577F6EEF77FF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_14\
    );
\sig_xfer_strt_strb_ireg3[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000055FFFFFFAB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_15\
    );
\sig_xfer_strt_strb_ireg3[28]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_17\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_16\
    );
\sig_xfer_strt_strb_ireg3[28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101FFFFFEFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_17\
    );
\sig_xfer_strt_strb_ireg3[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(28)
    );
\sig_xfer_strt_strb_ireg3[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00807F00FF7F"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_8\,
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_10\,
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3)
    );
\sig_xfer_strt_strb_ireg3[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2005DFF5DFFA200"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2)
    );
\sig_xfer_strt_strb_ireg3[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00807F00FF7F"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_12\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_13\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_14\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_15\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_16\,
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4)
    );
\sig_xfer_strt_strb_ireg3[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6\
    );
\sig_xfer_strt_strb_ireg3[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7\
    );
\sig_xfer_strt_strb_ireg3[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"65FF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_8\
    );
\sig_xfer_strt_strb_ireg3[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050505FAFAFAFB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9\
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(29),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[29]_i_3\,
      O => sig_xfer_strt_strb_im2(29)
    );
\sig_xfer_strt_strb_ireg3[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(29)
    );
\sig_xfer_strt_strb_ireg3[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[29]_i_3\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(2),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[2]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(2)
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_3\
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(30),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[30]_i_3\,
      O => sig_xfer_strt_strb_im2(30)
    );
\sig_xfer_strt_strb_ireg3[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(30)
    );
\sig_xfer_strt_strb_ireg3[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[30]_i_3\
    );
\sig_xfer_strt_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_2\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(31)
    );
\sig_xfer_strt_strb_ireg3[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_2\
    );
\sig_xfer_strt_strb_ireg3[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\
    );
\sig_xfer_strt_strb_ireg3[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01151502577F7FAB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_7\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_8\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => sig_strbgen_addr_ireg2(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\
    );
\sig_xfer_strt_strb_ireg3[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24DBDB24"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1)
    );
\sig_xfer_strt_strb_ireg3[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\
    );
\sig_xfer_strt_strb_ireg3[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4DDDDDDDDDDDD"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_7\
    );
\sig_xfer_strt_strb_ireg3[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFAFAFB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_8\
    );
\sig_xfer_strt_strb_ireg3[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010101010100"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2\
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(4),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(5),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEAA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3\
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(6),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3\
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111110"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(7)
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(8),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      O => sig_xfer_strt_strb_im2(8)
    );
\sig_xfer_strt_strb_ireg3[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(9),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[9]_i_3\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3\,
      O => sig_xfer_strt_strb_im2(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[9]_i_3\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(15),
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(31),
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_pcc__parameterized0\ is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    sig_sm_ld_calc1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : out STD_LOGIC;
    sig_sm_pop_input_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_parent_done : out STD_LOGIC;
    p_17_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_push_input_reg12_out : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_last_xfer_valid_im1 : out STD_LOGIC;
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    sig_xfer_reg_empty : out STD_LOGIC;
    sig_ld_xfer_reg : out STD_LOGIC;
    sig_ld_xfer_reg_tmp : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 54 downto 0 );
    I14 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_clr_cmd2data_valid : in STD_LOGIC;
    I15 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \axi_cdma_0axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_pcc__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_STRT_STRB_GEN/lsig_end_addr_us__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \I_STRT_STRB_GEN/var_start_vector\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_addr_cntr_lsh_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[19]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[22]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_btt_cntr_im0_reg[9]\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_cmd2addr_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_cmd2data_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_cmd2dre_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_finish_addr_offset_ireg2[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_first_xfer_im0_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_input_reg_empty_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_ld_xfer_reg_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_ld_xfer_reg_tmp_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_sm_halt_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2[5]_i_5__0\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_strbgen_bytes_ireg2_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_xfer_end_strb_ireg3[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_reg_empty_i_1__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[22]_i_3__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : STD_LOGIC;
  signal \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[22]_i_3__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_cntr_im0_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal \^p_17_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^p_1_out\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr_incr_ge_bpdb_im1 : STD_LOGIC;
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal \^sig_bytes_to_mbaa_im0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_bytes_to_mbaa_im0_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_clr_cmd2dre_valid : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_last_xfer_valid_im1\ : STD_LOGIC;
  signal \^sig_ld_xfer_reg\ : STD_LOGIC;
  signal \^sig_ld_xfer_reg_tmp\ : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal \^sig_parent_done\ : STD_LOGIC;
  signal sig_pcc_sm_state_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sig_pcc_sm_state_ns__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_pcc_sm_state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^sig_push_input_reg12_out\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal \^sig_sm_ld_calc1_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal \^sig_sm_pop_input_reg\ : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_xfer_end_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_xfer_reg_empty\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[7]_i_8__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\ : label is "soft_lutpair177";
  attribute counter : integer;
  attribute counter of \sig_addr_cntr_im0_msh_reg[0]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[10]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[11]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[12]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[13]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[14]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[15]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[1]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[2]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[3]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[4]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[5]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[6]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[7]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[8]\ : label is 7;
  attribute counter of \sig_addr_cntr_im0_msh_reg[9]\ : label is 7;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[11]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[13]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[14]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[15]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[8]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_ireg1_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[2]_i_2__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sig_ld_xfer_reg_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_sm_halt_reg_i_2__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sig_sm_ld_calc1_reg_i_2__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sig_sm_ld_calc1_reg_i_3__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[5]_i_3__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_ireg2[5]_i_4__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[16]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[17]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[18]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[19]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[21]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[22]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[23]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[25]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[27]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[29]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[31]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[8]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sig_xfer_reg_empty_i_1__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_2__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[10]_i_3__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[12]_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_2__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_3__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_3__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_2__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[16]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[17]_i_2__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[17]_i_3__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[18]_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[18]_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[19]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_3__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[20]_i_2__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[21]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[21]_i_3__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[22]_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[22]_i_3__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[23]_i_2__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[24]_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[25]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[25]_i_3__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[26]_i_2__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[26]_i_3__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[27]_i_2__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_16__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_2__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_6__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_7__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[28]_i_8__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[29]_i_2__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[29]_i_3__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_2__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[30]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[30]_i_3__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[31]_i_5__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[4]_i_2__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[5]_i_2__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[5]_i_3__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_3__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_2__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[8]_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_2__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[9]_i_3__0\ : label is "soft_lutpair189";
begin
  Din(73 downto 0) <= \^din\(73 downto 0);
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  Q(0) <= \^q\(0);
  p_12_out <= \^p_12_out\;
  p_17_out(0) <= \^p_17_out\(0);
  p_1_out <= \^p_1_out\;
  sig_bytes_to_mbaa_im0(3 downto 0) <= \^sig_bytes_to_mbaa_im0\(3 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_last_xfer_valid_im1 <= \^sig_last_xfer_valid_im1\;
  sig_ld_xfer_reg <= \^sig_ld_xfer_reg\;
  sig_ld_xfer_reg_tmp <= \^sig_ld_xfer_reg_tmp\;
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_parent_done <= \^sig_parent_done\;
  sig_push_input_reg12_out <= \^sig_push_input_reg12_out\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
  sig_sm_ld_calc1_reg <= \^sig_sm_ld_calc1_reg\;
  sig_sm_pop_input_reg <= \^sig_sm_pop_input_reg\;
  sig_xfer_reg_empty <= \^sig_xfer_reg_empty\;
\FSM_onehot_sig_pcc_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFF00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
    port map (
      I0 => \n_0_sig_sm_halt_reg_i_2__0\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I5 => \^sig_push_input_reg12_out\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\,
      I4 => sig_pcc_sm_state_ns(1),
      I5 => \sig_pcc_sm_state_ns__0\(0),
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030003032C"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_2__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pop_xfer_reg0_out,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0\,
      O => sig_pcc_sm_state_ns(1)
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF050C"
    )
    port map (
      I0 => \n_0_sig_sm_halt_reg_i_2__0\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_10__0\,
      O => \sig_pcc_sm_state_ns__0\(0)
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000300000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_5__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05500150"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \^sig_parent_done\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I4 => \^sig_calc_error_pushed\,
      I5 => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_11__0\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_6__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033334400303344"
    )
    port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I2 => \^sig_parent_done\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I4 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I5 => \^sig_calc_error_pushed\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_7__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_8__0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E003E"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I4 => \^sig_push_input_reg12_out\,
      I5 => \n_0_sig_sm_halt_reg_i_2__0\,
      O => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_9__0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[0]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[0]\,
      S => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[1]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[2]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[3]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[4]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[5]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[6]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_sig_pcc_sm_state[7]_i_1__0\,
      Q => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => sig_xfer_strt_strb_ireg3(26),
      O => \^din\(65)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => sig_xfer_strt_strb_ireg3(25),
      O => \^din\(64)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => sig_xfer_strt_strb_ireg3(24),
      O => \^din\(63)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => sig_xfer_strt_strb_ireg3(23),
      O => \^din\(62)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => sig_xfer_strt_strb_ireg3(22),
      O => \^din\(61)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => sig_xfer_strt_strb_ireg3(21),
      O => \^din\(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(3) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      O(3 downto 0) => \^din\(6 downto 3),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => sig_xfer_strt_strb_ireg3(20),
      O => \^din\(59)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => sig_xfer_strt_strb_ireg3(19),
      O => \^din\(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => sig_xfer_strt_strb_ireg3(18),
      O => \^din\(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => sig_xfer_strt_strb_ireg3(17),
      O => \^din\(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_last_xfer_valid_im1\,
      I1 => \^o1\,
      O => \^din\(73)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFF00000"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o4\,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_brst_cnt_eq_zero_ireg1,
      I5 => \^o2\,
      O => \^sig_last_xfer_valid_im1\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      CO(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O(3 downto 1) => \^din\(2 downto 0),
      O(0) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0_O_UNCONNECTED\(0),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => sig_xfer_strt_strb_ireg3(16),
      O => \^din\(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      CO(2) => \n_1_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      CO(1) => \n_2_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      CO(0) => \n_3_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      DI(2) => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      DI(1) => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      DI(0) => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      O(3 downto 0) => \NLW_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0\,
      S(2) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0\,
      S(1) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0\,
      S(0) => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_10__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_3__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_4__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_5__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_6__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_7__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_8__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      O => \n_0_STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_9__0\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => sig_xfer_strt_strb_ireg3(15),
      O => \^din\(54)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => sig_xfer_strt_strb_ireg3(14),
      O => \^din\(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => O8(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => sig_xfer_strt_strb_ireg3(13),
      O => \^din\(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => O8(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => sig_xfer_strt_strb_ireg3(12),
      O => \^din\(51)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => O8(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => sig_xfer_strt_strb_ireg3(11),
      O => \^din\(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => O8(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => sig_xfer_strt_strb_ireg3(10),
      O => \^din\(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => O8(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => sig_xfer_strt_strb_ireg3(9),
      O => \^din\(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => O8(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => sig_xfer_strt_strb_ireg3(8),
      O => \^din\(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => O8(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => sig_xfer_strt_strb_ireg3(7),
      O => \^din\(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115BBBFBBBFBBBF"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_brst_cnt_eq_zero_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \^o4\,
      I5 => \^o3\,
      O => \^din\(72)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => O8(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => sig_xfer_strt_strb_ireg3(6),
      O => \^din\(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => O8(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => sig_xfer_strt_strb_ireg3(5),
      O => \^din\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => O8(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => sig_xfer_strt_strb_ireg3(4),
      O => \^din\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => O8(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => sig_xfer_strt_strb_ireg3(3),
      O => \^din\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => O8(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => sig_xfer_strt_strb_ireg3(2),
      O => \^din\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => O8(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => sig_xfer_strt_strb_ireg3(1),
      O => \^din\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => O8(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => sig_xfer_strt_strb_ireg3(0),
      O => \^din\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => O8(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => \^din\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => O8(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => \^din\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => O8(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => \^din\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_last_xfer_valid_im1\,
      I1 => \^o6\,
      O => \^din\(71)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => O8(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => \^din\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => O8(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => \^din\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => O8(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => \^din\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => O8(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => \^din\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => O8(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => \^din\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => O8(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => \^din\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(8),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => O8(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => \^din\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => O8(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => \^din\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => O8(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => \^din\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => O8(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => \^din\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => O8(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => \^din\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => O8(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => \^din\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => O8(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => \^din\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => O8(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \^din\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^p_17_out\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => O8(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \^din\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \^din\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \^din\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \^din\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \^din\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \^din\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => sig_xfer_strt_strb_ireg3(31),
      O => \^din\(70)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \^din\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \^din\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \^din\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \^din\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \^din\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \^din\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \^din\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \^din\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \^din\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => sig_xfer_strt_strb_ireg3(30),
      O => \^din\(69)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => sig_xfer_strt_strb_ireg3(29),
      O => \^din\(68)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => sig_xfer_strt_strb_ireg3(28),
      O => \^din\(67)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F7707"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_first_xfer_im0,
      I2 => \^sig_last_xfer_valid_im1\,
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => sig_xfer_strt_strb_ireg3(27),
      O => \^din\(66)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => \^sig_sm_halt_reg\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_cmd2mstr_cmd_valid,
      O => O16
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_aligned_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => sig_mbaa_addr_cntr_slice_im0(6),
      I2 => sig_mbaa_addr_cntr_slice_im0(10),
      I3 => sig_mbaa_addr_cntr_slice_im0(11),
      I4 => sig_mbaa_addr_cntr_slice_im0(8),
      I5 => sig_mbaa_addr_cntr_slice_im0(9),
      O => O13
    );
\sig_addr_aligned_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => O14
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I5,
      Q => \^o4\,
      R => \<const0>\
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => p_1_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \^sig_push_input_reg12_out\,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\
    );
\sig_addr_cntr_im0_msh[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\
    );
\sig_addr_cntr_im0_msh[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(42),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\
    );
\sig_addr_cntr_im0_msh[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(41),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\
    );
\sig_addr_cntr_im0_msh[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(40),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\
    );
\sig_addr_cntr_im0_msh[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755555554555555"
    )
    port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^o1\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^sig_input_reg_empty\,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => I13(39),
      O => \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\
    );
\sig_addr_cntr_im0_msh[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(54),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\
    );
\sig_addr_cntr_im0_msh[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(53),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\
    );
\sig_addr_cntr_im0_msh[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(52),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\
    );
\sig_addr_cntr_im0_msh[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(51),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(46),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\
    );
\sig_addr_cntr_im0_msh[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(45),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\
    );
\sig_addr_cntr_im0_msh[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(44),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\
    );
\sig_addr_cntr_im0_msh[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(43),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(50),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\
    );
\sig_addr_cntr_im0_msh[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(49),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\
    );
\sig_addr_cntr_im0_msh[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(48),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\
    );
\sig_addr_cntr_im0_msh[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(47),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_3__0\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[0]_i_4__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[0]_i_5__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[0]_i_6__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[0]_i_7__0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[12]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[12]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[12]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[12]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[12]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[0]_i_2__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[4]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[4]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[4]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[4]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_5_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_4_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_addr_cntr_im0_msh_reg[4]_i_1__0\,
      CO(3) => \n_0_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(2) => \n_1_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(1) => \n_2_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CO(0) => \n_3_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(2) => \n_5_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(1) => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      O(0) => \n_7_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      S(3) => \n_0_sig_addr_cntr_im0_msh[8]_i_2__0\,
      S(2) => \n_0_sig_addr_cntr_im0_msh[8]_i_3__0\,
      S(1) => \n_0_sig_addr_cntr_im0_msh[8]_i_4__0\,
      S(0) => \n_0_sig_addr_cntr_im0_msh[8]_i_5__0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_im0_msh[0]_i_1__0\,
      D => \n_6_sig_addr_cntr_im0_msh_reg[8]_i_1__0\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(12),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(13),
      O => \n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(14),
      O => \n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(15),
      O => \n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[12]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[13]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[14]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[15]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[8]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0\,
      Q => sig_addr_cntr_incr_ireg2(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(23),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(0),
      O => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(33),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(10),
      O => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(34),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(11),
      O => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(35),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(12),
      O => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(36),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(13),
      O => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(37),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(14),
      O => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_pop_xfer_reg0_out,
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(38),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(24),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(1),
      O => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(25),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(2),
      O => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(26),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(3),
      O => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(27),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(4),
      O => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(28),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(5),
      O => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(29),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(6),
      O => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(30),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(7),
      O => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(31),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(8),
      O => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(32),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => \sig_predict_addr_lsh_ireg3__0\(9),
      O => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[0]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[10]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[11]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[12]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[13]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[14]_i_1__0\,
      Q => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[15]_i_2__0\,
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[1]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[2]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[3]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[4]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[5]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[6]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[7]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[8]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_addr_cntr_lsh_im0[15]_i_1__0\,
      D => \n_0_sig_addr_cntr_lsh_im0[9]_i_1__0\,
      Q => sig_mbaa_addr_cntr_slice_im0(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_sm_halt_reg\,
      I3 => \^o1\,
      O => \^sig_push_input_reg12_out\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(23),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(33),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(34),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(35),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(36),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(37),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(38),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(39),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(40),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(41),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(42),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(24),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(43),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(44),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(45),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(46),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(47),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(48),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(49),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(50),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(51),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(52),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(25),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(53),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(54),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(26),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(27),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(28),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(29),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(30),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(31),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => I13(32),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_bytes_to_mbaa_ireg1(11),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_bytes_to_mbaa_ireg1(10),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_ireg1(9),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_bytes_to_mbaa_ireg1(8),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\,
      CO(3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[11]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_2__0\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_3__0\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_4__0\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[11]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      DI(2) => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      DI(1) => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      DI(0) => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_2__0\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_3__0\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_4__0\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[3]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0\,
      CO(3) => \n_0_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\,
      CO(2) => \n_1_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\,
      CO(1) => \n_2_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\,
      CO(0) => \n_3_sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_2__0\,
      S(2) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_3__0\,
      S(1) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_4__0\,
      S(0) => \n_0_sig_adjusted_addr_incr_ireg2[7]_i_5__0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \n_0_sig_adjusted_addr_incr_ireg2_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_brst_cnt_eq_one_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[21]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => O12
    );
\sig_brst_cnt_eq_one_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[14]\,
      O => O11
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I4,
      Q => \^o3\,
      R => \<const0>\
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[21]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[20]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[17]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[16]\,
      I5 => \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[18]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[13]\,
      O => \n_0_sig_brst_cnt_eq_zero_ireg1_i_2__0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => I13(0),
      I1 => \^sig_push_input_reg12_out\,
      I2 => sig_addr_cntr_incr_ireg2(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \p_1_in__0\(0)
    );
\sig_btt_cntr_im0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(10),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(10),
      O => \p_1_in__0\(10)
    );
\sig_btt_cntr_im0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(11),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(11),
      O => \p_1_in__0\(11)
    );
\sig_btt_cntr_im0[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_btt_cntr_im0[11]_i_3__0\
    );
\sig_btt_cntr_im0[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_btt_cntr_im0[11]_i_4__0\
    );
\sig_btt_cntr_im0[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_btt_cntr_im0[11]_i_5__0\
    );
\sig_btt_cntr_im0[11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(12),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(12),
      O => \p_1_in__0\(12)
    );
\sig_btt_cntr_im0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(13),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(13),
      O => \p_1_in__0\(13)
    );
\sig_btt_cntr_im0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(14),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(14),
      O => \p_1_in__0\(14)
    );
\sig_btt_cntr_im0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(15),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(15),
      O => \p_1_in__0\(15)
    );
\sig_btt_cntr_im0[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[15]\,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_btt_cntr_im0[15]_i_3__0\
    );
\sig_btt_cntr_im0[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_btt_cntr_im0[15]_i_4__0\
    );
\sig_btt_cntr_im0[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_btt_cntr_im0[15]_i_5__0\
    );
\sig_btt_cntr_im0[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(16),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(16),
      O => \p_1_in__0\(16)
    );
\sig_btt_cntr_im0[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(17),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(17),
      O => \p_1_in__0\(17)
    );
\sig_btt_cntr_im0[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(18),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(18),
      O => \p_1_in__0\(18)
    );
\sig_btt_cntr_im0[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(19),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(19),
      O => \p_1_in__0\(19)
    );
\sig_btt_cntr_im0[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[19]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_3__0\
    );
\sig_btt_cntr_im0[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[18]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_4__0\
    );
\sig_btt_cntr_im0[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[17]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_5__0\
    );
\sig_btt_cntr_im0[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[16]\,
      O => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(1),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(1),
      O => \p_1_in__0\(1)
    );
\sig_btt_cntr_im0[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(20),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(20),
      O => \p_1_in__0\(20)
    );
\sig_btt_cntr_im0[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(21),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(21),
      O => \p_1_in__0\(21)
    );
\sig_btt_cntr_im0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_pop_xfer_reg0_out,
      O => \n_0_sig_btt_cntr_im0[22]_i_1__0\
    );
\sig_btt_cntr_im0[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(22),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(22),
      O => \p_1_in__0\(22)
    );
\sig_btt_cntr_im0[22]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[22]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_4__0\
    );
\sig_btt_cntr_im0[22]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[21]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_5__0\
    );
\sig_btt_cntr_im0[22]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[20]\,
      O => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(2),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(2),
      O => \p_1_in__0\(2)
    );
\sig_btt_cntr_im0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(3),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(3),
      O => \p_1_in__0\(3)
    );
\sig_btt_cntr_im0[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_btt_cntr_im0[3]_i_3__0\
    );
\sig_btt_cntr_im0[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_btt_cntr_im0[3]_i_4__0\
    );
\sig_btt_cntr_im0[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_btt_cntr_im0[3]_i_5__0\
    );
\sig_btt_cntr_im0[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(4),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(4),
      O => \p_1_in__0\(4)
    );
\sig_btt_cntr_im0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(5),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(5),
      O => \p_1_in__0\(5)
    );
\sig_btt_cntr_im0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(6),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(6),
      O => \p_1_in__0\(6)
    );
\sig_btt_cntr_im0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(7),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(7),
      O => \p_1_in__0\(7)
    );
\sig_btt_cntr_im0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_btt_cntr_im0[7]_i_3__0\
    );
\sig_btt_cntr_im0[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_btt_cntr_im0[7]_i_4__0\
    );
\sig_btt_cntr_im0[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_btt_cntr_im0[7]_i_5__0\
    );
\sig_btt_cntr_im0[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(8),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(8),
      O => \p_1_in__0\(8)
    );
\sig_btt_cntr_im0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      I0 => I13(9),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^o1\,
      I5 => sig_btt_cntr_im00(9),
      O => \p_1_in__0\(9)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(0),
      Q => \n_0_sig_btt_cntr_im0_reg[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(10),
      Q => \n_0_sig_btt_cntr_im0_reg[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(11),
      Q => \n_0_sig_btt_cntr_im0_reg[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[11]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[10]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[9]\,
      DI(0) => \^q\(0),
      O(3 downto 0) => sig_btt_cntr_im00(11 downto 8),
      S(3) => \n_0_sig_btt_cntr_im0[11]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[11]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[11]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[11]_i_6__0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(12),
      Q => \n_0_sig_btt_cntr_im0_reg[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(13),
      Q => \n_0_sig_btt_cntr_im0_reg[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(14),
      Q => \n_0_sig_btt_cntr_im0_reg[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(15),
      Q => \n_0_sig_btt_cntr_im0_reg[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[11]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[15]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[14]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[13]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[12]\,
      O(3 downto 0) => sig_btt_cntr_im00(15 downto 12),
      S(3) => \n_0_sig_btt_cntr_im0[15]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[15]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[15]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[15]_i_6__0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(16),
      Q => \n_0_sig_btt_cntr_im0_reg[16]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(17),
      Q => \n_0_sig_btt_cntr_im0_reg[17]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(18),
      Q => \n_0_sig_btt_cntr_im0_reg[18]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(19),
      Q => \n_0_sig_btt_cntr_im0_reg[19]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[15]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[19]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[18]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[17]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[16]\,
      O(3 downto 0) => sig_btt_cntr_im00(19 downto 16),
      S(3) => \n_0_sig_btt_cntr_im0[19]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[19]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[19]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[19]_i_6__0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(1),
      Q => \n_0_sig_btt_cntr_im0_reg[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(20),
      Q => \n_0_sig_btt_cntr_im0_reg[20]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(21),
      Q => \n_0_sig_btt_cntr_im0_reg[21]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(22),
      Q => \n_0_sig_btt_cntr_im0_reg[22]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[19]_i_2__0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_sig_btt_cntr_im0_reg[22]_i_3__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[22]_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[21]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[20]\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_3__0_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_im00(22 downto 20),
      S(3) => \<const0>\,
      S(2) => \n_0_sig_btt_cntr_im0[22]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[22]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[22]_i_6__0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(2),
      Q => \n_0_sig_btt_cntr_im0_reg[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(3),
      Q => \n_0_sig_btt_cntr_im0_reg[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[3]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[2]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[1]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[0]\,
      O(3 downto 1) => sig_btt_cntr_im00(3 downto 1),
      O(0) => \NLW_sig_btt_cntr_im0_reg[3]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \n_0_sig_btt_cntr_im0[3]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[3]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[3]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[3]_i_6__0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(4),
      Q => \n_0_sig_btt_cntr_im0_reg[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(5),
      Q => \n_0_sig_btt_cntr_im0_reg[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(6),
      Q => \n_0_sig_btt_cntr_im0_reg[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(7),
      Q => \n_0_sig_btt_cntr_im0_reg[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_cntr_im0_reg[3]_i_2__0\,
      CO(3) => \n_0_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(2) => \n_1_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(1) => \n_2_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CO(0) => \n_3_sig_btt_cntr_im0_reg[7]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_cntr_im0_reg[7]\,
      DI(2) => \n_0_sig_btt_cntr_im0_reg[6]\,
      DI(1) => \n_0_sig_btt_cntr_im0_reg[5]\,
      DI(0) => \n_0_sig_btt_cntr_im0_reg[4]\,
      O(3 downto 0) => sig_btt_cntr_im00(7 downto 4),
      S(3) => \n_0_sig_btt_cntr_im0[7]_i_3__0\,
      S(2) => \n_0_sig_btt_cntr_im0[7]_i_4__0\,
      S(1) => \n_0_sig_btt_cntr_im0[7]_i_5__0\,
      S(0) => \n_0_sig_btt_cntr_im0[7]_i_6__0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(8),
      Q => \^q\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_btt_cntr_im0[22]_i_1__0\,
      D => \p_1_in__0\(9),
      Q => \n_0_sig_btt_cntr_im0_reg[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_brst_cnt_eq_zero_im0,
      I1 => sig_btt_eq_b2mbaa_im01,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(11),
      I1 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I2 => sig_bytes_to_mbaa_im0_0(9),
      I3 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I5 => sig_bytes_to_mbaa_im0_0(10),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(8),
      I1 => \^q\(0),
      I2 => sig_bytes_to_mbaa_im0_0(6),
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I5 => sig_bytes_to_mbaa_im0_0(7),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_bytes_to_mbaa_im0_0(3),
      I3 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I5 => sig_bytes_to_mbaa_im0_0(4),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(2),
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_im0_0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I5 => sig_bytes_to_mbaa_im0_0(1),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_eq_b2mbaa_ireg1_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\,
      CO(3 downto 2) => \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_eq_b2mbaa_im01,
      CO(0) => \n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I12(1 downto 0)
    );
\sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\,
      CO(2) => \n_1_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\,
      CO(1) => \n_2_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\,
      CO(0) => \n_3_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_sig_btt_eq_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_6__0\,
      S(2) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_7__0\,
      S(1) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_8__0\,
      S(0) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_9__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(7),
      I1 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I2 => sig_bytes_to_mbaa_im0_0(6),
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(5),
      I1 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I2 => sig_bytes_to_mbaa_im0_0(4),
      I3 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(3),
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_bytes_to_mbaa_im0_0(2),
      I3 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(1),
      I1 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I2 => sig_bytes_to_mbaa_im0_0(0),
      I3 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I1 => sig_bytes_to_mbaa_im0_0(7),
      I2 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I3 => sig_bytes_to_mbaa_im0_0(6),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I1 => sig_bytes_to_mbaa_im0_0(5),
      I2 => \n_0_sig_btt_cntr_im0_reg[4]\,
      I3 => sig_bytes_to_mbaa_im0_0(4),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I1 => sig_bytes_to_mbaa_im0_0(3),
      I2 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I3 => sig_bytes_to_mbaa_im0_0(2),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I1 => sig_bytes_to_mbaa_im0_0(1),
      I2 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I3 => sig_bytes_to_mbaa_im0_0(0),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
\sig_btt_lt_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(11),
      I1 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I2 => sig_bytes_to_mbaa_im0_0(10),
      I3 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I4 => \^sig_bytes_to_mbaa_im0\(0),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
    port map (
      I0 => sig_bytes_to_mbaa_im0_0(9),
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => sig_bytes_to_mbaa_im0_0(8),
      I3 => \^q\(0),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
    port map (
      I0 => \^sig_bytes_to_mbaa_im0\(0),
      I1 => sig_bytes_to_mbaa_im0_0(11),
      I2 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I4 => sig_bytes_to_mbaa_im0_0(10),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I1 => sig_bytes_to_mbaa_im0_0(9),
      I2 => \^q\(0),
      I3 => sig_bytes_to_mbaa_im0_0(8),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\,
      CO(3) => \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => sig_btt_lt_b2mbaa_im01,
      CO(1) => \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CO(0) => \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => I10(0),
      DI(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_5__0\,
      DI(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_6__0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => I11(0),
      S(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_8__0\,
      S(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_9__0\
    );
\sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\,
      CO(2) => \n_1_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\,
      CO(1) => \n_2_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\,
      CO(0) => \n_3_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_10__0\,
      DI(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_11__0\,
      DI(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_12__0\,
      DI(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_13__0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_14__0\,
      S(2) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_15__0\,
      S(1) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_16__0\,
      S(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_17__0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(8),
      O => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0\
    );
\sig_bytes_to_mbaa_ireg1[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(10),
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(11),
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(11 downto 8),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_2__0\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_3__0\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_4__0\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[11]_i_5__0\
    );
\sig_bytes_to_mbaa_ireg1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(0),
      Q => sig_bytes_to_mbaa_ireg1(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(1),
      Q => sig_bytes_to_mbaa_ireg1(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(2),
      Q => sig_bytes_to_mbaa_ireg1(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => \^sig_bytes_to_mbaa_im0\(3),
      Q => sig_bytes_to_mbaa_ireg1(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[11]_i_1__0\,
      CO(3) => \NLW_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[15]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \^sig_bytes_to_mbaa_im0\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \<const0>\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_2__0\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(3 downto 0),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_3__0\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_4__0\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_5__0\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[3]_i_6__0\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_bytes_to_mbaa_ireg1_reg[3]_i_1__0\,
      CO(3) => \n_0_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\,
      CO(2) => \n_1_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\,
      CO(1) => \n_2_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\,
      CO(0) => \n_3_sig_bytes_to_mbaa_ireg1_reg[7]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => sig_bytes_to_mbaa_im0_0(7 downto 4),
      S(3) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_2__0\,
      S(2) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_3__0\,
      S(1) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_4__0\,
      S(0) => \n_0_sig_bytes_to_mbaa_ireg1[7]_i_5__0\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^sig_sm_ld_calc1_reg\,
      D => sig_bytes_to_mbaa_im0_0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => \^sig_mmap_reset_reg\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I2,
      Q => \^sig_calc_error_pushed\,
      R => \<const0>\
    );
\sig_calc_error_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_sm_halt_reg\,
      I4 => \^sig_mmap_reset_reg\,
      O => O7
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I1,
      Q => \^o1\,
      R => \<const0>\
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30332222"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \^sig_mmap_reset_reg\,
      I2 => I14,
      I3 => sig_inhibit_rdy_n,
      I4 => \^p_12_out\,
      O => \n_0_sig_cmd2addr_valid_i_1__0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_cmd2addr_valid_i_1__0\,
      Q => \^p_12_out\,
      R => \<const0>\
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFAA"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => I15,
      I2 => sig_inhibit_rdy_n_0,
      I3 => \^p_1_out\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_cmd2data_valid_i_1__0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_cmd2data_valid_i_1__0\,
      Q => \^p_1_out\,
      R => \<const0>\
    );
\sig_cmd2dre_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_first_xfer_im0,
      I2 => sig_clr_cmd2dre_valid,
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_cmd2dre_valid_i_1__0\
    );
\sig_cmd2dre_valid_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(1),
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_xfer_reg_ns
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_cmd2dre_valid_i_1__0\,
      Q => sig_clr_cmd2dre_valid,
      R => \<const0>\
    );
\sig_finish_addr_offset_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \n_0_sig_btt_cntr_im0_reg[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \n_0_sig_finish_addr_offset_ireg2[2]_i_2__0\
    );
\sig_finish_addr_offset_ireg2[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[4]_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      I2 => \n_0_sig_finish_addr_offset_ireg2[4]_i_2__0\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_finish_addr_offset_im1(4)
    );
\sig_finish_addr_offset_ireg2[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAA8888A000"
    )
    port map (
      I0 => \n_0_sig_finish_addr_offset_ireg2[2]_i_2__0\,
      I1 => \n_0_sig_btt_cntr_im0_reg[2]\,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \n_0_sig_finish_addr_offset_ireg2[4]_i_2__0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_first_xfer_im0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => \^sig_push_input_reg12_out\,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_first_xfer_im0_i_1__0\
    );
\sig_first_xfer_im0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF105530FF1000"
    )
    port map (
      I0 => \^p_1_out\,
      I1 => I14,
      I2 => sig_inhibit_rdy_n,
      I3 => \^p_12_out\,
      I4 => sig_clr_cmd2data_valid,
      I5 => sig_clr_cmd2dre_valid,
      O => sig_pop_xfer_reg0_out
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_first_xfer_im0_i_1__0\,
      Q => sig_first_xfer_im0,
      R => \<const0>\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I7,
      Q => \^p_17_out\(0),
      R => \<const0>\
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I9,
      Q => \^o6\,
      R => \<const0>\
    );
\sig_input_reg_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
    port map (
      I0 => \^sig_push_input_reg12_out\,
      I1 => \^sig_input_reg_empty\,
      I2 => \^sig_calc_error_pushed\,
      I3 => \^sig_sm_pop_input_reg\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_input_reg_empty_i_1__0\
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_input_reg_empty_i_1__0\,
      Q => \^sig_input_reg_empty\,
      R => \<const0>\
    );
\sig_ld_xfer_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
    port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \^sig_xfer_reg_empty\,
      I2 => \^sig_ld_xfer_reg\,
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_ld_xfer_reg_i_1__0\
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_ld_xfer_reg_i_1__0\,
      Q => \^sig_ld_xfer_reg\,
      R => \<const0>\
    );
\sig_ld_xfer_reg_tmp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^sig_ld_xfer_reg_tmp\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_ld_xfer_reg_tmp_i_1__0\
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_ld_xfer_reg_tmp_i_1__0\,
      Q => \^sig_ld_xfer_reg_tmp\,
      R => \<const0>\
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => SR(0),
      Q => \^sig_mmap_reset_reg\,
      R => \<const0>\
    );
\sig_no_btt_residue_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[0]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[7]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[3]\,
      I3 => \^sig_mmap_reset_reg\,
      I4 => \n_0_sig_btt_cntr_im0_reg[1]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[2]\,
      O => O9
    );
\sig_no_btt_residue_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_sig_btt_cntr_im0_reg[10]\,
      I1 => \n_0_sig_btt_cntr_im0_reg[9]\,
      I2 => \n_0_sig_btt_cntr_im0_reg[5]\,
      I3 => \n_0_sig_btt_cntr_im0_reg[6]\,
      I4 => \n_0_sig_btt_cntr_im0_reg[11]\,
      I5 => \n_0_sig_btt_cntr_im0_reg[4]\,
      O => O10
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I6,
      Q => \^sig_parent_done\,
      R => \<const0>\
    );
\sig_predict_addr_lsh_ireg3[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(11),
      I1 => sig_addr_cntr_incr_ireg2(11),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(10),
      I1 => sig_addr_cntr_incr_ireg2(10),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(9),
      I1 => sig_addr_cntr_incr_ireg2(9),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(8),
      I1 => sig_addr_cntr_incr_ireg2(8),
      O => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in,
      I1 => sig_addr_cntr_incr_ireg2(15),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      I1 => sig_addr_cntr_incr_ireg2(14),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      I1 => sig_addr_cntr_incr_ireg2(13),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      I1 => sig_addr_cntr_incr_ireg2(12),
      O => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => sig_addr_cntr_incr_ireg2(7),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(11 downto 8),
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[11]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[11]_i_1__0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \n_0_sig_addr_cntr_lsh_im0_reg[14]\,
      DI(1) => \n_0_sig_addr_cntr_lsh_im0_reg[13]\,
      DI(0) => \n_0_sig_addr_cntr_lsh_im0_reg[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[15]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[3]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_sig_predict_addr_lsh_ireg3_reg[3]_i_1__0\,
      CO(3) => \n_0_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\,
      CO(2) => \n_1_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\,
      CO(1) => \n_2_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\,
      CO(0) => \n_3_sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice_im0(7 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_2__0\,
      S(2) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_3__0\,
      S(1) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_4__0\,
      S(0) => \n_0_sig_predict_addr_lsh_ireg3[7]_i_5__0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC08883"
    )
    port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_pcc_sm_state_reg(1),
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I3 => \n_0_sig_sm_halt_reg_i_2__0\,
      I4 => sig_pcc_sm_state_reg(0),
      O => sig_sm_halt_ns
    );
\sig_sm_halt_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => \n_0_sig_sm_halt_reg_i_2__0\
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000100F000000"
    )
    port map (
      I0 => \^sig_parent_done\,
      I1 => \^sig_calc_error_pushed\,
      I2 => sig_pcc_sm_state_reg(1),
      I3 => sig_pcc_sm_state_reg(0),
      I4 => \^sig_push_input_reg12_out\,
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_calc1_reg_ns
    );
\sig_sm_ld_calc1_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[2]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      O => sig_pcc_sm_state_reg(1)
    );
\sig_sm_ld_calc1_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      O => sig_pcc_sm_state_reg(0)
    );
\sig_sm_ld_calc1_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[6]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      O => sig_pcc_sm_state_reg(2)
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc1_reg_ns,
      Q => \^sig_sm_ld_calc1_reg\,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc2_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(2),
      I5 => sig_pcc_sm_state_reg(1),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_ld_calc3_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[1]\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[3]\,
      I2 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[7]\,
      I3 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[5]\,
      I4 => sig_pcc_sm_state_reg(1),
      I5 => sig_pcc_sm_state_reg(2),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_ld_calc3_reg_ns,
      Q => \^e\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \n_0_sig_sm_halt_reg_i_2__0\,
      I1 => \n_0_FSM_onehot_sig_pcc_sm_state_reg[4]\,
      I2 => sig_pcc_sm_state_reg(1),
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_pcc_sm_state_reg(0),
      I5 => \^sig_parent_done\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_sm_pop_input_reg_ns,
      Q => \^sig_sm_pop_input_reg\,
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(3),
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(4),
      Q => sig_strbgen_addr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_bytes_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[0]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[0]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[1]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[1]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[2]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[2]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[3]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[3]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040300"
    )
    port map (
      I0 => sig_addr_incr_ge_bpdb_im1,
      I1 => sig_sm_ld_calc2_reg,
      I2 => \^sig_mmap_reset_reg\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[4]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[4]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FAD8"
    )
    port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => sig_addr_incr_ge_bpdb_im1,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      I4 => \^sig_mmap_reset_reg\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_1__0\
    );
\sig_strbgen_bytes_ireg2[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFFA8"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2[5]_i_3__0\,
      I1 => sig_bytes_to_mbaa_ireg1(13),
      I2 => sig_bytes_to_mbaa_ireg1(14),
      I3 => \n_0_sig_strbgen_bytes_ireg2[5]_i_4__0\,
      I4 => sig_bytes_to_mbaa_ireg1(15),
      I5 => \n_0_sig_strbgen_bytes_ireg2[5]_i_5__0\,
      O => sig_addr_incr_ge_bpdb_im1
    );
\sig_strbgen_bytes_ireg2[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_3__0\
    );
\sig_strbgen_bytes_ireg2[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF3323"
    )
    port map (
      I0 => sig_bytes_to_mbaa_ireg1(12),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      I4 => \^q\(0),
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_4__0\
    );
\sig_strbgen_bytes_ireg2[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_addr_cntr_incr_ireg2[10]_i_1__0\,
      I1 => \n_0_sig_addr_cntr_incr_ireg2[9]_i_1__0\,
      I2 => \n_0_sig_addr_cntr_incr_ireg2[6]_i_1__0\,
      I3 => \n_0_sig_addr_cntr_incr_ireg2[7]_i_1__0\,
      I4 => \n_0_sig_addr_cntr_incr_ireg2[11]_i_1__0\,
      I5 => \n_0_sig_addr_cntr_incr_ireg2[5]_i_1__0\,
      O => \n_0_sig_strbgen_bytes_ireg2[5]_i_5__0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[0]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[1]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[2]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[3]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[4]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      R => \<const0>\
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_strbgen_bytes_ireg2[5]_i_1__0\,
      Q => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      R => \<const0>\
    );
\sig_xfer_end_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(10)
    );
\sig_xfer_end_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(11)
    );
\sig_xfer_end_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(12)
    );
\sig_xfer_end_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(13)
    );
\sig_xfer_end_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(14)
    );
\sig_xfer_end_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(15)
    );
\sig_xfer_end_strb_ireg3[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => \n_0_sig_xfer_end_strb_ireg3[16]_i_1__0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA89"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(17)
    );
\sig_xfer_end_strb_ireg3[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA889"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(18)
    );
\sig_xfer_end_strb_ireg3[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8889"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(19)
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(1)
    );
\sig_xfer_end_strb_ireg3[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8881"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(20)
    );
\sig_xfer_end_strb_ireg3[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8801"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(21)
    );
\sig_xfer_end_strb_ireg3[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(22)
    );
\sig_xfer_end_strb_ireg3[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(23)
    );
\sig_xfer_end_strb_ireg3[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(24)
    );
\sig_xfer_end_strb_ireg3[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(25)
    );
\sig_xfer_end_strb_ireg3[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(26)
    );
\sig_xfer_end_strb_ireg3[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(27)
    );
\sig_xfer_end_strb_ireg3[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(28)
    );
\sig_xfer_end_strb_ireg3[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(29)
    );
\sig_xfer_end_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(2)
    );
\sig_xfer_end_strb_ireg3[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(30)
    );
\sig_xfer_end_strb_ireg3[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(31)
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(3)
    );
\sig_xfer_end_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(4)
    );
\sig_xfer_end_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(5)
    );
\sig_xfer_end_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(6)
    );
\sig_xfer_end_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(7)
    );
\sig_xfer_end_strb_ireg3[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(8)
    );
\sig_xfer_end_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEAAAB"
    )
    port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      O => sig_xfer_end_strb_im2(9)
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \<const1>\,
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(10),
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(11),
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(12),
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(13),
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(14),
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(15),
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => \n_0_sig_xfer_end_strb_ireg3[16]_i_1__0\,
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(17),
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(18),
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(19),
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(1),
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(20),
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(21),
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(22),
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(23),
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(24),
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(25),
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(26),
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(27),
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(28),
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(29),
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(2),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(30),
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(31),
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(3),
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(4),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(5),
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(6),
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(7),
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(8),
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_end_strb_im2(9),
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_len_eq_0_ireg3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^din\(3),
      I1 => \^din\(5),
      I2 => \^din\(2),
      I3 => \^sig_mmap_reset_reg\,
      I4 => \^din\(0),
      I5 => \^din\(1),
      O => O15
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I8,
      Q => \^o5\,
      R => \<const0>\
    );
\sig_xfer_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEE"
    )
    port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => \^sig_ld_xfer_reg\,
      I3 => \^sig_xfer_reg_empty\,
      O => \n_0_sig_xfer_reg_empty_i_1__0\
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_xfer_reg_empty_i_1__0\,
      Q => \^sig_xfer_reg_empty\,
      R => \<const0>\
    );
\sig_xfer_strt_strb_ireg3[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(0)
    );
\sig_xfer_strt_strb_ireg3[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(10),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01115555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[10]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070707070700"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(11)
    );
\sig_xfer_strt_strb_ireg3[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[11]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AAAAAAAAAA80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(12),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(12)
    );
\sig_xfer_strt_strb_ireg3[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11155555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(13),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[13]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(14),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[14]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4554"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(15)
    );
\sig_xfer_strt_strb_ireg3[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[15]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(16),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(16)
    );
\sig_xfer_strt_strb_ireg3[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(16)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(17),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0\,
      O => sig_xfer_strt_strb_im2(17)
    );
\sig_xfer_strt_strb_ireg3[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(17)
    );
\sig_xfer_strt_strb_ireg3[17]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[17]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(18),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0\,
      O => sig_xfer_strt_strb_im2(18)
    );
\sig_xfer_strt_strb_ireg3[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555777"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(18)
    );
\sig_xfer_strt_strb_ireg3[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[18]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F1F001F1F00"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0\,
      O => sig_xfer_strt_strb_im2(19)
    );
\sig_xfer_strt_strb_ireg3[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[19]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(1),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(1)
    );
\sig_xfer_strt_strb_ireg3[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[1]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2828282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(20),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I5 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(20)
    );
\sig_xfer_strt_strb_ireg3[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(20)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(21),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0\,
      O => sig_xfer_strt_strb_im2(21)
    );
\sig_xfer_strt_strb_ireg3[21]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"557F"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(21)
    );
\sig_xfer_strt_strb_ireg3[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[21]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(22),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0\,
      O => sig_xfer_strt_strb_im2(22)
    );
\sig_xfer_strt_strb_ireg3[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557FFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(22)
    );
\sig_xfer_strt_strb_ireg3[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[22]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77770770"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0\,
      O => sig_xfer_strt_strb_im2(23)
    );
\sig_xfer_strt_strb_ireg3[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[23]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(24),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(24)
    );
\sig_xfer_strt_strb_ireg3[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557FFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(24)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(25),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0\,
      O => sig_xfer_strt_strb_im2(25)
    );
\sig_xfer_strt_strb_ireg3[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(25)
    );
\sig_xfer_strt_strb_ireg3[25]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[25]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(26),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0\,
      O => sig_xfer_strt_strb_im2(26)
    );
\sig_xfer_strt_strb_ireg3[26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5777FFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(26)
    );
\sig_xfer_strt_strb_ireg3[26]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[26]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F007F7F00"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0\,
      O => sig_xfer_strt_strb_im2(27)
    );
\sig_xfer_strt_strb_ireg3[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[27]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FF0F0F0F1"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755777D7F7DFFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5559FFFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF577F6EEF77FF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000055FFFFFFAB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000101FFFFFEFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_17__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA28282828282828"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(28),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I5 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => sig_xfer_strt_strb_im2(28)
    );
\sig_xfer_strt_strb_ireg3[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(28)
    );
\sig_xfer_strt_strb_ireg3[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00807F00FF7F"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0\,
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_10__0\,
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3)
    );
\sig_xfer_strt_strb_ireg3[28]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2005DFF5DFFA200"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2)
    );
\sig_xfer_strt_strb_ireg3[28]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF00807F00FF7F"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_12__0\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_13__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_14__0\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_15__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_16__0\,
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4)
    );
\sig_xfer_strt_strb_ireg3[28]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"65FF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_8__0\
    );
\sig_xfer_strt_strb_ireg3[28]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050505FAFAFAFB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0\
    );
\sig_xfer_strt_strb_ireg3[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(29),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0\,
      O => sig_xfer_strt_strb_im2(29)
    );
\sig_xfer_strt_strb_ireg3[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(29)
    );
\sig_xfer_strt_strb_ireg3[29]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[29]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(2),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(2)
    );
\sig_xfer_strt_strb_ireg3[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[2]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA28"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(30),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0\,
      O => sig_xfer_strt_strb_im2(30)
    );
\sig_xfer_strt_strb_ireg3[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(30)
    );
\sig_xfer_strt_strb_ireg3[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[30]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(31)
    );
\sig_xfer_strt_strb_ireg3[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01151502577F7FAB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => sig_strbgen_addr_ireg2(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24DBDB24"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1)
    );
\sig_xfer_strt_strb_ireg3[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D4DDDDDDDDDDDD"
    )
    port map (
      I0 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_9__0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_11__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_7__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[28]_i_6__0\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_7__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFAFAFB"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_8__0\
    );
\sig_xfer_strt_strb_ireg3[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_sig_strbgen_bytes_ireg2_reg[5]\,
      I1 => \n_0_sig_strbgen_bytes_ireg2_reg[4]\,
      I2 => \n_0_sig_strbgen_bytes_ireg2_reg[1]\,
      I3 => \n_0_sig_strbgen_bytes_ireg2_reg[0]\,
      I4 => \n_0_sig_strbgen_bytes_ireg2_reg[3]\,
      I5 => \n_0_sig_strbgen_bytes_ireg2_reg[2]\,
      O => \n_0_sig_xfer_strt_strb_ireg3[31]_i_9__0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010101010100"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[3]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(4),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I5 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001115"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(4)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(5),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEAA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[5]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(6),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[6]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111110"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(4),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(7)
    );
\sig_xfer_strt_strb_ireg3[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[7]_i_2__0\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(8),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I2 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      I4 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      O => sig_xfer_strt_strb_im2(8)
    );
\sig_xfer_strt_strb_ireg3[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/var_start_vector\(9),
      I1 => \n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0\,
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_4__0\,
      I3 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_3__0\,
      O => sig_xfer_strt_strb_im2(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
    port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      O => \I_STRT_STRB_GEN/var_start_vector\(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
    port map (
      I0 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(3),
      I1 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(1),
      I2 => \n_0_sig_xfer_strt_strb_ireg3[31]_i_6__0\,
      I3 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(2),
      I4 => \I_STRT_STRB_GEN/lsig_end_addr_us__0\(4),
      O => \n_0_sig_xfer_strt_strb_ireg3[9]_i_3__0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(15),
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(31),
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_rd_status_cntl;

architecture STRUCTURE of axi_cdma_0axi_datamover_rd_status_cntl is
  signal n_0_sig_rd_sts_interr_reg_i_1 : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status(2 downto 0) <= \^sig_rsc2stat_status\(2 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => I2,
      O => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => I1,
      Q => \^sig_rsc2data_ready\,
      S => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => \^sig_rsc2stat_status_valid\,
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^sig_rsc2stat_status\(2),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(2),
      R => n_0_sig_rd_sts_interr_reg_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_reset is
  port (
    p_6_out : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_reset;

architecture STRUCTURE of axi_cdma_0axi_datamover_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_halt_cmplt_i_1__1\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
begin
  p_6_out <= \^p_6_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_halt_cmplt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^p_6_out\,
      I2 => I2,
      O => \n_0_sig_halt_cmplt_i_1__1\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_halt_cmplt_i_1__1\,
      Q => \^p_6_out\,
      R => \<const0>\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => I1,
      Q => sig_s_h_halt_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_reset_2 is
  port (
    O1 : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_dm_s2mm_halt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0axi_datamover_reset_2 : entity is "axi_datamover_reset";
end axi_cdma_0axi_datamover_reset_2;

architecture STRUCTURE of axi_cdma_0axi_datamover_reset_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_halt_cmplt_i_1__0\ : STD_LOGIC;
  signal \^p_16_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_halt_cmplt_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of sig_s_h_halt_reg_i_1 : label is "soft_lutpair138";
begin
  O1 <= \^o1\;
  p_16_out <= \^p_16_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_rst2dm_resetn,
      Q => \^o1\,
      R => \<const0>\
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o1\,
      I1 => \^p_16_out\,
      I2 => I1,
      O => \n_0_sig_halt_cmplt_i_1__0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_halt_cmplt_i_1__0\,
      Q => \^p_16_out\,
      R => \<const0>\
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^o1\,
      I1 => sig_s_h_halt_reg,
      I2 => sig_dm_s2mm_halt,
      O => O2
    );
\sig_strb_reg_out[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_skid2mm_buf is
  port (
    p_0_in3_in : out STD_LOGIC;
    sig_skid2data_wready : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end axi_cdma_0axi_datamover_skid2mm_buf;

architecture STRUCTURE of axi_cdma_0axi_datamover_skid2mm_buf is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_m_valid_dup_i_1 : STD_LOGIC;
  signal n_0_sig_s_ready_dup_i_1 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute keep of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute keep of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute keep of sig_s_ready_out_reg : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_dup,
      O => p_0_in3_in
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_s_ready_out,
      O => sig_skid2data_wready
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_m_valid_out,
      O => m_axi_wvalid
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[128]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(128),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(128),
      O => sig_data_skid_mux_out(128)
    );
\sig_data_reg_out[129]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(129),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(129),
      O => sig_data_skid_mux_out(129)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[130]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(130),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(130),
      O => sig_data_skid_mux_out(130)
    );
\sig_data_reg_out[131]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(131),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(131),
      O => sig_data_skid_mux_out(131)
    );
\sig_data_reg_out[132]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(132),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(132),
      O => sig_data_skid_mux_out(132)
    );
\sig_data_reg_out[133]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(133),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(133),
      O => sig_data_skid_mux_out(133)
    );
\sig_data_reg_out[134]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(134),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(134),
      O => sig_data_skid_mux_out(134)
    );
\sig_data_reg_out[135]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(135),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(135),
      O => sig_data_skid_mux_out(135)
    );
\sig_data_reg_out[136]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(136),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(136),
      O => sig_data_skid_mux_out(136)
    );
\sig_data_reg_out[137]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(137),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(137),
      O => sig_data_skid_mux_out(137)
    );
\sig_data_reg_out[138]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(138),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(138),
      O => sig_data_skid_mux_out(138)
    );
\sig_data_reg_out[139]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(139),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(139),
      O => sig_data_skid_mux_out(139)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[140]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(140),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(140),
      O => sig_data_skid_mux_out(140)
    );
\sig_data_reg_out[141]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(141),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(141),
      O => sig_data_skid_mux_out(141)
    );
\sig_data_reg_out[142]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(142),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(142),
      O => sig_data_skid_mux_out(142)
    );
\sig_data_reg_out[143]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(143),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(143),
      O => sig_data_skid_mux_out(143)
    );
\sig_data_reg_out[144]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(144),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(144),
      O => sig_data_skid_mux_out(144)
    );
\sig_data_reg_out[145]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(145),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(145),
      O => sig_data_skid_mux_out(145)
    );
\sig_data_reg_out[146]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(146),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(146),
      O => sig_data_skid_mux_out(146)
    );
\sig_data_reg_out[147]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(147),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(147),
      O => sig_data_skid_mux_out(147)
    );
\sig_data_reg_out[148]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(148),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(148),
      O => sig_data_skid_mux_out(148)
    );
\sig_data_reg_out[149]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(149),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(149),
      O => sig_data_skid_mux_out(149)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[150]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(150),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(150),
      O => sig_data_skid_mux_out(150)
    );
\sig_data_reg_out[151]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(151),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(151),
      O => sig_data_skid_mux_out(151)
    );
\sig_data_reg_out[152]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(152),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(152),
      O => sig_data_skid_mux_out(152)
    );
\sig_data_reg_out[153]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(153),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(153),
      O => sig_data_skid_mux_out(153)
    );
\sig_data_reg_out[154]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(154),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(154),
      O => sig_data_skid_mux_out(154)
    );
\sig_data_reg_out[155]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(155),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(155),
      O => sig_data_skid_mux_out(155)
    );
\sig_data_reg_out[156]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(156),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(156),
      O => sig_data_skid_mux_out(156)
    );
\sig_data_reg_out[157]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(157),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(157),
      O => sig_data_skid_mux_out(157)
    );
\sig_data_reg_out[158]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(158),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(158),
      O => sig_data_skid_mux_out(158)
    );
\sig_data_reg_out[159]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(159),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(159),
      O => sig_data_skid_mux_out(159)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[160]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(160),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(160),
      O => sig_data_skid_mux_out(160)
    );
\sig_data_reg_out[161]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(161),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(161),
      O => sig_data_skid_mux_out(161)
    );
\sig_data_reg_out[162]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(162),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(162),
      O => sig_data_skid_mux_out(162)
    );
\sig_data_reg_out[163]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(163),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(163),
      O => sig_data_skid_mux_out(163)
    );
\sig_data_reg_out[164]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(164),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(164),
      O => sig_data_skid_mux_out(164)
    );
\sig_data_reg_out[165]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(165),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(165),
      O => sig_data_skid_mux_out(165)
    );
\sig_data_reg_out[166]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(166),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(166),
      O => sig_data_skid_mux_out(166)
    );
\sig_data_reg_out[167]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(167),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(167),
      O => sig_data_skid_mux_out(167)
    );
\sig_data_reg_out[168]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(168),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(168),
      O => sig_data_skid_mux_out(168)
    );
\sig_data_reg_out[169]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(169),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(169),
      O => sig_data_skid_mux_out(169)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[170]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(170),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(170),
      O => sig_data_skid_mux_out(170)
    );
\sig_data_reg_out[171]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(171),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(171),
      O => sig_data_skid_mux_out(171)
    );
\sig_data_reg_out[172]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(172),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(172),
      O => sig_data_skid_mux_out(172)
    );
\sig_data_reg_out[173]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(173),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(173),
      O => sig_data_skid_mux_out(173)
    );
\sig_data_reg_out[174]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(174),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(174),
      O => sig_data_skid_mux_out(174)
    );
\sig_data_reg_out[175]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(175),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(175),
      O => sig_data_skid_mux_out(175)
    );
\sig_data_reg_out[176]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(176),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(176),
      O => sig_data_skid_mux_out(176)
    );
\sig_data_reg_out[177]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(177),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(177),
      O => sig_data_skid_mux_out(177)
    );
\sig_data_reg_out[178]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(178),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(178),
      O => sig_data_skid_mux_out(178)
    );
\sig_data_reg_out[179]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(179),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(179),
      O => sig_data_skid_mux_out(179)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[180]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(180),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(180),
      O => sig_data_skid_mux_out(180)
    );
\sig_data_reg_out[181]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(181),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(181),
      O => sig_data_skid_mux_out(181)
    );
\sig_data_reg_out[182]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(182),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(182),
      O => sig_data_skid_mux_out(182)
    );
\sig_data_reg_out[183]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(183),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(183),
      O => sig_data_skid_mux_out(183)
    );
\sig_data_reg_out[184]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(184),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(184),
      O => sig_data_skid_mux_out(184)
    );
\sig_data_reg_out[185]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(185),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(185),
      O => sig_data_skid_mux_out(185)
    );
\sig_data_reg_out[186]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(186),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(186),
      O => sig_data_skid_mux_out(186)
    );
\sig_data_reg_out[187]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(187),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(187),
      O => sig_data_skid_mux_out(187)
    );
\sig_data_reg_out[188]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(188),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(188),
      O => sig_data_skid_mux_out(188)
    );
\sig_data_reg_out[189]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(189),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(189),
      O => sig_data_skid_mux_out(189)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[190]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(190),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(190),
      O => sig_data_skid_mux_out(190)
    );
\sig_data_reg_out[191]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(191),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(191),
      O => sig_data_skid_mux_out(191)
    );
\sig_data_reg_out[192]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(192),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(192),
      O => sig_data_skid_mux_out(192)
    );
\sig_data_reg_out[193]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(193),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(193),
      O => sig_data_skid_mux_out(193)
    );
\sig_data_reg_out[194]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(194),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(194),
      O => sig_data_skid_mux_out(194)
    );
\sig_data_reg_out[195]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(195),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(195),
      O => sig_data_skid_mux_out(195)
    );
\sig_data_reg_out[196]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(196),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(196),
      O => sig_data_skid_mux_out(196)
    );
\sig_data_reg_out[197]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(197),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(197),
      O => sig_data_skid_mux_out(197)
    );
\sig_data_reg_out[198]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(198),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(198),
      O => sig_data_skid_mux_out(198)
    );
\sig_data_reg_out[199]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(199),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(199),
      O => sig_data_skid_mux_out(199)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[200]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(200),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(200),
      O => sig_data_skid_mux_out(200)
    );
\sig_data_reg_out[201]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(201),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(201),
      O => sig_data_skid_mux_out(201)
    );
\sig_data_reg_out[202]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(202),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(202),
      O => sig_data_skid_mux_out(202)
    );
\sig_data_reg_out[203]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(203),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(203),
      O => sig_data_skid_mux_out(203)
    );
\sig_data_reg_out[204]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(204),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(204),
      O => sig_data_skid_mux_out(204)
    );
\sig_data_reg_out[205]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(205),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(205),
      O => sig_data_skid_mux_out(205)
    );
\sig_data_reg_out[206]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(206),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(206),
      O => sig_data_skid_mux_out(206)
    );
\sig_data_reg_out[207]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(207),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(207),
      O => sig_data_skid_mux_out(207)
    );
\sig_data_reg_out[208]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(208),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(208),
      O => sig_data_skid_mux_out(208)
    );
\sig_data_reg_out[209]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(209),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(209),
      O => sig_data_skid_mux_out(209)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[210]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(210),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(210),
      O => sig_data_skid_mux_out(210)
    );
\sig_data_reg_out[211]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(211),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(211),
      O => sig_data_skid_mux_out(211)
    );
\sig_data_reg_out[212]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(212),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(212),
      O => sig_data_skid_mux_out(212)
    );
\sig_data_reg_out[213]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(213),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(213),
      O => sig_data_skid_mux_out(213)
    );
\sig_data_reg_out[214]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(214),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(214),
      O => sig_data_skid_mux_out(214)
    );
\sig_data_reg_out[215]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(215),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(215),
      O => sig_data_skid_mux_out(215)
    );
\sig_data_reg_out[216]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(216),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(216),
      O => sig_data_skid_mux_out(216)
    );
\sig_data_reg_out[217]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(217),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(217),
      O => sig_data_skid_mux_out(217)
    );
\sig_data_reg_out[218]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(218),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(218),
      O => sig_data_skid_mux_out(218)
    );
\sig_data_reg_out[219]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(219),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(219),
      O => sig_data_skid_mux_out(219)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[220]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(220),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(220),
      O => sig_data_skid_mux_out(220)
    );
\sig_data_reg_out[221]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(221),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(221),
      O => sig_data_skid_mux_out(221)
    );
\sig_data_reg_out[222]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(222),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(222),
      O => sig_data_skid_mux_out(222)
    );
\sig_data_reg_out[223]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(223),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(223),
      O => sig_data_skid_mux_out(223)
    );
\sig_data_reg_out[224]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(224),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(224),
      O => sig_data_skid_mux_out(224)
    );
\sig_data_reg_out[225]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(225),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(225),
      O => sig_data_skid_mux_out(225)
    );
\sig_data_reg_out[226]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(226),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(226),
      O => sig_data_skid_mux_out(226)
    );
\sig_data_reg_out[227]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(227),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(227),
      O => sig_data_skid_mux_out(227)
    );
\sig_data_reg_out[228]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(228),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(228),
      O => sig_data_skid_mux_out(228)
    );
\sig_data_reg_out[229]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(229),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(229),
      O => sig_data_skid_mux_out(229)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[230]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(230),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(230),
      O => sig_data_skid_mux_out(230)
    );
\sig_data_reg_out[231]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(231),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(231),
      O => sig_data_skid_mux_out(231)
    );
\sig_data_reg_out[232]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(232),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(232),
      O => sig_data_skid_mux_out(232)
    );
\sig_data_reg_out[233]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(233),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(233),
      O => sig_data_skid_mux_out(233)
    );
\sig_data_reg_out[234]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(234),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(234),
      O => sig_data_skid_mux_out(234)
    );
\sig_data_reg_out[235]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(235),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(235),
      O => sig_data_skid_mux_out(235)
    );
\sig_data_reg_out[236]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(236),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(236),
      O => sig_data_skid_mux_out(236)
    );
\sig_data_reg_out[237]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(237),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(237),
      O => sig_data_skid_mux_out(237)
    );
\sig_data_reg_out[238]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(238),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(238),
      O => sig_data_skid_mux_out(238)
    );
\sig_data_reg_out[239]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(239),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(239),
      O => sig_data_skid_mux_out(239)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[240]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(240),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(240),
      O => sig_data_skid_mux_out(240)
    );
\sig_data_reg_out[241]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(241),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(241),
      O => sig_data_skid_mux_out(241)
    );
\sig_data_reg_out[242]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(242),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(242),
      O => sig_data_skid_mux_out(242)
    );
\sig_data_reg_out[243]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(243),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(243),
      O => sig_data_skid_mux_out(243)
    );
\sig_data_reg_out[244]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(244),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(244),
      O => sig_data_skid_mux_out(244)
    );
\sig_data_reg_out[245]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(245),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(245),
      O => sig_data_skid_mux_out(245)
    );
\sig_data_reg_out[246]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(246),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(246),
      O => sig_data_skid_mux_out(246)
    );
\sig_data_reg_out[247]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(247),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(247),
      O => sig_data_skid_mux_out(247)
    );
\sig_data_reg_out[248]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(248),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(248),
      O => sig_data_skid_mux_out(248)
    );
\sig_data_reg_out[249]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(249),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(249),
      O => sig_data_skid_mux_out(249)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[250]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(250),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(250),
      O => sig_data_skid_mux_out(250)
    );
\sig_data_reg_out[251]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(251),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(251),
      O => sig_data_skid_mux_out(251)
    );
\sig_data_reg_out[252]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(252),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(252),
      O => sig_data_skid_mux_out(252)
    );
\sig_data_reg_out[253]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(253),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(253),
      O => sig_data_skid_mux_out(253)
    );
\sig_data_reg_out[254]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(254),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(254),
      O => sig_data_skid_mux_out(254)
    );
\sig_data_reg_out[255]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[255]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(255),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(255),
      O => sig_data_skid_mux_out(255)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => m_axi_rdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => \<const0>\
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axi_wdata(100),
      R => \<const0>\
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axi_wdata(101),
      R => \<const0>\
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axi_wdata(102),
      R => \<const0>\
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axi_wdata(103),
      R => \<const0>\
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axi_wdata(104),
      R => \<const0>\
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axi_wdata(105),
      R => \<const0>\
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axi_wdata(106),
      R => \<const0>\
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axi_wdata(107),
      R => \<const0>\
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axi_wdata(108),
      R => \<const0>\
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axi_wdata(109),
      R => \<const0>\
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => \<const0>\
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axi_wdata(110),
      R => \<const0>\
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axi_wdata(111),
      R => \<const0>\
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axi_wdata(112),
      R => \<const0>\
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axi_wdata(113),
      R => \<const0>\
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axi_wdata(114),
      R => \<const0>\
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axi_wdata(115),
      R => \<const0>\
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axi_wdata(116),
      R => \<const0>\
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axi_wdata(117),
      R => \<const0>\
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axi_wdata(118),
      R => \<const0>\
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axi_wdata(119),
      R => \<const0>\
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => \<const0>\
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axi_wdata(120),
      R => \<const0>\
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axi_wdata(121),
      R => \<const0>\
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axi_wdata(122),
      R => \<const0>\
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axi_wdata(123),
      R => \<const0>\
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axi_wdata(124),
      R => \<const0>\
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axi_wdata(125),
      R => \<const0>\
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axi_wdata(126),
      R => \<const0>\
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axi_wdata(127),
      R => \<const0>\
    );
\sig_data_reg_out_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(128),
      Q => m_axi_wdata(128),
      R => \<const0>\
    );
\sig_data_reg_out_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(129),
      Q => m_axi_wdata(129),
      R => \<const0>\
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => \<const0>\
    );
\sig_data_reg_out_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(130),
      Q => m_axi_wdata(130),
      R => \<const0>\
    );
\sig_data_reg_out_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(131),
      Q => m_axi_wdata(131),
      R => \<const0>\
    );
\sig_data_reg_out_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(132),
      Q => m_axi_wdata(132),
      R => \<const0>\
    );
\sig_data_reg_out_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(133),
      Q => m_axi_wdata(133),
      R => \<const0>\
    );
\sig_data_reg_out_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(134),
      Q => m_axi_wdata(134),
      R => \<const0>\
    );
\sig_data_reg_out_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(135),
      Q => m_axi_wdata(135),
      R => \<const0>\
    );
\sig_data_reg_out_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(136),
      Q => m_axi_wdata(136),
      R => \<const0>\
    );
\sig_data_reg_out_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(137),
      Q => m_axi_wdata(137),
      R => \<const0>\
    );
\sig_data_reg_out_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(138),
      Q => m_axi_wdata(138),
      R => \<const0>\
    );
\sig_data_reg_out_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(139),
      Q => m_axi_wdata(139),
      R => \<const0>\
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => \<const0>\
    );
\sig_data_reg_out_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(140),
      Q => m_axi_wdata(140),
      R => \<const0>\
    );
\sig_data_reg_out_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(141),
      Q => m_axi_wdata(141),
      R => \<const0>\
    );
\sig_data_reg_out_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(142),
      Q => m_axi_wdata(142),
      R => \<const0>\
    );
\sig_data_reg_out_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(143),
      Q => m_axi_wdata(143),
      R => \<const0>\
    );
\sig_data_reg_out_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(144),
      Q => m_axi_wdata(144),
      R => \<const0>\
    );
\sig_data_reg_out_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(145),
      Q => m_axi_wdata(145),
      R => \<const0>\
    );
\sig_data_reg_out_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(146),
      Q => m_axi_wdata(146),
      R => \<const0>\
    );
\sig_data_reg_out_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(147),
      Q => m_axi_wdata(147),
      R => \<const0>\
    );
\sig_data_reg_out_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(148),
      Q => m_axi_wdata(148),
      R => \<const0>\
    );
\sig_data_reg_out_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(149),
      Q => m_axi_wdata(149),
      R => \<const0>\
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => \<const0>\
    );
\sig_data_reg_out_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(150),
      Q => m_axi_wdata(150),
      R => \<const0>\
    );
\sig_data_reg_out_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(151),
      Q => m_axi_wdata(151),
      R => \<const0>\
    );
\sig_data_reg_out_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(152),
      Q => m_axi_wdata(152),
      R => \<const0>\
    );
\sig_data_reg_out_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(153),
      Q => m_axi_wdata(153),
      R => \<const0>\
    );
\sig_data_reg_out_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(154),
      Q => m_axi_wdata(154),
      R => \<const0>\
    );
\sig_data_reg_out_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(155),
      Q => m_axi_wdata(155),
      R => \<const0>\
    );
\sig_data_reg_out_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(156),
      Q => m_axi_wdata(156),
      R => \<const0>\
    );
\sig_data_reg_out_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(157),
      Q => m_axi_wdata(157),
      R => \<const0>\
    );
\sig_data_reg_out_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(158),
      Q => m_axi_wdata(158),
      R => \<const0>\
    );
\sig_data_reg_out_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(159),
      Q => m_axi_wdata(159),
      R => \<const0>\
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => \<const0>\
    );
\sig_data_reg_out_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(160),
      Q => m_axi_wdata(160),
      R => \<const0>\
    );
\sig_data_reg_out_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(161),
      Q => m_axi_wdata(161),
      R => \<const0>\
    );
\sig_data_reg_out_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(162),
      Q => m_axi_wdata(162),
      R => \<const0>\
    );
\sig_data_reg_out_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(163),
      Q => m_axi_wdata(163),
      R => \<const0>\
    );
\sig_data_reg_out_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(164),
      Q => m_axi_wdata(164),
      R => \<const0>\
    );
\sig_data_reg_out_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(165),
      Q => m_axi_wdata(165),
      R => \<const0>\
    );
\sig_data_reg_out_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(166),
      Q => m_axi_wdata(166),
      R => \<const0>\
    );
\sig_data_reg_out_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(167),
      Q => m_axi_wdata(167),
      R => \<const0>\
    );
\sig_data_reg_out_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(168),
      Q => m_axi_wdata(168),
      R => \<const0>\
    );
\sig_data_reg_out_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(169),
      Q => m_axi_wdata(169),
      R => \<const0>\
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => \<const0>\
    );
\sig_data_reg_out_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(170),
      Q => m_axi_wdata(170),
      R => \<const0>\
    );
\sig_data_reg_out_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(171),
      Q => m_axi_wdata(171),
      R => \<const0>\
    );
\sig_data_reg_out_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(172),
      Q => m_axi_wdata(172),
      R => \<const0>\
    );
\sig_data_reg_out_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(173),
      Q => m_axi_wdata(173),
      R => \<const0>\
    );
\sig_data_reg_out_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(174),
      Q => m_axi_wdata(174),
      R => \<const0>\
    );
\sig_data_reg_out_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(175),
      Q => m_axi_wdata(175),
      R => \<const0>\
    );
\sig_data_reg_out_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(176),
      Q => m_axi_wdata(176),
      R => \<const0>\
    );
\sig_data_reg_out_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(177),
      Q => m_axi_wdata(177),
      R => \<const0>\
    );
\sig_data_reg_out_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(178),
      Q => m_axi_wdata(178),
      R => \<const0>\
    );
\sig_data_reg_out_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(179),
      Q => m_axi_wdata(179),
      R => \<const0>\
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => \<const0>\
    );
\sig_data_reg_out_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(180),
      Q => m_axi_wdata(180),
      R => \<const0>\
    );
\sig_data_reg_out_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(181),
      Q => m_axi_wdata(181),
      R => \<const0>\
    );
\sig_data_reg_out_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(182),
      Q => m_axi_wdata(182),
      R => \<const0>\
    );
\sig_data_reg_out_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(183),
      Q => m_axi_wdata(183),
      R => \<const0>\
    );
\sig_data_reg_out_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(184),
      Q => m_axi_wdata(184),
      R => \<const0>\
    );
\sig_data_reg_out_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(185),
      Q => m_axi_wdata(185),
      R => \<const0>\
    );
\sig_data_reg_out_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(186),
      Q => m_axi_wdata(186),
      R => \<const0>\
    );
\sig_data_reg_out_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(187),
      Q => m_axi_wdata(187),
      R => \<const0>\
    );
\sig_data_reg_out_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(188),
      Q => m_axi_wdata(188),
      R => \<const0>\
    );
\sig_data_reg_out_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(189),
      Q => m_axi_wdata(189),
      R => \<const0>\
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => \<const0>\
    );
\sig_data_reg_out_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(190),
      Q => m_axi_wdata(190),
      R => \<const0>\
    );
\sig_data_reg_out_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(191),
      Q => m_axi_wdata(191),
      R => \<const0>\
    );
\sig_data_reg_out_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(192),
      Q => m_axi_wdata(192),
      R => \<const0>\
    );
\sig_data_reg_out_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(193),
      Q => m_axi_wdata(193),
      R => \<const0>\
    );
\sig_data_reg_out_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(194),
      Q => m_axi_wdata(194),
      R => \<const0>\
    );
\sig_data_reg_out_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(195),
      Q => m_axi_wdata(195),
      R => \<const0>\
    );
\sig_data_reg_out_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(196),
      Q => m_axi_wdata(196),
      R => \<const0>\
    );
\sig_data_reg_out_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(197),
      Q => m_axi_wdata(197),
      R => \<const0>\
    );
\sig_data_reg_out_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(198),
      Q => m_axi_wdata(198),
      R => \<const0>\
    );
\sig_data_reg_out_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(199),
      Q => m_axi_wdata(199),
      R => \<const0>\
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => \<const0>\
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => \<const0>\
    );
\sig_data_reg_out_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(200),
      Q => m_axi_wdata(200),
      R => \<const0>\
    );
\sig_data_reg_out_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(201),
      Q => m_axi_wdata(201),
      R => \<const0>\
    );
\sig_data_reg_out_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(202),
      Q => m_axi_wdata(202),
      R => \<const0>\
    );
\sig_data_reg_out_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(203),
      Q => m_axi_wdata(203),
      R => \<const0>\
    );
\sig_data_reg_out_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(204),
      Q => m_axi_wdata(204),
      R => \<const0>\
    );
\sig_data_reg_out_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(205),
      Q => m_axi_wdata(205),
      R => \<const0>\
    );
\sig_data_reg_out_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(206),
      Q => m_axi_wdata(206),
      R => \<const0>\
    );
\sig_data_reg_out_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(207),
      Q => m_axi_wdata(207),
      R => \<const0>\
    );
\sig_data_reg_out_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(208),
      Q => m_axi_wdata(208),
      R => \<const0>\
    );
\sig_data_reg_out_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(209),
      Q => m_axi_wdata(209),
      R => \<const0>\
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => \<const0>\
    );
\sig_data_reg_out_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(210),
      Q => m_axi_wdata(210),
      R => \<const0>\
    );
\sig_data_reg_out_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(211),
      Q => m_axi_wdata(211),
      R => \<const0>\
    );
\sig_data_reg_out_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(212),
      Q => m_axi_wdata(212),
      R => \<const0>\
    );
\sig_data_reg_out_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(213),
      Q => m_axi_wdata(213),
      R => \<const0>\
    );
\sig_data_reg_out_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(214),
      Q => m_axi_wdata(214),
      R => \<const0>\
    );
\sig_data_reg_out_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(215),
      Q => m_axi_wdata(215),
      R => \<const0>\
    );
\sig_data_reg_out_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(216),
      Q => m_axi_wdata(216),
      R => \<const0>\
    );
\sig_data_reg_out_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(217),
      Q => m_axi_wdata(217),
      R => \<const0>\
    );
\sig_data_reg_out_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(218),
      Q => m_axi_wdata(218),
      R => \<const0>\
    );
\sig_data_reg_out_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(219),
      Q => m_axi_wdata(219),
      R => \<const0>\
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => \<const0>\
    );
\sig_data_reg_out_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(220),
      Q => m_axi_wdata(220),
      R => \<const0>\
    );
\sig_data_reg_out_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(221),
      Q => m_axi_wdata(221),
      R => \<const0>\
    );
\sig_data_reg_out_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(222),
      Q => m_axi_wdata(222),
      R => \<const0>\
    );
\sig_data_reg_out_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(223),
      Q => m_axi_wdata(223),
      R => \<const0>\
    );
\sig_data_reg_out_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(224),
      Q => m_axi_wdata(224),
      R => \<const0>\
    );
\sig_data_reg_out_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(225),
      Q => m_axi_wdata(225),
      R => \<const0>\
    );
\sig_data_reg_out_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(226),
      Q => m_axi_wdata(226),
      R => \<const0>\
    );
\sig_data_reg_out_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(227),
      Q => m_axi_wdata(227),
      R => \<const0>\
    );
\sig_data_reg_out_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(228),
      Q => m_axi_wdata(228),
      R => \<const0>\
    );
\sig_data_reg_out_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(229),
      Q => m_axi_wdata(229),
      R => \<const0>\
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => \<const0>\
    );
\sig_data_reg_out_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(230),
      Q => m_axi_wdata(230),
      R => \<const0>\
    );
\sig_data_reg_out_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(231),
      Q => m_axi_wdata(231),
      R => \<const0>\
    );
\sig_data_reg_out_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(232),
      Q => m_axi_wdata(232),
      R => \<const0>\
    );
\sig_data_reg_out_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(233),
      Q => m_axi_wdata(233),
      R => \<const0>\
    );
\sig_data_reg_out_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(234),
      Q => m_axi_wdata(234),
      R => \<const0>\
    );
\sig_data_reg_out_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(235),
      Q => m_axi_wdata(235),
      R => \<const0>\
    );
\sig_data_reg_out_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(236),
      Q => m_axi_wdata(236),
      R => \<const0>\
    );
\sig_data_reg_out_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(237),
      Q => m_axi_wdata(237),
      R => \<const0>\
    );
\sig_data_reg_out_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(238),
      Q => m_axi_wdata(238),
      R => \<const0>\
    );
\sig_data_reg_out_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(239),
      Q => m_axi_wdata(239),
      R => \<const0>\
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => \<const0>\
    );
\sig_data_reg_out_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(240),
      Q => m_axi_wdata(240),
      R => \<const0>\
    );
\sig_data_reg_out_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(241),
      Q => m_axi_wdata(241),
      R => \<const0>\
    );
\sig_data_reg_out_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(242),
      Q => m_axi_wdata(242),
      R => \<const0>\
    );
\sig_data_reg_out_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(243),
      Q => m_axi_wdata(243),
      R => \<const0>\
    );
\sig_data_reg_out_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(244),
      Q => m_axi_wdata(244),
      R => \<const0>\
    );
\sig_data_reg_out_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(245),
      Q => m_axi_wdata(245),
      R => \<const0>\
    );
\sig_data_reg_out_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(246),
      Q => m_axi_wdata(246),
      R => \<const0>\
    );
\sig_data_reg_out_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(247),
      Q => m_axi_wdata(247),
      R => \<const0>\
    );
\sig_data_reg_out_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(248),
      Q => m_axi_wdata(248),
      R => \<const0>\
    );
\sig_data_reg_out_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(249),
      Q => m_axi_wdata(249),
      R => \<const0>\
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => \<const0>\
    );
\sig_data_reg_out_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(250),
      Q => m_axi_wdata(250),
      R => \<const0>\
    );
\sig_data_reg_out_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(251),
      Q => m_axi_wdata(251),
      R => \<const0>\
    );
\sig_data_reg_out_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(252),
      Q => m_axi_wdata(252),
      R => \<const0>\
    );
\sig_data_reg_out_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(253),
      Q => m_axi_wdata(253),
      R => \<const0>\
    );
\sig_data_reg_out_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(254),
      Q => m_axi_wdata(254),
      R => \<const0>\
    );
\sig_data_reg_out_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(255),
      Q => m_axi_wdata(255),
      R => \<const0>\
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => \<const0>\
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => \<const0>\
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => \<const0>\
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => \<const0>\
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => \<const0>\
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => \<const0>\
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => \<const0>\
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => \<const0>\
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_wdata(32),
      R => \<const0>\
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_wdata(33),
      R => \<const0>\
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_wdata(34),
      R => \<const0>\
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_wdata(35),
      R => \<const0>\
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_wdata(36),
      R => \<const0>\
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_wdata(37),
      R => \<const0>\
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_wdata(38),
      R => \<const0>\
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_wdata(39),
      R => \<const0>\
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => \<const0>\
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_wdata(40),
      R => \<const0>\
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_wdata(41),
      R => \<const0>\
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_wdata(42),
      R => \<const0>\
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_wdata(43),
      R => \<const0>\
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_wdata(44),
      R => \<const0>\
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_wdata(45),
      R => \<const0>\
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_wdata(46),
      R => \<const0>\
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_wdata(47),
      R => \<const0>\
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_wdata(48),
      R => \<const0>\
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_wdata(49),
      R => \<const0>\
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => \<const0>\
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_wdata(50),
      R => \<const0>\
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_wdata(51),
      R => \<const0>\
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_wdata(52),
      R => \<const0>\
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_wdata(53),
      R => \<const0>\
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_wdata(54),
      R => \<const0>\
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_wdata(55),
      R => \<const0>\
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_wdata(56),
      R => \<const0>\
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_wdata(57),
      R => \<const0>\
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_wdata(58),
      R => \<const0>\
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_wdata(59),
      R => \<const0>\
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => \<const0>\
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_wdata(60),
      R => \<const0>\
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_wdata(61),
      R => \<const0>\
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_wdata(62),
      R => \<const0>\
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_wdata(63),
      R => \<const0>\
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axi_wdata(64),
      R => \<const0>\
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axi_wdata(65),
      R => \<const0>\
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axi_wdata(66),
      R => \<const0>\
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axi_wdata(67),
      R => \<const0>\
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axi_wdata(68),
      R => \<const0>\
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axi_wdata(69),
      R => \<const0>\
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => \<const0>\
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axi_wdata(70),
      R => \<const0>\
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axi_wdata(71),
      R => \<const0>\
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axi_wdata(72),
      R => \<const0>\
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axi_wdata(73),
      R => \<const0>\
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axi_wdata(74),
      R => \<const0>\
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axi_wdata(75),
      R => \<const0>\
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axi_wdata(76),
      R => \<const0>\
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axi_wdata(77),
      R => \<const0>\
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axi_wdata(78),
      R => \<const0>\
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axi_wdata(79),
      R => \<const0>\
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => \<const0>\
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axi_wdata(80),
      R => \<const0>\
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axi_wdata(81),
      R => \<const0>\
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axi_wdata(82),
      R => \<const0>\
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axi_wdata(83),
      R => \<const0>\
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axi_wdata(84),
      R => \<const0>\
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axi_wdata(85),
      R => \<const0>\
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axi_wdata(86),
      R => \<const0>\
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axi_wdata(87),
      R => \<const0>\
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axi_wdata(88),
      R => \<const0>\
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axi_wdata(89),
      R => \<const0>\
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => \<const0>\
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axi_wdata(90),
      R => \<const0>\
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axi_wdata(91),
      R => \<const0>\
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axi_wdata(92),
      R => \<const0>\
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axi_wdata(93),
      R => \<const0>\
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axi_wdata(94),
      R => \<const0>\
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axi_wdata(95),
      R => \<const0>\
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axi_wdata(96),
      R => \<const0>\
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axi_wdata(97),
      R => \<const0>\
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axi_wdata(98),
      R => \<const0>\
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axi_wdata(99),
      R => \<const0>\
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(0),
      Q => sig_data_skid_reg(0),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(100),
      Q => sig_data_skid_reg(100),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(101),
      Q => sig_data_skid_reg(101),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(102),
      Q => sig_data_skid_reg(102),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(103),
      Q => sig_data_skid_reg(103),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(104),
      Q => sig_data_skid_reg(104),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(105),
      Q => sig_data_skid_reg(105),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(106),
      Q => sig_data_skid_reg(106),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(107),
      Q => sig_data_skid_reg(107),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(108),
      Q => sig_data_skid_reg(108),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(109),
      Q => sig_data_skid_reg(109),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(10),
      Q => sig_data_skid_reg(10),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(110),
      Q => sig_data_skid_reg(110),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(111),
      Q => sig_data_skid_reg(111),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(112),
      Q => sig_data_skid_reg(112),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(113),
      Q => sig_data_skid_reg(113),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(114),
      Q => sig_data_skid_reg(114),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(115),
      Q => sig_data_skid_reg(115),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(116),
      Q => sig_data_skid_reg(116),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(117),
      Q => sig_data_skid_reg(117),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(118),
      Q => sig_data_skid_reg(118),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(119),
      Q => sig_data_skid_reg(119),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(11),
      Q => sig_data_skid_reg(11),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(120),
      Q => sig_data_skid_reg(120),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(121),
      Q => sig_data_skid_reg(121),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(122),
      Q => sig_data_skid_reg(122),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(123),
      Q => sig_data_skid_reg(123),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(124),
      Q => sig_data_skid_reg(124),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(125),
      Q => sig_data_skid_reg(125),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(126),
      Q => sig_data_skid_reg(126),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(127),
      Q => sig_data_skid_reg(127),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(128),
      Q => sig_data_skid_reg(128),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(129),
      Q => sig_data_skid_reg(129),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(12),
      Q => sig_data_skid_reg(12),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(130),
      Q => sig_data_skid_reg(130),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(131),
      Q => sig_data_skid_reg(131),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(132),
      Q => sig_data_skid_reg(132),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(133),
      Q => sig_data_skid_reg(133),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(134),
      Q => sig_data_skid_reg(134),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(135),
      Q => sig_data_skid_reg(135),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(136),
      Q => sig_data_skid_reg(136),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(137),
      Q => sig_data_skid_reg(137),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(138),
      Q => sig_data_skid_reg(138),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(139),
      Q => sig_data_skid_reg(139),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(13),
      Q => sig_data_skid_reg(13),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(140),
      Q => sig_data_skid_reg(140),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(141),
      Q => sig_data_skid_reg(141),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(142),
      Q => sig_data_skid_reg(142),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(143),
      Q => sig_data_skid_reg(143),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(144),
      Q => sig_data_skid_reg(144),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(145),
      Q => sig_data_skid_reg(145),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(146),
      Q => sig_data_skid_reg(146),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(147),
      Q => sig_data_skid_reg(147),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(148),
      Q => sig_data_skid_reg(148),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(149),
      Q => sig_data_skid_reg(149),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(14),
      Q => sig_data_skid_reg(14),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(150),
      Q => sig_data_skid_reg(150),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(151),
      Q => sig_data_skid_reg(151),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(152),
      Q => sig_data_skid_reg(152),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(153),
      Q => sig_data_skid_reg(153),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(154),
      Q => sig_data_skid_reg(154),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(155),
      Q => sig_data_skid_reg(155),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(156),
      Q => sig_data_skid_reg(156),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(157),
      Q => sig_data_skid_reg(157),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(158),
      Q => sig_data_skid_reg(158),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(159),
      Q => sig_data_skid_reg(159),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(15),
      Q => sig_data_skid_reg(15),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(160),
      Q => sig_data_skid_reg(160),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(161),
      Q => sig_data_skid_reg(161),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(162),
      Q => sig_data_skid_reg(162),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(163),
      Q => sig_data_skid_reg(163),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(164),
      Q => sig_data_skid_reg(164),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(165),
      Q => sig_data_skid_reg(165),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(166),
      Q => sig_data_skid_reg(166),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(167),
      Q => sig_data_skid_reg(167),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(168),
      Q => sig_data_skid_reg(168),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(169),
      Q => sig_data_skid_reg(169),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(16),
      Q => sig_data_skid_reg(16),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(170),
      Q => sig_data_skid_reg(170),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(171),
      Q => sig_data_skid_reg(171),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(172),
      Q => sig_data_skid_reg(172),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(173),
      Q => sig_data_skid_reg(173),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(174),
      Q => sig_data_skid_reg(174),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(175),
      Q => sig_data_skid_reg(175),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(176),
      Q => sig_data_skid_reg(176),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(177),
      Q => sig_data_skid_reg(177),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(178),
      Q => sig_data_skid_reg(178),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(179),
      Q => sig_data_skid_reg(179),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(17),
      Q => sig_data_skid_reg(17),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(180),
      Q => sig_data_skid_reg(180),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(181),
      Q => sig_data_skid_reg(181),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(182),
      Q => sig_data_skid_reg(182),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(183),
      Q => sig_data_skid_reg(183),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(184),
      Q => sig_data_skid_reg(184),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(185),
      Q => sig_data_skid_reg(185),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(186),
      Q => sig_data_skid_reg(186),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(187),
      Q => sig_data_skid_reg(187),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(188),
      Q => sig_data_skid_reg(188),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(189),
      Q => sig_data_skid_reg(189),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(18),
      Q => sig_data_skid_reg(18),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(190),
      Q => sig_data_skid_reg(190),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(191),
      Q => sig_data_skid_reg(191),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(192),
      Q => sig_data_skid_reg(192),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(193),
      Q => sig_data_skid_reg(193),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(194),
      Q => sig_data_skid_reg(194),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(195),
      Q => sig_data_skid_reg(195),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(196),
      Q => sig_data_skid_reg(196),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(197),
      Q => sig_data_skid_reg(197),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(198),
      Q => sig_data_skid_reg(198),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(199),
      Q => sig_data_skid_reg(199),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(19),
      Q => sig_data_skid_reg(19),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(1),
      Q => sig_data_skid_reg(1),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(200),
      Q => sig_data_skid_reg(200),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(201),
      Q => sig_data_skid_reg(201),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(202),
      Q => sig_data_skid_reg(202),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(203),
      Q => sig_data_skid_reg(203),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(204),
      Q => sig_data_skid_reg(204),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(205),
      Q => sig_data_skid_reg(205),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(206),
      Q => sig_data_skid_reg(206),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(207),
      Q => sig_data_skid_reg(207),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(208),
      Q => sig_data_skid_reg(208),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(209),
      Q => sig_data_skid_reg(209),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(20),
      Q => sig_data_skid_reg(20),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(210),
      Q => sig_data_skid_reg(210),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(211),
      Q => sig_data_skid_reg(211),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(212),
      Q => sig_data_skid_reg(212),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(213),
      Q => sig_data_skid_reg(213),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(214),
      Q => sig_data_skid_reg(214),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(215),
      Q => sig_data_skid_reg(215),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(216),
      Q => sig_data_skid_reg(216),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(217),
      Q => sig_data_skid_reg(217),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(218),
      Q => sig_data_skid_reg(218),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(219),
      Q => sig_data_skid_reg(219),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(21),
      Q => sig_data_skid_reg(21),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(220),
      Q => sig_data_skid_reg(220),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(221),
      Q => sig_data_skid_reg(221),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(222),
      Q => sig_data_skid_reg(222),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(223),
      Q => sig_data_skid_reg(223),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(224),
      Q => sig_data_skid_reg(224),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(225),
      Q => sig_data_skid_reg(225),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(226),
      Q => sig_data_skid_reg(226),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(227),
      Q => sig_data_skid_reg(227),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(228),
      Q => sig_data_skid_reg(228),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(229),
      Q => sig_data_skid_reg(229),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(22),
      Q => sig_data_skid_reg(22),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(230),
      Q => sig_data_skid_reg(230),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(231),
      Q => sig_data_skid_reg(231),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(232),
      Q => sig_data_skid_reg(232),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(233),
      Q => sig_data_skid_reg(233),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(234),
      Q => sig_data_skid_reg(234),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(235),
      Q => sig_data_skid_reg(235),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(236),
      Q => sig_data_skid_reg(236),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(237),
      Q => sig_data_skid_reg(237),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(238),
      Q => sig_data_skid_reg(238),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(239),
      Q => sig_data_skid_reg(239),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(23),
      Q => sig_data_skid_reg(23),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(240),
      Q => sig_data_skid_reg(240),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(241),
      Q => sig_data_skid_reg(241),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(242),
      Q => sig_data_skid_reg(242),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(243),
      Q => sig_data_skid_reg(243),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(244),
      Q => sig_data_skid_reg(244),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(245),
      Q => sig_data_skid_reg(245),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(246),
      Q => sig_data_skid_reg(246),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(247),
      Q => sig_data_skid_reg(247),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(248),
      Q => sig_data_skid_reg(248),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(249),
      Q => sig_data_skid_reg(249),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(24),
      Q => sig_data_skid_reg(24),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(250),
      Q => sig_data_skid_reg(250),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(251),
      Q => sig_data_skid_reg(251),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(252),
      Q => sig_data_skid_reg(252),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(253),
      Q => sig_data_skid_reg(253),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(254),
      Q => sig_data_skid_reg(254),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(255),
      Q => sig_data_skid_reg(255),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(25),
      Q => sig_data_skid_reg(25),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(26),
      Q => sig_data_skid_reg(26),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(27),
      Q => sig_data_skid_reg(27),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(28),
      Q => sig_data_skid_reg(28),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(29),
      Q => sig_data_skid_reg(29),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(2),
      Q => sig_data_skid_reg(2),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(30),
      Q => sig_data_skid_reg(30),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(31),
      Q => sig_data_skid_reg(31),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(32),
      Q => sig_data_skid_reg(32),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(33),
      Q => sig_data_skid_reg(33),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(34),
      Q => sig_data_skid_reg(34),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(35),
      Q => sig_data_skid_reg(35),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(36),
      Q => sig_data_skid_reg(36),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(37),
      Q => sig_data_skid_reg(37),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(38),
      Q => sig_data_skid_reg(38),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(39),
      Q => sig_data_skid_reg(39),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(3),
      Q => sig_data_skid_reg(3),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(40),
      Q => sig_data_skid_reg(40),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(41),
      Q => sig_data_skid_reg(41),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(42),
      Q => sig_data_skid_reg(42),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(43),
      Q => sig_data_skid_reg(43),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(44),
      Q => sig_data_skid_reg(44),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(45),
      Q => sig_data_skid_reg(45),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(46),
      Q => sig_data_skid_reg(46),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(47),
      Q => sig_data_skid_reg(47),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(48),
      Q => sig_data_skid_reg(48),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(49),
      Q => sig_data_skid_reg(49),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(4),
      Q => sig_data_skid_reg(4),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(50),
      Q => sig_data_skid_reg(50),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(51),
      Q => sig_data_skid_reg(51),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(52),
      Q => sig_data_skid_reg(52),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(53),
      Q => sig_data_skid_reg(53),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(54),
      Q => sig_data_skid_reg(54),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(55),
      Q => sig_data_skid_reg(55),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(56),
      Q => sig_data_skid_reg(56),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(57),
      Q => sig_data_skid_reg(57),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(58),
      Q => sig_data_skid_reg(58),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(59),
      Q => sig_data_skid_reg(59),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(5),
      Q => sig_data_skid_reg(5),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(60),
      Q => sig_data_skid_reg(60),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(61),
      Q => sig_data_skid_reg(61),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(62),
      Q => sig_data_skid_reg(62),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(63),
      Q => sig_data_skid_reg(63),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(64),
      Q => sig_data_skid_reg(64),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(65),
      Q => sig_data_skid_reg(65),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(66),
      Q => sig_data_skid_reg(66),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(67),
      Q => sig_data_skid_reg(67),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(68),
      Q => sig_data_skid_reg(68),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(69),
      Q => sig_data_skid_reg(69),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(6),
      Q => sig_data_skid_reg(6),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(70),
      Q => sig_data_skid_reg(70),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(71),
      Q => sig_data_skid_reg(71),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(72),
      Q => sig_data_skid_reg(72),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(73),
      Q => sig_data_skid_reg(73),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(74),
      Q => sig_data_skid_reg(74),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(75),
      Q => sig_data_skid_reg(75),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(76),
      Q => sig_data_skid_reg(76),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(77),
      Q => sig_data_skid_reg(77),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(78),
      Q => sig_data_skid_reg(78),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(79),
      Q => sig_data_skid_reg(79),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(7),
      Q => sig_data_skid_reg(7),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(80),
      Q => sig_data_skid_reg(80),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(81),
      Q => sig_data_skid_reg(81),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(82),
      Q => sig_data_skid_reg(82),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(83),
      Q => sig_data_skid_reg(83),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(84),
      Q => sig_data_skid_reg(84),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(85),
      Q => sig_data_skid_reg(85),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(86),
      Q => sig_data_skid_reg(86),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(87),
      Q => sig_data_skid_reg(87),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(88),
      Q => sig_data_skid_reg(88),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(89),
      Q => sig_data_skid_reg(89),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(8),
      Q => sig_data_skid_reg(8),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(90),
      Q => sig_data_skid_reg(90),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(91),
      Q => sig_data_skid_reg(91),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(92),
      Q => sig_data_skid_reg(92),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(93),
      Q => sig_data_skid_reg(93),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(94),
      Q => sig_data_skid_reg(94),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(95),
      Q => sig_data_skid_reg(95),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(96),
      Q => sig_data_skid_reg(96),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(97),
      Q => sig_data_skid_reg(97),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(98),
      Q => sig_data_skid_reg(98),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(99),
      Q => sig_data_skid_reg(99),
      R => \<const0>\
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(9),
      Q => sig_data_skid_reg(9),
      R => \<const0>\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
    port map (
      I0 => I2,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axi_wready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => I1,
      O => n_0_sig_m_valid_dup_i_1
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_dup,
      R => \<const0>\
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_m_valid_dup_i_1,
      Q => sig_m_valid_out,
      R => \<const0>\
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => I1,
      I2 => m_axi_wready,
      I3 => I2,
      I4 => sig_m_valid_dup,
      I5 => sig_s_ready_dup,
      O => n_0_sig_s_ready_dup_i_1
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_dup,
      R => \<const0>\
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_s_ready_dup_i_1,
      Q => sig_s_ready_out,
      R => \<const0>\
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(0),
      Q => m_axi_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(10),
      Q => m_axi_wstrb(10),
      R => SR(0)
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(11),
      Q => m_axi_wstrb(11),
      R => SR(0)
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(12),
      Q => m_axi_wstrb(12),
      R => SR(0)
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(13),
      Q => m_axi_wstrb(13),
      R => SR(0)
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(14),
      Q => m_axi_wstrb(14),
      R => SR(0)
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(15),
      Q => m_axi_wstrb(15),
      R => SR(0)
    );
\sig_strb_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(16),
      Q => m_axi_wstrb(16),
      R => SR(0)
    );
\sig_strb_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(17),
      Q => m_axi_wstrb(17),
      R => SR(0)
    );
\sig_strb_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(18),
      Q => m_axi_wstrb(18),
      R => SR(0)
    );
\sig_strb_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(19),
      Q => m_axi_wstrb(19),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(1),
      Q => m_axi_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(20),
      Q => m_axi_wstrb(20),
      R => SR(0)
    );
\sig_strb_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(21),
      Q => m_axi_wstrb(21),
      R => SR(0)
    );
\sig_strb_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(22),
      Q => m_axi_wstrb(22),
      R => SR(0)
    );
\sig_strb_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(23),
      Q => m_axi_wstrb(23),
      R => SR(0)
    );
\sig_strb_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(24),
      Q => m_axi_wstrb(24),
      R => SR(0)
    );
\sig_strb_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(25),
      Q => m_axi_wstrb(25),
      R => SR(0)
    );
\sig_strb_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(26),
      Q => m_axi_wstrb(26),
      R => SR(0)
    );
\sig_strb_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(27),
      Q => m_axi_wstrb(27),
      R => SR(0)
    );
\sig_strb_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(28),
      Q => m_axi_wstrb(28),
      R => SR(0)
    );
\sig_strb_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(29),
      Q => m_axi_wstrb(29),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(2),
      Q => m_axi_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(30),
      Q => m_axi_wstrb(30),
      R => SR(0)
    );
\sig_strb_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(31),
      Q => m_axi_wstrb(31),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(3),
      Q => m_axi_wstrb(3),
      R => SR(0)
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(4),
      Q => m_axi_wstrb(4),
      R => SR(0)
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(5),
      Q => m_axi_wstrb(5),
      R => SR(0)
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(6),
      Q => m_axi_wstrb(6),
      R => SR(0)
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(7),
      Q => m_axi_wstrb(7),
      R => SR(0)
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(8),
      Q => m_axi_wstrb(8),
      R => SR(0)
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => D(9),
      Q => m_axi_wstrb(9),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(10),
      Q => Q(10),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(11),
      Q => Q(11),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(12),
      Q => Q(12),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(13),
      Q => Q(13),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(14),
      Q => Q(14),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(15),
      Q => Q(15),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(16),
      Q => Q(16),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(17),
      Q => Q(17),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(18),
      Q => Q(18),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(19),
      Q => Q(19),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(20),
      Q => Q(20),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(21),
      Q => Q(21),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(22),
      Q => Q(22),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(23),
      Q => Q(23),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(24),
      Q => Q(24),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(25),
      Q => Q(25),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(26),
      Q => Q(26),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(27),
      Q => Q(27),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(28),
      Q => Q(28),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(29),
      Q => Q(29),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(30),
      Q => Q(30),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(31),
      Q => Q(31),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(3),
      Q => Q(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(4),
      Q => Q(4),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(5),
      Q => Q(5),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(6),
      Q => Q(6),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(7),
      Q => Q(7),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(8),
      Q => Q(8),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => I3(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0cntr_incr_decr_addn_f is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
end axi_cdma_0cntr_incr_decr_addn_f;

architecture STRUCTURE of axi_cdma_0cntr_incr_decr_addn_f is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_rd_empty\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  sig_rd_empty <= \^sig_rd_empty\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o3\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^sig_rd_empty\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^sig_rd_empty\,
      I1 => \^o3\,
      O => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
    port map (
      I0 => sig_next_sequential_reg,
      I1 => I5,
      I2 => \^o5\,
      I3 => sig_dqual_reg_empty,
      I4 => I6,
      O => \^o3\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FD0000"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => I9,
      I3 => I10,
      I4 => sig_skid2data_wready,
      I5 => I11,
      O => \^o5\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0cntr_incr_decr_addn_f_0 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0cntr_incr_decr_addn_f_0;

architecture STRUCTURE of axi_cdma_0cntr_incr_decr_addn_f_0 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_2 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair253";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => addr_i_p1(2),
      O => O4
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => I3,
      I3 => I2,
      I4 => I1,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => I3,
      I3 => I2,
      I4 => I1,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
    port map (
      I0 => \^o1\,
      I1 => I3,
      I2 => I2,
      I3 => I1,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => I3,
      I3 => \^o1\,
      O => E(0)
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => I3,
      I3 => \^o1\,
      O => S0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0cntr_incr_decr_addn_f_10 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0cntr_incr_decr_addn_f_10;

architecture STRUCTURE of axi_cdma_0cntr_incr_decr_addn_f_10 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair32";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
FIFO_Full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => addr_i_p1(1),
      I1 => addr_i_p1(0),
      I2 => I2,
      I3 => addr_i_p1(2),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o3\,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o2\,
      DI(0) => \^o3\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^o3\,
      I1 => I3,
      I2 => \^o1\,
      I3 => sig_halt_reg,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o2\,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^o2\,
      I1 => I3,
      I2 => \^o1\,
      I3 => sig_halt_reg,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o1\,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
    port map (
      I0 => I3,
      I1 => \^o1\,
      I2 => sig_halt_reg,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^o1\,
      I2 => I3,
      O => E(0)
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => \^o1\,
      I2 => I3,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0cntr_incr_decr_addn_f_6 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0cntr_incr_decr_addn_f_6 : entity is "cntr_incr_decr_addn_f";
end axi_cdma_0cntr_incr_decr_addn_f_6;

architecture STRUCTURE of axi_cdma_0cntr_incr_decr_addn_f_6 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^s0\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \^sig_push_dqual_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_2 : label is "soft_lutpair139";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  S0 <= \^s0\;
  sig_push_dqual_reg <= \^sig_push_dqual_reg\;
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I4,
      I1 => addr_i_p1(0),
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(2),
      O => O7
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o2\,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 1) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^o1\,
      DI(0) => \^o2\,
      O(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_O_UNCONNECTED\(3),
      O(2 downto 0) => addr_i_p1(2 downto 0),
      S(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => S,
      S(1) => S2_out,
      S(0) => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3C6"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o2\,
      I2 => \^o6\,
      I3 => sig_dqual_reg_empty,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => I9,
      I2 => sig_next_sequential_reg,
      I3 => I6,
      I4 => I10,
      O => \^o5\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
    port map (
      I0 => I13,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_rd_empty,
      I4 => sig_next_calc_error_reg,
      O => \^o6\
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o1\,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^s0\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => I1
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => sig_rd_empty,
      I1 => \^s0\,
      O => S
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_dqual_reg_empty,
      I2 => \^o6\,
      O => \^s0\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => Q(0),
      I1 => \^o6\,
      I2 => I8,
      I3 => Dout(0),
      O => D(0)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^s0\,
      I1 => I5,
      O => E(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
    port map (
      I0 => sig_first_dbeat,
      I1 => \^sig_push_dqual_reg\,
      I2 => I2,
      I3 => I4,
      I4 => I5,
      I5 => \^s0\,
      O => O4
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"35003F0035003000"
    )
    port map (
      I0 => I3,
      I1 => I2,
      I2 => \^s0\,
      I3 => I4,
      I4 => I5,
      I5 => I6,
      O => O3
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4044FFFF"
    )
    port map (
      I0 => I7,
      I1 => m_axi_rlast,
      I2 => \^o6\,
      I3 => I8,
      I4 => I4,
      O => SR(0)
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => sig_dqual_reg_empty,
      I2 => \^o6\,
      O => \^sig_push_dqual_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0cntr_incr_decr_addn_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Addr : out STD_LOGIC_VECTOR ( 0 to 2 );
    O2 : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \axi_cdma_0cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0cntr_incr_decr_addn_f__parameterized0\ is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^o1\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
begin
  Addr(0 to 2) <= \^addr\(0 to 2);
  O1 <= \^o1\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(0),
      I4 => addr_i_p1(3),
      O => O2
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^addr\(2),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^addr\(0),
      DI(1) => \^addr\(1),
      DI(0) => \^addr\(2),
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S,
      S(2) => S2_out,
      S(1) => S5_out,
      S(0) => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^addr\(2),
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^o1\,
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^addr\(1),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^addr\(1),
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^o1\,
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^addr\(0),
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
    port map (
      I0 => \^addr\(0),
      I1 => sig_coelsc_reg_empty,
      I2 => sig_rd_empty_0,
      I3 => \^o1\,
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => SR(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    S : out STD_LOGIC;
    S_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_empty_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1\ : entity is "cntr_incr_decr_addn_f";
end \axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1\;

architecture STRUCTURE of \axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal S8_out : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\ : STD_LOGIC;
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\ : label is "FDS";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\ : label is "FDS";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => addr_i_p1(2),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => addr_i_p1(1),
      I3 => addr_i_p1(0),
      I4 => addr_i_p1(3),
      O => O5
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(0),
      Q => \^o4\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3 downto 2) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I\,
      CO(0) => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I\,
      CYINIT => sig_wr_fifo,
      DI(3) => \NLW_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^o2\,
      DI(1) => \^o3\,
      DI(0) => \^o4\,
      O(3 downto 0) => addr_i_p1(3 downto 0),
      S(3) => S_0,
      S(2) => S2_out,
      S(1) => S5_out,
      S(0) => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9AAA9A9A"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => Dout(1),
      I4 => sig_rd_empty_0,
      I5 => Dout(0),
      O => S8_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(1),
      Q => \^o3\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9AAA9A9A"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => Dout(1),
      I4 => sig_rd_empty_0,
      I5 => Dout(0),
      O => S5_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(2),
      Q => \^o2\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A9A9AAA9A9A"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o1\,
      I2 => sig_coelsc_reg_empty,
      I3 => Dout(1),
      I4 => sig_rd_empty_0,
      I5 => Dout(0),
      O => S2_out
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => m_axi_aclk,
      CE => VCC_1,
      D => addr_i_p1(3),
      Q => \^o1\,
      S => SR(0)
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^o1\,
      I2 => sig_rd_empty_0,
      O => S
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0dynshreg_f is
  port (
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    p_12_out : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
end axi_cdma_0dynshreg_f;

architecture STRUCTURE of axi_cdma_0dynshreg_f is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(45 downto 0) <= \^dout\(45 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => p_12_out,
      I1 => O2,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(39),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const1>\,
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const1>\,
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(38),
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(37),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(40),
      Q => \^dout\(45)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(45),
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0dynshreg_f_11 is
  port (
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0dynshreg_f_11 : entity is "dynshreg_f";
end axi_cdma_0dynshreg_f_11;

architecture STRUCTURE of axi_cdma_0dynshreg_f_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(45 downto 0) <= \^dout\(45 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => O2,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(39),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const1>\,
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const1>\,
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(38),
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(37),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(36),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(35),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(34),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(33),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(32),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(31),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(30),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(29),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(28),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(27),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(26),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(25),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(24),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(23),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(22),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(21),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(20),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(19),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(18),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(17),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(16),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(15),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(14),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(13),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(12),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(11),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(10),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(9),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(8),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(7),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(6),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(5),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(4),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(3),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I2,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(40),
      Q => \^dout\(45)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(45),
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0dynshreg_f__parameterized0\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 68 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    O1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \axi_cdma_0dynshreg_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0dynshreg_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \n_0_sig_last_dbeat_i_5__0\ : STD_LOGIC;
  signal sig_fifo_next_len : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[77].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[77].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[78].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[78].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(68 downto 0) <= \^dout\(68 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => O1,
      I2 => I2,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(67),
      Q => \^dout\(61)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(66),
      Q => \^dout\(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(65),
      Q => \^dout\(59)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(64),
      Q => \^dout\(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(63),
      Q => \^dout\(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(62),
      Q => \^dout\(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(61),
      Q => \^dout\(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(60),
      Q => \^dout\(54)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(59),
      Q => \^dout\(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(58),
      Q => \^dout\(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(57),
      Q => \^dout\(51)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(56),
      Q => \^dout\(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(55),
      Q => \^dout\(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(54),
      Q => \^dout\(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(53),
      Q => \^dout\(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(52),
      Q => \^dout\(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(51),
      Q => \^dout\(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(50),
      Q => \^dout\(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(49),
      Q => \^dout\(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(48),
      Q => \^dout\(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(74),
      Q => \^dout\(68)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(47),
      Q => \^dout\(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(46),
      Q => \^dout\(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(45),
      Q => \^dout\(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(44),
      Q => \^dout\(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(43),
      Q => \^dout\(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(42),
      Q => \^dout\(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(41),
      Q => \^dout\(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(40),
      Q => \^dout\(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(39),
      Q => \^dout\(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(38),
      Q => \^dout\(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(73),
      Q => \^dout\(67)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(37),
      Q => \^dout\(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(36),
      Q => \^dout\(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(35),
      Q => \^dout\(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(34),
      Q => \^dout\(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(33),
      Q => \^dout\(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(32),
      Q => \^dout\(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(31),
      Q => \^dout\(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(30),
      Q => \^dout\(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(29),
      Q => \^dout\(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(28),
      Q => \^dout\(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(72),
      Q => \^dout\(66)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(27),
      Q => \^dout\(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(26),
      Q => \^dout\(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(25),
      Q => \^dout\(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(24),
      Q => \^dout\(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(23),
      Q => \^dout\(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(22),
      Q => \^dout\(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(21),
      Q => \^dout\(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(20),
      Q => \^dout\(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(19),
      Q => \^dout\(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(18),
      Q => \^dout\(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(71),
      Q => \^dout\(65)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(17),
      Q => \^dout\(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(16),
      Q => \^dout\(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(15),
      Q => \^dout\(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(14),
      Q => \^dout\(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(13),
      Q => \^dout\(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(12),
      Q => \^dout\(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(11),
      Q => \^dout\(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(10),
      Q => \^dout\(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(9),
      Q => \^dout\(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(8),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(7),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => sig_fifo_next_len(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(6),
      Q => sig_fifo_next_len(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(5),
      Q => sig_fifo_next_len(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(4),
      Q => sig_fifo_next_len(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(3),
      Q => sig_fifo_next_len(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(2),
      Q => sig_fifo_next_len(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[77].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(1),
      Q => sig_fifo_next_len(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[78].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(70),
      Q => \^dout\(64)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(69),
      Q => \^dout\(63)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I1,
      A1 => I3,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(68),
      Q => \^dout\(62)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => sig_fifo_next_len(1),
      I1 => S0,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(2),
      I1 => S0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => sig_fifo_next_len(3),
      I1 => S0,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
    port map (
      I0 => sig_fifo_next_len(4),
      I1 => S0,
      I2 => Q(3),
      I3 => I12,
      I4 => Q(4),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => sig_fifo_next_len(5),
      I1 => S0,
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => I12,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
    port map (
      I0 => sig_fifo_next_len(6),
      I1 => S0,
      I2 => Q(6),
      I3 => I11,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
    port map (
      I0 => sig_fifo_next_len(7),
      I1 => S0,
      I2 => Q(7),
      I3 => Q(6),
      I4 => I11,
      O => D(6)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => sig_fifo_next_len(2),
      I1 => sig_fifo_next_len(1),
      I2 => \n_0_sig_last_dbeat_i_5__0\,
      O => O2
    );
\sig_last_dbeat_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => sig_fifo_next_len(4),
      I1 => sig_fifo_next_len(3),
      I2 => \^dout\(0),
      I3 => sig_fifo_next_len(7),
      I4 => sig_fifo_next_len(5),
      I5 => sig_fifo_next_len(6),
      O => \n_0_sig_last_dbeat_i_5__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0dynshreg_f__parameterized1\ is
  port (
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \axi_cdma_0dynshreg_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0dynshreg_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair251";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => Dout(0),
      I1 => I1(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => O2
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
    port map (
      I0 => Dout(0),
      I1 => I1(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => O3
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => m_axi_bvalid,
      I1 => I2,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(2),
      A1 => Addr(1),
      A2 => Addr(0),
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => Addr(2),
      A1 => Addr(1),
      A2 => Addr(0),
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0dynshreg_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    S : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \axi_cdma_0dynshreg_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0dynshreg_f__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  Dout(2 downto 0) <= \^dout\(2 downto 0);
  O1 <= \^o1\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \^dout\(1),
      I1 => sig_rd_empty_0,
      I2 => \^dout\(2),
      I3 => sig_coelsc_reg_empty,
      I4 => I2,
      O => \^o1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^dout\(1),
      I1 => I4(0),
      I2 => \^dout\(2),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^dout\(0),
      O => O5
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => I3,
      I1 => O2,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEAEE"
    )
    port map (
      I0 => I2,
      I1 => sig_coelsc_reg_empty,
      I2 => \^dout\(2),
      I3 => sig_rd_empty_0,
      I4 => \^dout\(1),
      O => S
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[4].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => I7,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(2),
      Q => \^dout\(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => I7,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(1),
      Q => \^dout\(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I5,
      A1 => I6,
      A2 => I7,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(0),
      Q => \^dout\(0)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00F0FA5A54A5A"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => I1,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0C3B4D2"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => I1,
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA855515555"
    )
    port map (
      I0 => I1,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \^o1\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC39CCCCCC6"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => I1,
      O => D(2)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0dynshreg_f__parameterized3\ is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    I2 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    O1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \axi_cdma_0dynshreg_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0dynshreg_f__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_6 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
  attribute BOX_TYPE of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\ : label is "SRLC16E";
begin
  O4 <= \^o4\;
  sig_wr_fifo <= \^sig_wr_fifo\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => p_1_out,
      I1 => O1,
      I2 => I1,
      O => \^sig_wr_fifo\
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[0].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(74),
      Q => Dout(67)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(65),
      Q => Dout(58)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(64),
      Q => Dout(57)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(63),
      Q => Dout(56)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(62),
      Q => Dout(55)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(61),
      Q => Dout(54)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[15].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(60),
      Q => Dout(53)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(59),
      Q => Dout(52)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(58),
      Q => Dout(51)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(57),
      Q => Dout(50)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[19].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(56),
      Q => Dout(49)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[1].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(73),
      Q => Dout(66)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[20].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(55),
      Q => Dout(48)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[21].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(54),
      Q => Dout(47)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[22].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(53),
      Q => Dout(46)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[23].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(52),
      Q => Dout(45)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[24].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(51),
      Q => Dout(44)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[25].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(50),
      Q => Dout(43)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[26].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(49),
      Q => Dout(42)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[27].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(48),
      Q => Dout(41)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[28].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(47),
      Q => Dout(40)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[29].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(46),
      Q => Dout(39)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[2].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(72),
      Q => Dout(65)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[30].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(45),
      Q => Dout(38)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[31].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(44),
      Q => Dout(37)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[32].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(43),
      Q => Dout(36)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[33].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(42),
      Q => Dout(35)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[34].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(41),
      Q => Dout(34)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(40),
      Q => Dout(33)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(39),
      Q => Dout(32)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(38),
      Q => Dout(31)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(37),
      Q => Dout(30)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[39].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(36),
      Q => Dout(29)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[3].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(71),
      Q => Dout(64)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[40].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(35),
      Q => Dout(28)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[41].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(34),
      Q => Dout(27)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[42].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(33),
      Q => Dout(26)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[43].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(32),
      Q => Dout(25)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[44].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(31),
      Q => Dout(24)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[45].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(30),
      Q => Dout(23)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[46].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(29),
      Q => Dout(22)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[47].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(28),
      Q => Dout(21)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[48].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(27),
      Q => Dout(20)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[49].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(26),
      Q => Dout(19)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[50].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(25),
      Q => Dout(18)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[51].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(24),
      Q => Dout(17)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[52].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(23),
      Q => Dout(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[53].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(22),
      Q => Dout(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[54].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(21),
      Q => Dout(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[55].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(20),
      Q => Dout(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[56].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(19),
      Q => Dout(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[57].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(18),
      Q => Dout(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[58].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(17),
      Q => Dout(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[59].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(16),
      Q => Dout(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[5].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(70),
      Q => Dout(63)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[60].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(15),
      Q => Dout(8)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[61].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(14),
      Q => Dout(7)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[62].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(13),
      Q => Dout(6)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[63].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(12),
      Q => Dout(5)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[64].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(11),
      Q => Dout(4)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[65].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(10),
      Q => Dout(3)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[66].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(9),
      Q => Dout(2)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[67].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(8),
      Q => Dout(1)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[68].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(7),
      Q => Dout(0)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[69].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \<const0>\,
      Q => p_0_out(16)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[6].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(69),
      Q => Dout(62)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[70].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(6),
      Q => p_0_out(15)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[71].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(5),
      Q => p_0_out(14)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[72].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(4),
      Q => p_0_out(13)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[73].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(3),
      Q => p_0_out(12)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[74].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(2),
      Q => p_0_out(11)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[75].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(1),
      Q => p_0_out(10)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[76].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(0),
      Q => p_0_out(9)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[7].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(68),
      Q => Dout(61)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[8].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(67),
      Q => Dout(60)
    );
\STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[9].CASCADES_GEN[0].W16_GEN.SRLC16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => I6,
      A1 => I7,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => Din(66),
      Q => Dout(59)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => Q(0),
      I1 => I14,
      I2 => p_0_out(9),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(10),
      I1 => I5,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
    port map (
      I0 => p_0_out(11),
      I1 => I5,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
    port map (
      I0 => p_0_out(12),
      I1 => I5,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
    port map (
      I0 => p_0_out(13),
      I1 => I5,
      I2 => Q(3),
      I3 => I13,
      I4 => Q(4),
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
    port map (
      I0 => p_0_out(14),
      I1 => I5,
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(4),
      I5 => I13,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
    port map (
      I0 => p_0_out(15),
      I1 => I5,
      I2 => I12,
      I3 => Q(6),
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
    port map (
      I0 => p_0_out(16),
      I1 => I5,
      I2 => Q(7),
      I3 => I12,
      I4 => Q(6),
      O => D(7)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => I2,
      I1 => sig_push_dqual_reg,
      I2 => \^o4\,
      I3 => I3,
      I4 => I4,
      O => O3
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_0_out(14),
      I1 => p_0_out(13),
      I2 => n_0_sig_last_dbeat_i_6,
      O => \^o4\
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_0_out(11),
      I1 => p_0_out(9),
      I2 => p_0_out(12),
      I3 => p_0_out(15),
      I4 => p_0_out(10),
      I5 => p_0_out(16),
      O => n_0_sig_last_dbeat_i_6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_reg_module is
  port (
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 55 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sig_pulse_trigger : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O8 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rst2reg_reset : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    sig_rst2lite_bside_reset : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end axi_cdma_0axi_cdma_reg_module;

architecture STRUCTURE of axi_cdma_0axi_cdma_reg_module is
  signal \^d\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \^o7\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal n_44_I_AXI_LITE : STD_LOGIC;
  signal n_45_I_AXI_LITE : STD_LOGIC;
  signal n_46_I_AXI_LITE : STD_LOGIC;
  signal n_4_I_AXI_LITE : STD_LOGIC;
  signal n_5_I_AXI_LITE : STD_LOGIC;
  signal n_6_I_AXI_LITE : STD_LOGIC;
  signal n_7_I_AXI_LITE : STD_LOGIC;
  signal n_8_I_AXI_LITE : STD_LOGIC;
  signal n_9_I_AXI_LITE : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_ip2axi_rddata : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
begin
  D(55 downto 0) <= \^d\(55 downto 0);
  O7(32 downto 0) <= \^o7\(32 downto 0);
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
I_AXI_LITE: entity work.axi_cdma_0axi_cdma_lite_if
    port map (
      D(22 downto 0) => sig_ip2axi_rddata(22 downto 0),
      E(0) => n_44_I_AXI_LITE,
      I1(8 downto 0) => \^d\(55 downto 47),
      I2 => \^sig_reg2rst_soft_reset\,
      O1 => O1,
      O10 => n_9_I_AXI_LITE,
      O11(0) => n_45_I_AXI_LITE,
      O12 => n_46_I_AXI_LITE,
      O2 => O5,
      O3 => O6,
      O4 => n_4_I_AXI_LITE,
      O5 => n_5_I_AXI_LITE,
      O6 => n_6_I_AXI_LITE,
      O7(8 downto 0) => \^o7\(32 downto 24),
      O8 => n_7_I_AXI_LITE,
      O9 => n_8_I_AXI_LITE,
      Q(0) => Q(0),
      SR(0) => SR(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(2),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset
    );
I_REGISTER_BLOCK: entity work.axi_cdma_0axi_cdma_register
    port map (
      D(55 downto 0) => \^d\(55 downto 0),
      E(0) => n_45_I_AXI_LITE,
      I1 => n_9_I_AXI_LITE,
      I10 => n_46_I_AXI_LITE,
      I11(0) => n_44_I_AXI_LITE,
      I12 => I4,
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5 => n_4_I_AXI_LITE,
      I6 => n_5_I_AXI_LITE,
      I7 => n_6_I_AXI_LITE,
      I8 => n_7_I_AXI_LITE,
      I9 => n_8_I_AXI_LITE,
      O1 => \^sig_reg2rst_soft_reset\,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5(22 downto 0) => sig_ip2axi_rddata(22 downto 0),
      O7(32 downto 0) => \^o7\(32 downto 0),
      O8 => O8,
      cdma_introut => cdma_introut,
      cdma_tvect_out(1 downto 0) => cdma_tvect_out(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      sig_axi2ip_wrce(1) => sig_axi2ip_wrce(10),
      sig_axi2ip_wrce(0) => sig_axi2ip_wrce(0),
      sig_pulse_trigger => sig_pulse_trigger,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_reset is
  port (
    sig_rst2lite_bside_reset : out STD_LOGIC;
    sig_rst2reg_reset : out STD_LOGIC;
    sig_rst2cntlr_reset : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_dm_s2mm_halt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2dm_resetn : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mm2s_status_reg0 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    O4 : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    O2 : in STD_LOGIC
  );
end axi_cdma_0axi_cdma_reset;

architecture STRUCTURE of axi_cdma_0axi_cdma_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\ : STD_LOGIC;
  signal \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : STD_LOGIC;
  signal n_0_I_SOFT_RST_PULSEGEN : STD_LOGIC;
  signal n_0_sig_axi_por2rst_out_i_2 : STD_LOGIC;
  signal n_0_sig_halt_request_i_1 : STD_LOGIC;
  signal n_2_I_SOFT_RST_PULSEGEN : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  signal \^sig_dm_s2mm_halt\ : STD_LOGIC;
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal sig_pulse_out : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute keep : string;
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute keep of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_user_reg_n_cdc_from_i_1 : label is "soft_lutpair31";
begin
  sig_dm_s2mm_halt <= \^sig_dm_s2mm_halt\;
\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_2_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_cntlr_reset,
      R => \<const0>\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_2_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_reg_reset,
      R => \<const0>\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => p_2_out,
      Q => sig_composite_sg_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_2_I_SOFT_RST_PULSEGEN,
      Q => sig_composite_sgcntlr_reset,
      R => \<const0>\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => p_0_in,
      Q => sig_dm_soft_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => sig_axilite_por_reg8,
      I1 => sig_axilite_por_reg7,
      I2 => sig_axilite_por_reg6,
      I3 => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => sig_axilite_por_reg4,
      I1 => sig_axilite_por_reg5,
      I2 => sig_axilite_por_reg1,
      I3 => s_axi_lite_aresetn,
      I4 => sig_axilite_por_reg3,
      I5 => sig_axilite_por_reg2,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\,
      Q => sig_lite_bside_hw_reset_reg,
      R => \<const0>\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\,
      Q => sig_lite_cside_hw_reset_reg,
      R => \<const0>\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => s_axi_lite_aresetn,
      O => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst_out
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => O4,
      I2 => s_axi_lite_rready,
      O => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_SOFT_RST_CLR_PULSE: entity work.\axi_cdma_0axi_cdma_pulse_gen__parameterized0\
    port map (
      O1(0) => Q(0),
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\axi_cdma_0axi_cdma_pulse_gen__parameterized1\
    port map (
      m_axi_aclk => m_axi_aclk,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_out => sig_pulse_out,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.axi_cdma_0axi_cdma_pulse_gen
    port map (
      I1 => \^sig_dm_s2mm_halt\,
      O1 => n_0_I_SOFT_RST_PULSEGEN,
      O2 => n_2_I_SOFT_RST_PULSEGEN,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      p_0_in => p_0_in,
      p_16_out => p_16_out,
      p_2_out => p_2_out,
      p_6_out => p_6_out,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      sig_axi_por2rst_out => sig_axi_por2rst_out,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_lite_bside_hw_reset_reg,
      O => sig_rst2lite_bside_reset
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_composite_reg_reset,
      O => sig_rst2reg_reset
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_composite_cntlr_reset,
      O => sig_rst2cntlr_reset
    );
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => sig_axi_por_reg3,
      I1 => n_0_sig_axi_por2rst_out_i_2,
      I2 => sig_axi_por_reg2,
      O => sig_axi_por2rst
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => sig_axi_por_reg5,
      I1 => sig_axi_por_reg4,
      I2 => sig_axi_por_reg7,
      I3 => sig_axi_por_reg6,
      I4 => sig_axi_por_reg1,
      I5 => sig_axi_por_reg8,
      O => n_0_sig_axi_por2rst_out_i_2
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => \<const0>\
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \<const1>\,
      Q => sig_axi_por_reg1,
      R => \<const0>\
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => \<const0>\
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => \<const0>\
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => \<const0>\
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => \<const0>\
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => \<const0>\
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => \<const0>\
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => \<const0>\
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => \<const1>\,
      Q => sig_axilite_por_reg1,
      R => \<const0>\
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => \<const0>\
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => \<const0>\
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => \<const0>\
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => \<const0>\
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => \<const0>\
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => \<const0>\
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => s_axi_lite_aclk,
      CE => \<const1>\,
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => \<const0>\
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => s_axi_lite_aresetn,
      I1 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_I_SOFT_RST_PULSEGEN,
      Q => sig_halt_cmplt,
      R => \<const0>\
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_pulse_out,
      I2 => sig_local_hw_reset_reg,
      I3 => sig_soft_reset,
      O => n_0_sig_halt_request_i_1
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_halt_request_i_1,
      Q => \^sig_dm_s2mm_halt\,
      R => \<const0>\
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_composite_cntlr_reset,
      I1 => O2,
      O => sig_mm2s_status_reg0
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_composite_cntlr_reset,
      I1 => \^sig_dm_s2mm_halt\,
      O => O1(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_cmd_status is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end axi_cdma_0axi_datamover_cmd_status;

architecture STRUCTURE of axi_cdma_0axi_datamover_cmd_status is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized0\
    port map (
      I1 => \^o1\,
      I2(2 downto 0) => I2(2 downto 0),
      O1 => sig_stat2wsc_status_ready,
      O2 => \^o2\,
      O8(2 downto 0) => O8(2 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_3_out => p_3_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_cdma_0axi_datamover_fifo
    port map (
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      I1 => I1,
      O1 => \^o1\,
      O2 => \^o2\,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(56 downto 0) => Q(56 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      m_axi_aclk => m_axi_aclk,
      p_14_out => p_14_out,
      p_4_out => p_4_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_cmd_status_3 is
  port (
    O1 : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0axi_datamover_cmd_status_3 : entity is "axi_datamover_cmd_status";
end axi_cdma_0axi_datamover_cmd_status_3;

architecture STRUCTURE of axi_cdma_0axi_datamover_cmd_status_3 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized0_4\
    port map (
      I2 => I2,
      I3 => I3,
      O1 => sig_stat2rsc_status_ready,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      m_axi_aclk => m_axi_aclk,
      p_13_out => p_13_out,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_init_reg2 => sig_init_reg2,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.axi_cdma_0axi_datamover_fifo_5
    port map (
      D(55 downto 0) => D(55 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(56 downto 0) => Q(56 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_reset_reg => sig_reset_reg,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0srl_fifo_rbu_f is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end axi_cdma_0srl_fifo_rbu_f;

architecture STRUCTURE of axi_cdma_0srl_fifo_rbu_f is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0cntr_incr_decr_addn_f_0
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      S0 => S0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.axi_cdma_0dynshreg_f
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      I1 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => \^o2\,
      O3 => O3,
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0srl_fifo_rbu_f_9 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0srl_fifo_rbu_f_9 : entity is "srl_fifo_rbu_f";
end axi_cdma_0srl_fifo_rbu_f_9;

architecture STRUCTURE of axi_cdma_0srl_fifo_rbu_f_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0cntr_incr_decr_addn_f_10
    port map (
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => O4,
      O5 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      m_axi_aclk => m_axi_aclk,
      sig_halt_reg => sig_halt_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.axi_cdma_0dynshreg_f_11
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      I1 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => \^o2\,
      O3 => O3,
      m_axi_aclk => m_axi_aclk,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_rbu_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_rbu_f__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal n_0_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_1_DYNSHREG_F_I : STD_LOGIC;
  signal n_9_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_fifo_next_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  O1 <= \^o1\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0cntr_incr_decr_addn_f_6
    port map (
      D(0) => D(0),
      Dout(0) => sig_fifo_next_len(0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I13 => I13,
      I2 => n_1_DYNSHREG_F_I,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => O3,
      O4 => O4,
      O5 => O2,
      O6 => O5,
      O7 => n_9_CNTR_INCR_DECR_ADDN_F_I,
      Q(0) => Q(0),
      S0 => S0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_first_dbeat => sig_first_dbeat,
      sig_halt_reg => sig_halt_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0dynshreg_f__parameterized0\
    port map (
      D(6 downto 0) => D(7 downto 1),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(68 downto 1) => Dout(67 downto 0),
      Dout(0) => sig_fifo_next_len(0),
      I1 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      I11 => I11,
      I12 => I12,
      I2 => I2,
      I3 => n_0_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O2 => n_1_DYNSHREG_F_I,
      Q(7 downto 0) => Q(7 downto 0),
      S0 => S0,
      m_axi_aclk => m_axi_aclk,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_9_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_first_xfer_im0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o1\,
      I1 => I2,
      I2 => sig_mstr2data_cmd_valid,
      O => sig_clr_cmd2data_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_rbu_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_rbu_f__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_FIFO_Full_reg : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_cdma_0cntr_incr_decr_addn_f__parameterized0\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Addr(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O1 => O1,
      O2 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0dynshreg_f__parameterized1\
    port map (
      Addr(0) => n_1_CNTR_INCR_DECR_ADDN_F_I,
      Addr(1) => n_2_CNTR_INCR_DECR_ADDN_F_I,
      Addr(2) => n_3_CNTR_INCR_DECR_ADDN_F_I,
      Dout(0) => Dout(0),
      I1(1 downto 0) => I1(1 downto 0),
      I2 => n_0_FIFO_Full_reg,
      O2 => O2,
      O3 => O3,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => n_0_FIFO_Full_reg,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => I2,
      I1 => n_0_FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_addr2data_addr_posted,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B4F0F0F0F04B4B"
    )
    port map (
      I0 => sig_wr_fifo,
      I1 => sig_addr2data_addr_posted,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
    port map (
      I0 => sig_addr2data_addr_posted,
      I1 => sig_wr_fifo,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00801101"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sig_addr2data_addr_posted,
      I3 => sig_wr_fifo,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_rbu_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_rbu_f__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_3_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_4_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  Dout(1 downto 0) <= \^dout\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\axi_cdma_0cntr_incr_decr_addn_f__parameterized0_1\
    port map (
      Dout(1) => \^dout\(1),
      Dout(0) => sig_dcntl_sfifo_out(1),
      O1 => \^o1\,
      O2 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O3 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O4 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      O5 => n_4_CNTR_INCR_DECR_ADDN_F_I,
      S => S,
      SR(0) => SR(0),
      S_0 => S_0,
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0dynshreg_f__parameterized2\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(2) => \^dout\(1),
      Dout(1) => sig_dcntl_sfifo_out(1),
      Dout(0) => \^dout\(0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^o1\,
      I3 => I2,
      I4(0) => I3(0),
      I5 => n_3_CNTR_INCR_DECR_ADDN_F_I,
      I6 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I7 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => O3,
      O2 => \^o2\,
      O5 => O5,
      Q(3 downto 0) => Q(3 downto 0),
      S => S_0,
      m_axi_aclk => m_axi_aclk,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_4_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_data2wsc_cmd_cmplt_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => I2,
      I1 => \^o2\,
      I2 => sig_push_to_wsc,
      O => O4
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_rbu_f__parameterized3\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \axi_cdma_0srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_rbu_f__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal n_1_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_2_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal n_5_CNTR_INCR_DECR_ADDN_F_I : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
CNTR_INCR_DECR_ADDN_F_I: entity work.axi_cdma_0cntr_incr_decr_addn_f
    port map (
      I10 => I10,
      I11 => I11,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O2 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      O3 => \^o2\,
      O4 => n_5_CNTR_INCR_DECR_ADDN_F_I,
      O5 => O5,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\axi_cdma_0dynshreg_f__parameterized3\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(67 downto 0) => Dout(67 downto 0),
      I1 => I1,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => \^o2\,
      I6 => n_2_CNTR_INCR_DECR_ADDN_F_I,
      I7 => n_1_CNTR_INCR_DECR_ADDN_F_I,
      O1 => \^o1\,
      O3 => O3,
      O4 => O4,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_5_CNTR_INCR_DECR_ADDN_F_I,
      Q => \^o1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_first_xfer_im0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => p_1_out,
      O => sig_clr_cmd2data_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0srl_fifo_f is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
end axi_cdma_0srl_fifo_f;

architecture STRUCTURE of axi_cdma_0srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.axi_cdma_0srl_fifo_rbu_f
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      S0 => S0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0srl_fifo_f_8 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axi_cdma_0srl_fifo_f_8 : entity is "srl_fifo_f";
end axi_cdma_0srl_fifo_f_8;

architecture STRUCTURE of axi_cdma_0srl_fifo_f_8 is
begin
I_SRL_FIFO_RBU_F: entity work.axi_cdma_0srl_fifo_rbu_f_9
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      m_axi_aclk => m_axi_aclk,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_f__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \axi_cdma_0srl_fifo_f__parameterized0\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0srl_fifo_rbu_f__parameterized0\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(67 downto 0) => Dout(67 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_first_dbeat => sig_first_dbeat,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_f__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \axi_cdma_0srl_fifo_f__parameterized1\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0srl_fifo_rbu_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1(1 downto 0) => I1(1 downto 0),
      I2 => I2,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty_0 => sig_rd_empty_0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_f__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \axi_cdma_0srl_fifo_f__parameterized2\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0srl_fifo_rbu_f__parameterized2\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1 downto 0) => Dout(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3(0) => I3(0),
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0srl_fifo_f__parameterized3\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I11 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \axi_cdma_0srl_fifo_f__parameterized3\;

architecture STRUCTURE of \axi_cdma_0srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\axi_cdma_0srl_fifo_rbu_f__parameterized3\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(67 downto 0) => Dout(67 downto 0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2data_wready => sig_skid2data_wready
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized1\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__3\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair254";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.axi_cdma_0srl_fifo_f
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      S0 => S0,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__3\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__3\,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized1_7\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    O2 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 45 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 40 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized1_7\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized1_7\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized1_7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_inhibit_rdy_n_i_1 : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_inhibit_rdy_n_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair33";
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.axi_cdma_0srl_fifo_f_8
    port map (
      Din(40 downto 0) => Din(40 downto 0),
      Dout(45 downto 0) => Dout(45 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      O4 => O3,
      m_axi_aclk => m_axi_aclk,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I2,
      I1 => \^sig_inhibit_rdy_n\,
      I2 => sig_init_done,
      O => n_0_sig_inhibit_rdy_n_i_1
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_inhibit_rdy_n_i_1,
      Q => \^sig_inhibit_rdy_n\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => I2,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I7 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__0\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair140";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0srl_fifo_f__parameterized0\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(67 downto 0) => Dout(67 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I9,
      I11 => I10,
      I12 => I11,
      I13 => I12,
      I2 => \^o2\,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      O1 => O1,
      O2 => O5,
      O3 => O3,
      O4 => O4,
      O5 => O6,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_first_dbeat => sig_first_dbeat,
      sig_halt_reg => sig_halt_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => I3,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__0\,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => sig_reset_reg,
      I1 => sig_init_reg2,
      I2 => I3,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized3\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    S : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__1\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair252";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0srl_fifo_f__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Dout(0) => Dout(0),
      E(0) => E(0),
      I1(1 downto 0) => I1(1 downto 0),
      I2 => I2,
      O1 => sig_rd_empty,
      O2 => O1,
      O3 => O2,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty_0 => sig_rd_empty_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__1\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__1\,
      Q => sig_inhibit_rdy_n,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized4\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    S : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_rd_empty_0 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__2\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair250";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0srl_fifo_f__parameterized2\
    port map (
      D(2 downto 0) => D(2 downto 0),
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1 downto 0) => Dout(1 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => \^o1\,
      I3(0) => I2(0),
      O1 => sig_rd_empty,
      O2 => O2,
      O3 => sig_push_coelsc_reg,
      O4 => O4,
      O5 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      S => S,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty_0 => sig_rd_empty_0,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__2\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_fifo__parameterized5\ is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_push_dqual_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    I10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \axi_cdma_0axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_fifo__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_sig_inhibit_rdy_n_i_1__4\ : STD_LOGIC;
  signal n_0_sig_init_done_i_1 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_inhibit_rdy_n_i_1__4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair255";
begin
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\axi_cdma_0srl_fifo_f__parameterized3\
    port map (
      D(7 downto 0) => D(7 downto 0),
      Din(74 downto 0) => Din(74 downto 0),
      Dout(67 downto 0) => Dout(67 downto 0),
      I1 => \^o2\,
      I10 => I9,
      I11 => I10,
      I12 => I11,
      I13 => I12,
      I14 => I13,
      I2 => I1,
      I3 => I2,
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => I7,
      I9 => I8,
      O1 => O1,
      O2 => S0,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2data_wready => sig_skid2data_wready
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o2\,
      I2 => sig_init_done,
      O => \n_0_sig_inhibit_rdy_n_i_1__4\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_inhibit_rdy_n_i_1__4\,
      Q => \^o2\,
      R => \<const0>\
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I14,
      I1 => I15,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => n_0_sig_init_done_i_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_init_done_i_1,
      Q => sig_init_done,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_addr_cntl is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_mstr2addr_burst : in STD_LOGIC_VECTOR ( 0 to 0 );
    Din : in STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_addr_cntl;

architecture STRUCTURE of axi_cdma_0axi_datamover_addr_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_addr_valid_reg_i_1 : STD_LOGIC;
  signal \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_reg_empty_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of sig_addr_reg_full_i_1 : label is "soft_lutpair34";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized1_7\
    port map (
      Din(40) => I3,
      Din(39) => sig_mstr2addr_burst(0),
      Din(38 downto 0) => Din(38 downto 0),
      Dout(45) => p_1_out(50),
      Dout(44 downto 0) => p_1_out(48 downto 4),
      E(0) => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      I1 => I1,
      I2 => I2,
      I3 => \^sig_addr_reg_empty\,
      O1 => O1,
      O2 => \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      O3 => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      m_axi_aclk => m_axi_aclk,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_rd_empty => sig_rd_empty,
      sig_reset_reg => sig_reset_reg
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
    port map (
      I0 => sig_halt_reg,
      I1 => sig_rd_empty,
      I2 => \^sig_addr_reg_empty\,
      I3 => n_0_sig_addr_valid_reg_i_1,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr_reg_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
    port map (
      I0 => sig_addr_reg_full,
      I1 => \^sig_addr_reg_empty\,
      I2 => sig_rd_empty,
      I3 => sig_halt_reg,
      I4 => n_0_sig_addr_valid_reg_i_1,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_arready,
      I3 => I2,
      O => n_0_sig_addr_valid_reg_i_1
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => m_axi_arvalid,
      R => n_0_sig_addr_valid_reg_i_1
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(4),
      Q => m_axi_araddr(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(14),
      Q => m_axi_araddr(10),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(15),
      Q => m_axi_araddr(11),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(16),
      Q => m_axi_araddr(12),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(17),
      Q => m_axi_araddr(13),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(18),
      Q => m_axi_araddr(14),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(19),
      Q => m_axi_araddr(15),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(20),
      Q => m_axi_araddr(16),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(21),
      Q => m_axi_araddr(17),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(22),
      Q => m_axi_araddr(18),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(23),
      Q => m_axi_araddr(19),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(5),
      Q => m_axi_araddr(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(24),
      Q => m_axi_araddr(20),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(25),
      Q => m_axi_araddr(21),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(26),
      Q => m_axi_araddr(22),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(27),
      Q => m_axi_araddr(23),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(28),
      Q => m_axi_araddr(24),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(29),
      Q => m_axi_araddr(25),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(30),
      Q => m_axi_araddr(26),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(31),
      Q => m_axi_araddr(27),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(32),
      Q => m_axi_araddr(28),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(33),
      Q => m_axi_araddr(29),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(6),
      Q => m_axi_araddr(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(34),
      Q => m_axi_araddr(30),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(35),
      Q => m_axi_araddr(31),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(7),
      Q => m_axi_araddr(3),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(8),
      Q => m_axi_araddr(4),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(9),
      Q => m_axi_araddr(5),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(10),
      Q => m_axi_araddr(6),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(11),
      Q => m_axi_araddr(7),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(12),
      Q => m_axi_araddr(8),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(13),
      Q => m_axi_araddr(9),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(47),
      Q => m_axi_arburst(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(48),
      Q => m_axi_arburst(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(36),
      Q => m_axi_arlen(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(37),
      Q => m_axi_arlen(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(38),
      Q => m_axi_arlen(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(39),
      Q => m_axi_arlen(3),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(40),
      Q => m_axi_arlen(4),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(41),
      Q => m_axi_arlen(5),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(42),
      Q => m_axi_arlen(6),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(43),
      Q => m_axi_arlen(7),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(44),
      Q => m_axi_arsize(0),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(45),
      Q => m_axi_arsize(1),
      R => n_0_sig_addr_valid_reg_i_1
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_50_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      D => p_1_out(46),
      Q => m_axi_arsize(2),
      R => n_0_sig_addr_valid_reg_i_1
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi_2,
      R => I1
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_51_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => sig_posted_to_axi,
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axi_cdma_0axi_datamover_addr_cntl__parameterized0\ is
  port (
    sig_addr2data_addr_posted : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axi_cdma_0axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \axi_cdma_0axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \axi_cdma_0axi_datamover_addr_cntl__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal n_0_sig_addr_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_addr_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_addr_valid_reg_i_1__0\ : STD_LOGIC;
  signal \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute keep : string;
  attribute keep of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
  attribute keep of sig_posted_to_axi_reg : label is "yes";
begin
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized1\
    port map (
      Din(40) => I3,
      Din(39 downto 0) => Din(39 downto 0),
      Dout(45) => p_1_out(50),
      Dout(44 downto 0) => p_1_out(48 downto 4),
      E(0) => sig_push_addr_reg1_out,
      I1 => I1,
      I2 => I2,
      I3 => \^sig_addr_reg_empty\,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      S0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_rd_empty => sig_rd_empty
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sig_posted_to_axi,
      O => sig_addr2data_addr_posted
    );
sig_addr_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0E0"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \^sig_addr_reg_empty\,
      I3 => sig_rd_empty,
      I4 => \n_0_sig_addr_valid_reg_i_1__0\,
      O => n_0_sig_addr_reg_empty_i_1
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_empty_i_1,
      Q => \^sig_addr_reg_empty\,
      R => \<const0>\
    );
sig_addr_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C808C8"
    )
    port map (
      I0 => sig_push_addr_reg1_out,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_addr_reg_full,
      I3 => m_axi_awready,
      I4 => \^sig_addr2wsc_calc_error\,
      O => n_0_sig_addr_reg_full_i_1
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_addr_reg_full_i_1,
      Q => sig_addr_reg_full,
      R => \<const0>\
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^sig_addr2wsc_calc_error\,
      I1 => m_axi_awready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \n_3_GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\,
      Q => m_axi_awvalid,
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_awaddr(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_awaddr(10),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_awaddr(11),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_awaddr(12),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_awaddr(13),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_awaddr(14),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_awaddr(15),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_awaddr(16),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_awaddr(17),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_awaddr(18),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_awaddr(19),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_awaddr(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_awaddr(20),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_awaddr(21),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_awaddr(22),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_awaddr(23),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_awaddr(24),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_awaddr(25),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_awaddr(26),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_awaddr(27),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_awaddr(28),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_awaddr(29),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_awaddr(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_awaddr(30),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_awaddr(31),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_awaddr(3),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_awaddr(4),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_awaddr(5),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_awaddr(6),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_awaddr(7),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_awaddr(8),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_awaddr(9),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_awburst(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_burst_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_awburst(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_awlen(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_awlen(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_awlen(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_awlen(3),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_awlen(4),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_awlen(5),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_awlen(6),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_awlen(7),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_awsize(0),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_awsize(1),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_awsize(2),
      R => \n_0_sig_addr_valid_reg_i_1__0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      Q => sig_posted_to_axi_2,
      R => SR(0)
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      Q => sig_posted_to_axi,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_rddata_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_clr_cmd2data_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I4 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_rddata_cntl;

architecture STRUCTURE of axi_cdma_0axi_datamover_rddata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6\ : STD_LOGIC;
  signal \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7\ : STD_LOGIC;
  signal n_0_m_axi_rready_INST_0_i_2 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_coelsc_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_4\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_2__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_4 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_cmd_cmplt_reg_i_4 : STD_LOGIC;
  signal \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\ : STD_LOGIC;
  signal \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\ : STD_LOGIC;
  signal \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\ : STD_LOGIC;
  signal \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4\ : STD_LOGIC;
  signal \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\ : STD_LOGIC;
  signal \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\ : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4\ : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\ : STD_LOGIC;
  signal \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_fifo_next_calc_error : STD_LOGIC;
  signal sig_fifo_next_cmd_cmplt : STD_LOGIC;
  signal sig_fifo_next_eof : STD_LOGIC;
  signal sig_fifo_next_last_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_fifo_next_sequential : STD_LOGIC;
  signal sig_fifo_next_strt_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal \^sig_next_eof_reg\ : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_2 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair143";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 8;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 8;
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair145";
begin
  O3 <= \^o3\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_next_eof_reg <= \^sig_next_eof_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized2\
    port map (
      D(7 downto 0) => \p_0_in__0\(7 downto 0),
      Din(74) => I5,
      Din(73 downto 0) => Din(73 downto 0),
      Dout(67) => sig_fifo_next_calc_error,
      Dout(66) => sig_fifo_next_cmd_cmplt,
      Dout(65) => sig_fifo_next_sequential,
      Dout(64) => sig_fifo_next_eof,
      Dout(63 downto 32) => sig_fifo_next_last_strb(31 downto 0),
      Dout(31 downto 0) => sig_fifo_next_strt_strb(31 downto 0),
      E(0) => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => I1,
      I10 => \n_0_sig_dbeat_cntr[7]_i_4\,
      I11 => \n_0_sig_dbeat_cntr[5]_i_2\,
      I12 => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6\,
      I2 => \n_0_sig_last_dbeat_i_2__0\,
      I3 => I2,
      I4 => \n_0_sig_dbeat_cntr[7]_i_3\,
      I5 => n_0_sig_last_dbeat_reg,
      I6 => I3,
      I7 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I8 => I4,
      I9 => \^o3\,
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O6 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_first_dbeat => sig_first_dbeat,
      sig_halt_reg => sig_halt_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(30),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(30),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(30),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(31),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(31),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(31),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(27),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(27),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(27),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(29),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(29),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(29),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(28),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(28),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(28),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(24),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(24),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(24),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_21\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(26),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(26),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(26),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_22\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(25),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(25),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(25),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_23\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(22),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(22),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(22),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_28\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(23),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(23),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(23),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_29\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(21),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(21),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(21),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_30\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(19),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(19),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(19),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_31\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(20),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(20),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(20),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_32\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(18),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(18),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(18),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_33\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(16),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(16),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(16),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_34\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(17),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(17),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(17),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_35\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(15),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(15),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(15),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_36\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(13),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(13),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(13),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_37\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(14),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(14),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(14),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_38\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(12),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(12),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(12),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_39\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(10),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(10),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(10),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_40\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(11),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(11),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(11),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_41\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(9),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(9),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(9),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_42\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(7),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(7),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(7),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_43\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(8),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(8),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(8),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_44\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(6),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(6),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(6),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_45\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(4),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(4),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(4),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_46\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(5),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(5),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(5),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_47\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(3),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(3),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(3),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_48\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA999A9AAA9AA"
    )
    port map (
      I0 => Q(0),
      I1 => sig_halt_reg,
      I2 => sig_next_strt_strb_reg(0),
      I3 => sig_first_dbeat,
      I4 => sig_next_last_strb_reg(0),
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_49\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => m_axi_rlast,
      I1 => \^sig_next_eof_reg\,
      O => O6
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(2),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(2),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(2),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_50\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555565555559A99"
    )
    port map (
      I0 => Q(1),
      I1 => sig_first_dbeat,
      I2 => sig_next_last_strb_reg(1),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_halt_reg,
      I5 => sig_next_strt_strb_reg(1),
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_51\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      I2 => sig_halt_reg,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => O5
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_16\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_17\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_18\,
      I1 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_19\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_20\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\,
      CO(2) => \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\,
      CO(1) => \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\,
      CO(0) => \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_24\,
      S(2) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_25\,
      S(1) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_26\,
      S(0) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_27\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\,
      CO(3) => \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4\,
      CO(0) => \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_8\,
      S(1) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_9\,
      S(0) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_10\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_11\,
      CO(3) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\,
      CO(2) => \n_1_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\,
      CO(1) => \n_2_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\,
      CO(0) => \n_3_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_12\,
      S(2) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_13\,
      S(1) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_14\,
      S(0) => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_15\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \^sig_data2rsc_valid\,
      I4 => m_axi_rvalid,
      I5 => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7\,
      O => \^o3\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_6\
    );
\STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_dqual_reg_full,
      O => \n_0_STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I_i_7\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
    port map (
      I0 => I4,
      I1 => sig_halt_reg,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      I5 => n_0_m_axi_rready_INST_0_i_2,
      O => m_axi_rready
    );
m_axi_rready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => n_0_m_axi_rready_INST_0_i_2
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCBCC2CC"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
    port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr2data_addr_posted,
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => I1
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => I1
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => I1
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => m_axi_rresp(1),
      I1 => m_axi_rresp(0),
      I2 => sig_data2rsc_decerr,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70000000FFFFFFFF"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => I3,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => I2,
      O => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => I3,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => \^sig_data2rsc_slverr\,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => n_0_sig_coelsc_reg_full_i_1
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => I3,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => \n_0_sig_dbeat_cntr[7]_i_4\,
      O => \n_0_sig_dbeat_cntr[7]_i_3\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => \n_0_sig_dbeat_cntr[7]_i_4\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => I1
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => I1
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => I1
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => I1
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => I1
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => I1
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => I1
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_17_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      D => \p_0_in__0\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => I1
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3BBB3BFF3FBB3B"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => I2,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => m_axi_rlast,
      I5 => I3,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C888C800C088C8"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => I2,
      I2 => n_0_sig_next_cmd_cmplt_reg_i_4,
      I3 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => m_axi_rlast,
      I5 => I3,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => sig_first_dbeat,
      R => \<const0>\
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
    port map (
      I0 => sig_next_calc_error_reg,
      I1 => n_0_m_axi_rready_INST_0_i_2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_addr2rsc_calc_error,
      I4 => sig_addr_reg_empty,
      I5 => sig_halt_reg,
      O => O2
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => I3,
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(1),
      I3 => \sig_dbeat_cntr_reg__0\(6),
      I4 => \sig_dbeat_cntr_reg__0\(7),
      I5 => n_0_sig_last_dbeat_i_4,
      O => \n_0_sig_last_dbeat_i_2__0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_4
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_3_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => I1
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => I2,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_calc_error,
      Q => sig_next_calc_error_reg,
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => \n_6_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => n_0_sig_next_cmd_cmplt_reg_i_4
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_cmd_cmplt,
      Q => sig_next_cmd_cmplt_reg,
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_eof,
      Q => \^sig_next_eof_reg\,
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(0),
      Q => sig_next_last_strb_reg(0),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(10),
      Q => sig_next_last_strb_reg(10),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(11),
      Q => sig_next_last_strb_reg(11),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(12),
      Q => sig_next_last_strb_reg(12),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(13),
      Q => sig_next_last_strb_reg(13),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(14),
      Q => sig_next_last_strb_reg(14),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(15),
      Q => sig_next_last_strb_reg(15),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(16),
      Q => sig_next_last_strb_reg(16),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(17),
      Q => sig_next_last_strb_reg(17),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(18),
      Q => sig_next_last_strb_reg(18),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(19),
      Q => sig_next_last_strb_reg(19),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(1),
      Q => sig_next_last_strb_reg(1),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(20),
      Q => sig_next_last_strb_reg(20),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(21),
      Q => sig_next_last_strb_reg(21),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(22),
      Q => sig_next_last_strb_reg(22),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(23),
      Q => sig_next_last_strb_reg(23),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(24),
      Q => sig_next_last_strb_reg(24),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(25),
      Q => sig_next_last_strb_reg(25),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(26),
      Q => sig_next_last_strb_reg(26),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(27),
      Q => sig_next_last_strb_reg(27),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(28),
      Q => sig_next_last_strb_reg(28),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(29),
      Q => sig_next_last_strb_reg(29),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(2),
      Q => sig_next_last_strb_reg(2),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(30),
      Q => sig_next_last_strb_reg(30),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(31),
      Q => sig_next_last_strb_reg(31),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(3),
      Q => sig_next_last_strb_reg(3),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(4),
      Q => sig_next_last_strb_reg(4),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(5),
      Q => sig_next_last_strb_reg(5),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(6),
      Q => sig_next_last_strb_reg(6),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(7),
      Q => sig_next_last_strb_reg(7),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(8),
      Q => sig_next_last_strb_reg(8),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_last_strb(9),
      Q => sig_next_last_strb_reg(9),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_sequential,
      Q => sig_next_sequential_reg,
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(0),
      Q => sig_next_strt_strb_reg(0),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(10),
      Q => sig_next_strt_strb_reg(10),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(11),
      Q => sig_next_strt_strb_reg(11),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(12),
      Q => sig_next_strt_strb_reg(12),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(13),
      Q => sig_next_strt_strb_reg(13),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(14),
      Q => sig_next_strt_strb_reg(14),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(15),
      Q => sig_next_strt_strb_reg(15),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(16),
      Q => sig_next_strt_strb_reg(16),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(17),
      Q => sig_next_strt_strb_reg(17),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(18),
      Q => sig_next_strt_strb_reg(18),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(19),
      Q => sig_next_strt_strb_reg(19),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(1),
      Q => sig_next_strt_strb_reg(1),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(20),
      Q => sig_next_strt_strb_reg(20),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(21),
      Q => sig_next_strt_strb_reg(21),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(22),
      Q => sig_next_strt_strb_reg(22),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(23),
      Q => sig_next_strt_strb_reg(23),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(24),
      Q => sig_next_strt_strb_reg(24),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(25),
      Q => sig_next_strt_strb_reg(25),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(26),
      Q => sig_next_strt_strb_reg(26),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(27),
      Q => sig_next_strt_strb_reg(27),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(28),
      Q => sig_next_strt_strb_reg(28),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(29),
      Q => sig_next_strt_strb_reg(29),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(2),
      Q => sig_next_strt_strb_reg(2),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(30),
      Q => sig_next_strt_strb_reg(30),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(31),
      Q => sig_next_strt_strb_reg(31),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(3),
      Q => sig_next_strt_strb_reg(3),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(4),
      Q => sig_next_strt_strb_reg(4),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(5),
      Q => sig_next_strt_strb_reg(5),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(6),
      Q => sig_next_strt_strb_reg(6),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(7),
      Q => sig_next_strt_strb_reg(7),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(8),
      Q => sig_next_strt_strb_reg(8),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_fifo_next_strt_strb(9),
      Q => sig_next_strt_strb_reg(9),
      R => \n_8_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_decerr,
      I1 => sig_rsc2stat_status(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rsc2stat_status(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_data2rsc_calc_err,
      O => O4
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_data2rsc_valid\,
      O => sig_rd_sts_reg_full0
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_wr_status_cntl is
  port (
    O1 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    I2 : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rd_empty : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_wr_status_cntl;

architecture STRUCTURE of axi_cdma_0axi_datamover_wr_status_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal n_0_sig_halt_cmplt_i_4 : STD_LOGIC;
  signal n_0_sig_halt_reg_i_1 : STD_LOGIC;
  signal \n_0_sig_wdc_statcnt[0]_i_1\ : STD_LOGIC;
  signal \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_1_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_2_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_3_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_4_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal n_5_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal n_6_I_WRESP_STATUS_FIFO : STD_LOGIC;
  signal \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\ : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty_0 : STD_LOGIC;
  signal sig_rd_empty_1 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \sig_addr_posted_cntr_reg[0]\ : label is 9;
  attribute counter of \sig_addr_posted_cntr_reg[1]\ : label is 9;
  attribute counter of \sig_addr_posted_cntr_reg[2]\ : label is 9;
  attribute counter of \sig_addr_posted_cntr_reg[3]\ : label is 9;
  attribute counter of \sig_wdc_statcnt_reg[0]\ : label is 10;
  attribute counter of \sig_wdc_statcnt_reg[1]\ : label is 10;
  attribute counter of \sig_wdc_statcnt_reg[2]\ : label is 10;
  attribute counter of \sig_wdc_statcnt_reg[3]\ : label is 10;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  O1 <= \^o1\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized4\
    port map (
      D(2) => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(1) => \n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D(0) => \n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Din(2 downto 0) => Din(2 downto 0),
      Dout(1) => sig_dcntl_sfifo_out(2),
      Dout(0) => sig_dcntl_sfifo_out(0),
      E(0) => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      I1 => I1,
      I2(0) => \^d\(0),
      I4 => I4,
      I5 => I5,
      O1 => sig_inhibit_rdy_n,
      O2 => O2,
      O3 => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      O4 => O4,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => sig_rd_empty_0,
      sig_rd_empty_0 => sig_rd_empty_1,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_4_I_WRESP_STATUS_FIFO,
      Q => \^d\(1),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \n_11_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => sig_coelsc_reg_empty,
      S => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => n_5_I_WRESP_STATUS_FIFO,
      Q => \^d\(2),
      R => \n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I_WRESP_STATUS_FIFO: entity work.\axi_cdma_0axi_datamover_fifo__parameterized3\
    port map (
      D(2) => n_1_I_WRESP_STATUS_FIFO,
      D(1) => n_2_I_WRESP_STATUS_FIFO,
      D(0) => n_3_I_WRESP_STATUS_FIFO,
      Dout(0) => sig_dcntl_sfifo_out(2),
      E(0) => n_6_I_WRESP_STATUS_FIFO,
      I1(1 downto 0) => \^d\(2 downto 1),
      I2 => \^o1\,
      I4 => I4,
      I5 => I5,
      O1 => n_4_I_WRESP_STATUS_FIFO,
      O2 => n_5_I_WRESP_STATUS_FIFO,
      Q(3 downto 0) => \sig_addr_posted_cntr_reg__0\(3 downto 0),
      S => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_rd_empty => sig_rd_empty_1,
      sig_rd_empty_0 => sig_rd_empty_0
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_addr_posted_cntr_reg__0\(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => \sig_addr_posted_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_3_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_2_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => n_6_I_WRESP_STATUS_FIFO,
      D => n_1_I_WRESP_STATUS_FIFO,
      Q => \sig_addr_posted_cntr_reg__0\(3),
      R => SR(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000200000000"
    )
    port map (
      I0 => sig_addr_reg_empty,
      I1 => I2,
      I2 => sig_addr2wsc_calc_error,
      I3 => \sig_addr_posted_cntr_reg__0\(1),
      I4 => \sig_addr_posted_cntr_reg__0\(0),
      I5 => n_0_sig_halt_cmplt_i_4,
      O => O3
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_addr_posted_cntr_reg__0\(2),
      I1 => \sig_addr_posted_cntr_reg__0\(3),
      O => n_0_sig_halt_cmplt_i_4
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \^o1\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o1\,
      I2 => sig_s_h_halt_reg,
      O => n_0_sig_halt_reg_i_1
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_halt_reg_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
    port map (
      I0 => I3,
      I1 => sig_wdc_status_going_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_rd_empty,
      I4 => \^sig_wsc2stat_status_valid\,
      I5 => sig_stat2wsc_status_ready,
      O => O5
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \n_0_sig_wdc_statcnt[0]_i_1\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_0_sig_wdc_statcnt[0]_i_1\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_5_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_4_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_9_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      D => \n_3_GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \sig_wdc_statcnt_reg__0\(2),
      I1 => \sig_wdc_statcnt_reg__0\(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_wrdata_cntl is
  port (
    sig_rd_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    O2 : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_clr_cmd2data_valid : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    sig_skid2data_wready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    I7 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_addr2data_addr_posted : in STD_LOGIC;
    p_0_in3_in : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 73 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC
  );
end axi_cdma_0axi_datamover_wrdata_cntl;

architecture STRUCTURE of axi_cdma_0axi_datamover_wrdata_cntl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\ : STD_LOGIC;
  signal \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\ : STD_LOGIC;
  signal n_0_m_axi_rready_INST_0_i_3 : STD_LOGIC;
  signal n_0_m_axi_rready_INST_0_i_4 : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_sig_addr_posted_cntr[2]_i_1\ : STD_LOGIC;
  signal n_0_sig_data2wsc_calc_err_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_1 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_2 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_3 : STD_LOGIC;
  signal n_0_sig_data2wsc_cmd_cmplt_i_4 : STD_LOGIC;
  signal n_0_sig_data2wsc_last_err_i_1 : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[0]_i_2\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_sig_dbeat_cntr[7]_i_1__0\ : STD_LOGIC;
  signal n_0_sig_dqual_reg_empty_i_1 : STD_LOGIC;
  signal n_0_sig_dqual_reg_full_i_1 : STD_LOGIC;
  signal n_0_sig_first_dbeat_i_2 : STD_LOGIC;
  signal n_0_sig_first_dbeat_reg : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_1__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_2 : STD_LOGIC;
  signal \n_0_sig_last_dbeat_i_4__0\ : STD_LOGIC;
  signal n_0_sig_last_dbeat_i_5 : STD_LOGIC;
  signal n_0_sig_last_dbeat_reg : STD_LOGIC;
  signal n_0_sig_last_reg_out_i_2 : STD_LOGIC;
  signal n_0_sig_ld_new_cmd_reg_i_1 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_4 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_6 : STD_LOGIC;
  signal n_0_sig_next_calc_error_reg_i_8 : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[16]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[17]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[18]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[19]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[20]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[21]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[22]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[23]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[24]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[25]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[26]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[27]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[28]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[29]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[30]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[31]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_sig_next_strt_strb_reg_reg[9]\ : STD_LOGIC;
  signal n_0_sig_push_err2wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_1 : STD_LOGIC;
  signal n_0_sig_push_to_wsc_i_2 : STD_LOGIC;
  signal \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 85 downto 17 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_mmap_dbeat_1 : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg_0 : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_3 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_4 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_2 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_3 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_4 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_2\ : label is "soft_lutpair259";
  attribute counter : integer;
  attribute counter of \sig_dbeat_cntr_reg[0]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[1]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[2]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[3]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[4]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[5]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[6]\ : label is 11;
  attribute counter of \sig_dbeat_cntr_reg[7]\ : label is 11;
  attribute SOFT_HLUTNM of sig_dqual_reg_empty_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of sig_dqual_reg_full_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair257";
begin
  Din(2 downto 0) <= \^din\(2 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\FSM_onehot_sig_sm_state[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => sig_mm2s_interr,
      I1 => sig_s2mm_interr,
      I2 => \^o2\,
      I3 => I7,
      I4 => p_15_out,
      O => O4
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\axi_cdma_0axi_datamover_fifo__parameterized5\
    port map (
      D(7 downto 0) => \p_0_in__1\(7 downto 0),
      Din(74) => I7,
      Din(73 downto 0) => I10(73 downto 0),
      Dout(67 downto 64) => p_0_out(85 downto 82),
      Dout(63 downto 0) => p_0_out(80 downto 17),
      I1 => n_0_sig_first_dbeat_reg,
      I10 => n_0_sig_next_calc_error_reg_i_8,
      I11 => n_0_sig_last_reg_out_i_2,
      I12 => \n_0_sig_dbeat_cntr[5]_i_2__0\,
      I13 => \n_0_sig_dbeat_cntr[0]_i_2\,
      I14 => I11,
      I15 => I12,
      I2 => n_0_sig_first_dbeat_i_2,
      I3 => \n_0_sig_last_dbeat_i_4__0\,
      I4 => n_0_sig_last_dbeat_reg,
      I5 => I3,
      I6 => I6,
      I7 => I2,
      I8 => \^o2\,
      I9 => n_0_m_axi_rready_INST_0_i_4,
      O1 => O1,
      O2 => sig_inhibit_rdy_n,
      O3 => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O4 => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O5 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      S0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_1_out => p_1_out,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rd_empty => sig_rd_empty,
      sig_skid2data_wready => sig_skid2data_wready
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8888888888888"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_tlast_err_stop\,
      I2 => sig_inhibit_rdy_n_0,
      I3 => I1,
      I4 => \^sig_push_to_wsc\,
      I5 => \^o2\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\,
      Q => \^sig_tlast_err_stop\,
      R => \<const0>\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^o2\,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3733FFFF0000"
    )
    port map (
      I0 => CO(0),
      I1 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => n_0_sig_next_calc_error_reg_i_6,
      I3 => sig_next_eof_reg_0,
      I4 => I2,
      I5 => I5,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF202020"
    )
    port map (
      I0 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => sig_next_eof_reg_0,
      I3 => m_axi_rlast,
      I4 => sig_next_eof_reg,
      I5 => I8,
      O => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_skid2data_wready,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => n_0_m_axi_rready_INST_0_i_3,
      I5 => n_0_m_axi_rready_INST_0_i_4,
      O => \^o3\
    );
m_axi_rready_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr2data_addr_posted,
      O => n_0_m_axi_rready_INST_0_i_3
    );
m_axi_rready_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(2),
      O => n_0_m_axi_rready_INST_0_i_4
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9996664"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[0]_i_1\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B4D2D0"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[1]_i_1\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40FD00"
    )
    port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => sig_addr2data_addr_posted,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \n_0_sig_addr_posted_cntr[2]_i_1\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[0]_i_1\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[1]_i_1\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_addr_posted_cntr[2]_i_1\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^din\(2),
      I1 => n_0_sig_data2wsc_cmd_cmplt_i_2,
      I2 => \^sig_next_calc_error_reg\,
      I3 => n_0_sig_data2wsc_cmd_cmplt_i_4,
      O => n_0_sig_data2wsc_calc_err_i_1
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_calc_err_i_1,
      Q => \^din\(2),
      R => \<const0>\
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
    port map (
      I0 => \^din\(0),
      I1 => n_0_sig_data2wsc_cmd_cmplt_i_2,
      I2 => n_0_sig_data2wsc_cmd_cmplt_i_3,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      I4 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\,
      I5 => n_0_sig_data2wsc_cmd_cmplt_i_4,
      O => n_0_sig_data2wsc_cmd_cmplt_i_1
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => sig_push_err2wsc,
      I3 => \^sig_tlast_err_stop\,
      O => n_0_sig_data2wsc_cmd_cmplt_i_2
    );
sig_data2wsc_cmd_cmplt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => sig_next_cmd_cmplt_reg,
      O => n_0_sig_data2wsc_cmd_cmplt_i_3
    );
sig_data2wsc_cmd_cmplt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0045FFFF"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => I4,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_data2wsc_cmd_cmplt_i_4
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_cmd_cmplt_i_1,
      Q => \^din\(0),
      R => \<const0>\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
    port map (
      I0 => \^din\(1),
      I1 => n_0_sig_data2wsc_cmd_cmplt_i_2,
      I2 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\,
      I3 => \n_0_GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\,
      I4 => \^o2\,
      I5 => n_0_sig_data2wsc_cmd_cmplt_i_4,
      O => n_0_sig_data2wsc_last_err_i_1
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_data2wsc_last_err_i_1,
      Q => \^din\(1),
      R => \<const0>\
    );
\sig_dbeat_cntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
    port map (
      I0 => I3,
      I1 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => sig_next_sequential_reg,
      I3 => n_0_sig_last_dbeat_reg,
      I4 => sig_dqual_reg_empty,
      O => \n_0_sig_dbeat_cntr[0]_i_2\
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(2),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(0),
      O => \n_0_sig_dbeat_cntr[5]_i_2__0\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => \n_0_sig_dbeat_cntr[7]_i_1__0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \n_0_sig_dbeat_cntr[7]_i_1__0\,
      D => \p_0_in__1\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_dqual_reg_empty,
      I2 => sig_clr_dqual_reg,
      O => n_0_sig_dqual_reg_empty_i_1
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_empty_i_1,
      Q => sig_dqual_reg_empty,
      R => \<const0>\
    );
sig_dqual_reg_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_push_dqual_reg,
      I2 => sig_clr_dqual_reg,
      O => n_0_sig_dqual_reg_full_i_1
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_dqual_reg_full_i_1,
      Q => sig_dqual_reg_full,
      R => \<const0>\
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1555FFFFFFFF"
    )
    port map (
      I0 => sig_dqual_reg_empty,
      I1 => n_0_sig_last_dbeat_reg,
      I2 => sig_next_sequential_reg,
      I3 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => I3,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => n_0_sig_first_dbeat_i_2
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_4_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      Q => n_0_sig_first_dbeat_reg,
      R => \<const0>\
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
    port map (
      I0 => \^o2\,
      I1 => I2,
      I2 => sig_halt_reg_dly3,
      I3 => n_0_m_axi_rready_INST_0_i_4,
      I4 => \^sig_next_calc_error_reg\,
      O => O7
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A220AFF0A220A00"
    )
    port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => n_0_sig_last_dbeat_i_2,
      I2 => \n_5_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I3 => \USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/S0\,
      I4 => \n_0_sig_last_dbeat_i_4__0\,
      I5 => n_0_sig_last_dbeat_reg,
      O => \n_0_sig_last_dbeat_i_1__0\
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => n_0_sig_last_dbeat_i_5,
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(7),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => \sig_dbeat_cntr_reg__0\(0),
      O => n_0_sig_last_dbeat_i_2
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => n_0_sig_next_calc_error_reg_i_6,
      I1 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \n_0_sig_last_dbeat_i_4__0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(4),
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => n_0_sig_last_dbeat_i_5
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => \n_0_sig_last_dbeat_i_1__0\,
      Q => n_0_sig_last_dbeat_reg,
      R => \<const0>\
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => sig_dqual_reg_full,
      O => sig_last_mmap_dbeat_1
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_rlast,
      I1 => \^o6\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => sig_last_mmap_dbeat_1,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => n_0_sig_last_reg_out_i_2,
      I4 => p_0_in3_in,
      I5 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \sig_dbeat_cntr_reg__0\(1),
      I1 => \sig_dbeat_cntr_reg__0\(0),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(3),
      I5 => \sig_dbeat_cntr_reg__0\(4),
      O => n_0_sig_last_reg_out_i_2
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(7),
      I3 => n_0_sig_last_reg_out_i_2,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => sig_push_dqual_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => n_0_sig_ld_new_cmd_reg_i_1
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_ld_new_cmd_reg_i_1,
      Q => sig_ld_new_cmd_reg,
      R => \<const0>\
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00FFFFFFFF"
    )
    port map (
      I0 => I3,
      I1 => n_0_sig_next_calc_error_reg_i_4,
      I2 => sig_dqual_reg_empty,
      I3 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I4 => n_0_sig_next_calc_error_reg_i_6,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
    port map (
      I0 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      I1 => sig_next_sequential_reg,
      I2 => n_0_sig_last_dbeat_reg,
      I3 => sig_dqual_reg_empty,
      I4 => I3,
      O => sig_push_dqual_reg
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => n_0_sig_last_dbeat_reg,
      I1 => sig_next_sequential_reg,
      O => n_0_sig_next_calc_error_reg_i_4
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => n_0_sig_last_reg_out_i_2,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      O => n_0_sig_next_calc_error_reg_i_6
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      O => O9
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5FF"
    )
    port map (
      I0 => n_0_m_axi_rready_INST_0_i_3,
      I1 => I2,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg\,
      O => n_0_sig_next_calc_error_reg_i_8
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(85),
      Q => \^sig_next_calc_error_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I6,
      I1 => \^o3\,
      I2 => I2,
      O => \^o6\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(84),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(82),
      Q => sig_next_eof_reg_0,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(49),
      Q => \^q\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(59),
      Q => \^q\(10),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(60),
      Q => \^q\(11),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(61),
      Q => \^q\(12),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(62),
      Q => \^q\(13),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(63),
      Q => \^q\(14),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(64),
      Q => \^q\(15),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(65),
      Q => \^q\(16),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(66),
      Q => \^q\(17),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(67),
      Q => \^q\(18),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(68),
      Q => \^q\(19),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(50),
      Q => \^q\(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(69),
      Q => \^q\(20),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(70),
      Q => \^q\(21),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(71),
      Q => \^q\(22),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(72),
      Q => \^q\(23),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(73),
      Q => \^q\(24),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(74),
      Q => \^q\(25),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(75),
      Q => \^q\(26),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(76),
      Q => \^q\(27),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(77),
      Q => \^q\(28),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(78),
      Q => \^q\(29),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(51),
      Q => \^q\(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(79),
      Q => \^q\(30),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(80),
      Q => \^q\(31),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(52),
      Q => \^q\(3),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(53),
      Q => \^q\(4),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(54),
      Q => \^q\(5),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(55),
      Q => \^q\(6),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(56),
      Q => \^q\(7),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(57),
      Q => \^q\(8),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(58),
      Q => \^q\(9),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(83),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(17),
      Q => \n_0_sig_next_strt_strb_reg_reg[0]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(27),
      Q => \n_0_sig_next_strt_strb_reg_reg[10]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(28),
      Q => \n_0_sig_next_strt_strb_reg_reg[11]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(29),
      Q => \n_0_sig_next_strt_strb_reg_reg[12]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(30),
      Q => \n_0_sig_next_strt_strb_reg_reg[13]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(31),
      Q => \n_0_sig_next_strt_strb_reg_reg[14]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(32),
      Q => \n_0_sig_next_strt_strb_reg_reg[15]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(33),
      Q => \n_0_sig_next_strt_strb_reg_reg[16]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(34),
      Q => \n_0_sig_next_strt_strb_reg_reg[17]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(35),
      Q => \n_0_sig_next_strt_strb_reg_reg[18]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(36),
      Q => \n_0_sig_next_strt_strb_reg_reg[19]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(18),
      Q => \n_0_sig_next_strt_strb_reg_reg[1]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(37),
      Q => \n_0_sig_next_strt_strb_reg_reg[20]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(38),
      Q => \n_0_sig_next_strt_strb_reg_reg[21]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(39),
      Q => \n_0_sig_next_strt_strb_reg_reg[22]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(40),
      Q => \n_0_sig_next_strt_strb_reg_reg[23]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(41),
      Q => \n_0_sig_next_strt_strb_reg_reg[24]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(42),
      Q => \n_0_sig_next_strt_strb_reg_reg[25]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(43),
      Q => \n_0_sig_next_strt_strb_reg_reg[26]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(44),
      Q => \n_0_sig_next_strt_strb_reg_reg[27]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(45),
      Q => \n_0_sig_next_strt_strb_reg_reg[28]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(46),
      Q => \n_0_sig_next_strt_strb_reg_reg[29]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(19),
      Q => \n_0_sig_next_strt_strb_reg_reg[2]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(47),
      Q => \n_0_sig_next_strt_strb_reg_reg[30]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(48),
      Q => \n_0_sig_next_strt_strb_reg_reg[31]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(20),
      Q => \n_0_sig_next_strt_strb_reg_reg[3]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(21),
      Q => \n_0_sig_next_strt_strb_reg_reg[4]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(22),
      Q => \n_0_sig_next_strt_strb_reg_reg[5]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(23),
      Q => \n_0_sig_next_strt_strb_reg_reg[6]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(24),
      Q => \n_0_sig_next_strt_strb_reg_reg[7]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(25),
      Q => \n_0_sig_next_strt_strb_reg_reg[8]\,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(26),
      Q => \n_0_sig_next_strt_strb_reg_reg[9]\,
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => n_0_sig_push_err2wsc_i_1
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_err2wsc_i_1,
      Q => sig_push_err2wsc,
      R => \<const0>\
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C4C4C000C0C0"
    )
    port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \^sig_push_to_wsc\,
      I3 => I1,
      I4 => sig_inhibit_rdy_n_0,
      I5 => n_0_sig_push_to_wsc_i_2,
      O => n_0_sig_push_to_wsc_i_1
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => sig_push_err2wsc,
      I1 => n_0_sig_next_calc_error_reg_i_6,
      I2 => \n_7_GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\,
      O => n_0_sig_push_to_wsc_i_2
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => m_axi_aclk,
      CE => \<const1>\,
      D => n_0_sig_push_to_wsc_i_1,
      Q => \^sig_push_to_wsc\,
      R => \<const0>\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
    port map (
      I0 => I2,
      I1 => \^o2\,
      I2 => I6,
      I3 => n_0_sig_next_calc_error_reg_i_8,
      I4 => n_0_m_axi_rready_INST_0_i_4,
      O => O5
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[0]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(0),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(0),
      O => D(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[10]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(10),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(10),
      O => D(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[11]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(11),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(11),
      O => D(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[12]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(12),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(12),
      O => D(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[13]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(13),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(13),
      O => D(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[14]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(14),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(14),
      O => D(14)
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[15]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(15),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(15),
      O => D(15)
    );
\sig_strb_reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[16]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(16),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(16),
      O => D(16)
    );
\sig_strb_reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[17]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(17),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(17),
      O => D(17)
    );
\sig_strb_reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[18]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(18),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(18),
      O => D(18)
    );
\sig_strb_reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[19]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(19),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(19),
      O => D(19)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[1]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(1),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(1),
      O => D(1)
    );
\sig_strb_reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[20]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(20),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(20),
      O => D(20)
    );
\sig_strb_reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[21]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(21),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(21),
      O => D(21)
    );
\sig_strb_reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[22]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(22),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(22),
      O => D(22)
    );
\sig_strb_reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[23]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(23),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(23),
      O => D(23)
    );
\sig_strb_reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[24]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(24),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(24),
      O => D(24)
    );
\sig_strb_reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[25]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(25),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(25),
      O => D(25)
    );
\sig_strb_reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[26]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(26),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(26),
      O => D(26)
    );
\sig_strb_reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[27]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(27),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(27),
      O => D(27)
    );
\sig_strb_reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[28]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(28),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(28),
      O => D(28)
    );
\sig_strb_reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[29]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(29),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(29),
      O => D(29)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[2]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(2),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(2),
      O => D(2)
    );
\sig_strb_reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[30]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(30),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(30),
      O => D(30)
    );
\sig_strb_reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[31]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(31),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(31),
      O => D(31)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[3]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(3),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(3),
      O => D(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[4]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(4),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(4),
      O => D(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[5]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(5),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(5),
      O => D(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[6]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(6),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(6),
      O => D(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[7]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(7),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(7),
      O => D(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[8]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(8),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(8),
      O => D(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[9]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(9),
      I3 => n_0_sig_last_dbeat_reg,
      I4 => p_0_in3_in,
      I5 => I9(9),
      O => D(9)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[0]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(0),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[10]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(10),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[11]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(11),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[12]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(12),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[13]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(13),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[14]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(14),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[15]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(15),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(15)
    );
\sig_strb_skid_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[16]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(16),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(16)
    );
\sig_strb_skid_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[17]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(17),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(17)
    );
\sig_strb_skid_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[18]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(18),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(18)
    );
\sig_strb_skid_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[19]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(19),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(19)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[1]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(1),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(1)
    );
\sig_strb_skid_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[20]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(20),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(20)
    );
\sig_strb_skid_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[21]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(21),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(21)
    );
\sig_strb_skid_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[22]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(22),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(22)
    );
\sig_strb_skid_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[23]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(23),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(23)
    );
\sig_strb_skid_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[24]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(24),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(24)
    );
\sig_strb_skid_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[25]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(25),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(25)
    );
\sig_strb_skid_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[26]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(26),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(26)
    );
\sig_strb_skid_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[27]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(27),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(27)
    );
\sig_strb_skid_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[28]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(28),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(28)
    );
\sig_strb_skid_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[29]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(29),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(29)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[2]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(2),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(2)
    );
\sig_strb_skid_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[30]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(30),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(30)
    );
\sig_strb_skid_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[31]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(31),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(31)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[3]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(3),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[4]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(4),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[5]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(5),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[6]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(6),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[7]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(7),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[8]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(8),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
    port map (
      I0 => \n_0_sig_next_strt_strb_reg_reg[9]\,
      I1 => n_0_sig_first_dbeat_reg,
      I2 => \^q\(9),
      I3 => n_0_sig_last_dbeat_reg,
      O => O10(9)
    );
\sig_wdc_statcnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
    port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => \^sig_push_to_wsc\,
      I2 => I1,
      I3 => sig_inhibit_rdy_n_0,
      O => O8
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_mm2s_full_wrap is
  port (
    sig_stream_rst : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_13_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_dm_s2mm_halt : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    I3 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_cdma_0axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of axi_cdma_0axi_datamover_mm2s_full_wrap is
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal n_0_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_burst_type_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_10_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_12_I_MSTR_PCC : STD_LOGIC;
  signal n_132_I_MSTR_PCC : STD_LOGIC;
  signal n_133_I_MSTR_PCC : STD_LOGIC;
  signal n_134_I_MSTR_PCC : STD_LOGIC;
  signal n_135_I_MSTR_PCC : STD_LOGIC;
  signal n_136_I_MSTR_PCC : STD_LOGIC;
  signal n_137_I_MSTR_PCC : STD_LOGIC;
  signal n_138_I_MSTR_PCC : STD_LOGIC;
  signal n_139_I_MSTR_PCC : STD_LOGIC;
  signal n_13_I_MSTR_PCC : STD_LOGIC;
  signal n_14_I_MSTR_PCC : STD_LOGIC;
  signal n_15_I_MSTR_PCC : STD_LOGIC;
  signal n_1_I_ADDR_CNTL : STD_LOGIC;
  signal n_3_I_CMD_STATUS : STD_LOGIC;
  signal n_61_I_CMD_STATUS : STD_LOGIC;
  signal n_62_I_CMD_STATUS : STD_LOGIC;
  signal n_63_I_CMD_STATUS : STD_LOGIC;
  signal n_7_I_MSTR_PCC : STD_LOGIC;
  signal n_7_I_RD_DATA_CNTL : STD_LOGIC;
  signal n_8_I_MSTR_PCC : STD_LOGIC;
  signal n_9_I_MSTR_PCC : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_clr_cmd2data_valid : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_parent_done : STD_LOGIC;
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
begin
  Din(0) <= \^din\(0);
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.axi_cdma_0axi_datamover_addr_cntl
    port map (
      Din(38 downto 32) => sig_mstr2data_len(6 downto 0),
      Din(31 downto 0) => sig_mstr2addr_addr(31 downto 0),
      I1 => \^sig_stream_rst\,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => \^din\(0),
      O1 => n_1_I_ADDR_CNTL,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_burst(0) => sig_mstr2addr_burst(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_reset_reg => sig_reset_reg
    );
I_CMD_STATUS: entity work.axi_cdma_0axi_datamover_cmd_status_3
    port map (
      D(55 downto 0) => D(55 downto 0),
      I1 => n_139_I_MSTR_PCC,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => \^sig_stream_rst\,
      O1 => O1,
      O2 => n_3_I_CMD_STATUS,
      O3 => n_61_I_CMD_STATUS,
      O4 => n_62_I_CMD_STATUS,
      O5 => n_63_I_CMD_STATUS,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      m_axi_aclk => m_axi_aclk,
      p_13_out => p_13_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.axi_cdma_0axi_datamover_pcc
    port map (
      DI(0) => DI(0),
      Din(73) => sig_mstr2data_cmd_cmplt,
      Din(72) => sig_mstr2data_sequential,
      Din(71) => sig_mstr2data_eof,
      Din(70 downto 39) => sig_mstr2data_last_strb(31 downto 0),
      Din(38 downto 7) => sig_mstr2data_strt_strb(31 downto 0),
      Din(6 downto 0) => sig_mstr2data_len(6 downto 0),
      E(0) => sig_sm_ld_calc3_reg,
      I1 => \^sig_stream_rst\,
      I10 => n_0_sig_input_eof_reg_i_1,
      I11(1 downto 0) => I1(1 downto 0),
      I12(54 downto 23) => sig_cmd2mstr_command(63 downto 32),
      I12(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      I13 => n_1_I_ADDR_CNTL,
      I14 => n_0_I_RD_DATA_CNTL,
      I2 => n_0_sig_calc_error_reg_i_1,
      I3 => n_0_sig_calc_error_pushed_i_1,
      I4 => n_0_sig_no_btt_residue_ireg1_i_1,
      I5 => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      I6 => n_0_sig_addr_aligned_ireg1_i_1,
      I7 => n_0_sig_parent_done_i_1,
      I8 => n_0_sig_input_burst_type_reg_i_1,
      I9 => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      O1 => \^din\(0),
      O10 => n_132_I_MSTR_PCC,
      O11 => n_133_I_MSTR_PCC,
      O12 => n_134_I_MSTR_PCC,
      O13 => n_135_I_MSTR_PCC,
      O14 => n_136_I_MSTR_PCC,
      O15 => n_137_I_MSTR_PCC,
      O16 => n_138_I_MSTR_PCC,
      O17 => n_139_I_MSTR_PCC,
      O2 => n_7_I_MSTR_PCC,
      O3 => n_8_I_MSTR_PCC,
      O4 => n_9_I_MSTR_PCC,
      O5 => n_12_I_MSTR_PCC,
      O6 => n_13_I_MSTR_PCC,
      O7 => n_15_I_MSTR_PCC,
      O8(0) => sig_mbaa_addr_cntr_slice_im0(8),
      O9(31 downto 0) => sig_mstr2addr_addr(31 downto 0),
      Q(0) => n_14_I_MSTR_PCC,
      S(0) => S(0),
      m_axi_aclk => m_axi_aclk,
      sig_bytes_to_mbaa_im0(3 downto 0) => sig_bytes_to_mbaa_im0(3 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_last_xfer_valid_im1 => sig_last_xfer_valid_im1,
      sig_ld_xfer_reg => sig_ld_xfer_reg,
      sig_ld_xfer_reg_tmp => sig_ld_xfer_reg_tmp,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mstr2addr_burst(0) => sig_mstr2addr_burst(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_parent_done => sig_parent_done,
      sig_push_input_reg12_out => sig_push_input_reg12_out,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_sm_ld_calc1_reg => sig_sm_ld_calc1_reg,
      sig_sm_pop_input_reg => sig_sm_pop_input_reg,
      sig_xfer_reg_empty => sig_xfer_reg_empty
    );
I_RD_DATA_CNTL: entity work.axi_cdma_0axi_datamover_rddata_cntl
    port map (
      CO(0) => CO(0),
      Din(73) => sig_mstr2data_cmd_cmplt,
      Din(72) => sig_mstr2data_sequential,
      Din(71) => sig_mstr2data_eof,
      Din(70 downto 39) => sig_mstr2data_last_strb(31 downto 0),
      Din(38 downto 7) => sig_mstr2data_strt_strb(31 downto 0),
      Din(6 downto 0) => sig_mstr2data_len(6 downto 0),
      I1 => \^sig_stream_rst\,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => I2,
      I4 => I3,
      I5 => \^din\(0),
      O1 => n_0_I_RD_DATA_CNTL,
      O2 => n_7_I_RD_DATA_CNTL,
      O3 => O3,
      O4 => n_10_I_RD_DATA_CNTL,
      O5 => O4,
      O6 => O5,
      Q(31 downto 0) => Q(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => sig_init_reg2,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(5 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RD_STATUS_CNTLR: entity work.axi_cdma_0axi_datamover_rd_status_cntl
    port map (
      I1 => n_10_I_RD_DATA_CNTL,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.axi_cdma_0axi_datamover_reset_2
    port map (
      I1 => n_7_I_RD_DATA_CNTL,
      O1 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O2 => O2,
      O3 => \^sig_stream_rst\,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg => sig_s_h_halt_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202000"
    )
    port map (
      I0 => n_136_I_MSTR_PCC,
      I1 => sig_mbaa_addr_cntr_slice_im0(8),
      I2 => n_137_I_MSTR_PCC,
      I3 => sig_mmap_reset_reg,
      I4 => sig_sm_ld_calc1_reg,
      I5 => n_9_I_MSTR_PCC,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
    port map (
      I0 => n_135_I_MSTR_PCC,
      I1 => n_134_I_MSTR_PCC,
      I2 => sig_mmap_reset_reg,
      I3 => sig_sm_ld_calc1_reg,
      I4 => n_8_I_MSTR_PCC,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^din\(0),
      I4 => sig_mmap_reset_reg,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => n_62_I_CMD_STATUS,
      I1 => n_63_I_CMD_STATUS,
      I2 => n_3_I_CMD_STATUS,
      I3 => n_61_I_CMD_STATUS,
      I4 => n_15_I_MSTR_PCC,
      I5 => \^din\(0),
      O => n_0_sig_calc_error_reg_i_1
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => sig_mstr2addr_burst(0),
      I1 => sig_push_input_reg12_out,
      I2 => sig_cmd2mstr_command(23),
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      I5 => sig_mmap_reset_reg,
      O => n_0_sig_input_burst_type_reg_i_1
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => n_13_I_MSTR_PCC,
      I1 => sig_push_input_reg12_out,
      I2 => sig_cmd2mstr_command(30),
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      I5 => sig_mmap_reset_reg,
      O => n_0_sig_input_eof_reg_i_1
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202000"
    )
    port map (
      I0 => n_132_I_MSTR_PCC,
      I1 => n_14_I_MSTR_PCC,
      I2 => n_133_I_MSTR_PCC,
      I3 => sig_mmap_reset_reg,
      I4 => sig_sm_ld_calc1_reg,
      I5 => n_7_I_MSTR_PCC,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => sig_mmap_reset_reg,
      O => n_0_sig_parent_done_i_1
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101000"
    )
    port map (
      I0 => sig_mstr2data_len(3),
      I1 => sig_mstr2data_len(6),
      I2 => n_138_I_MSTR_PCC,
      I3 => sig_mmap_reset_reg,
      I4 => sig_sm_ld_calc3_reg,
      I5 => n_12_I_MSTR_PCC,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover_s2mm_full_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    Din : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    sig_last_mmap_dbeat : out STD_LOGIC;
    O4 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    I7 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_out : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end axi_cdma_0axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of axi_cdma_0axi_datamover_s2mm_full_wrap is
  signal \^din\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_sig_addr_aligned_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_brst_cnt_eq_one_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_pushed_i_1 : STD_LOGIC;
  signal n_0_sig_calc_error_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_burst_type_reg_i_1 : STD_LOGIC;
  signal n_0_sig_input_eof_reg_i_1 : STD_LOGIC;
  signal n_0_sig_no_btt_residue_ireg1_i_1 : STD_LOGIC;
  signal n_0_sig_parent_done_i_1 : STD_LOGIC;
  signal n_0_sig_xfer_len_eq_0_ireg3_i_1 : STD_LOGIC;
  signal n_10_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_11_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_12_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_131_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_132_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_133_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_134_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_135_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_136_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_137_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_138_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_13_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_13_I_WR_DATA_CNTL : STD_LOGIC;
  signal \n_14_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_15_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_16_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_17_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_18_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_1_I_ADDR_CNTL : STD_LOGIC;
  signal n_1_I_WR_DATA_CNTL : STD_LOGIC;
  signal n_5_I_CMD_STATUS : STD_LOGIC;
  signal n_5_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal n_63_I_CMD_STATUS : STD_LOGIC;
  signal n_64_I_CMD_STATUS : STD_LOGIC;
  signal n_65_I_CMD_STATUS : STD_LOGIC;
  signal \n_7_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal \n_8_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal n_8_I_WR_STATUS_CNTLR : STD_LOGIC;
  signal \n_9_GEN_INCLUDE_PCC.I_MSTR_PCC\ : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_4_out_0 : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_clr_cmd2data_valid : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_last_xfer_valid_im1 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_wstrb_demux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
begin
  Din(0) <= \^din\(0);
  O1 <= \^o1\;
  sig_halt_reg <= \^sig_halt_reg\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_init_reg2 <= \^sig_init_reg2\;
  sig_reset_reg <= \^sig_reset_reg\;
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\axi_cdma_0axi_datamover_pcc__parameterized0\
    port map (
      Din(73) => p_2_out,
      Din(72) => p_4_out_0,
      Din(71) => p_5_out,
      Din(70 downto 39) => p_7_out(31 downto 0),
      Din(38 downto 7) => p_8_out(31 downto 0),
      Din(6 downto 0) => p_9_out(6 downto 0),
      E(0) => sig_sm_ld_calc3_reg,
      I1 => n_0_sig_calc_error_reg_i_1,
      I10(0) => I2(0),
      I11(0) => I3(0),
      I12(1 downto 0) => I4(1 downto 0),
      I13(54 downto 23) => sig_cmd2mstr_command(63 downto 32),
      I13(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      I14 => n_1_I_ADDR_CNTL,
      I15 => n_1_I_WR_DATA_CNTL,
      I2 => n_0_sig_calc_error_pushed_i_1,
      I3 => n_0_sig_no_btt_residue_ireg1_i_1,
      I4 => n_0_sig_brst_cnt_eq_one_ireg1_i_1,
      I5 => n_0_sig_addr_aligned_ireg1_i_1,
      I6 => n_0_sig_parent_done_i_1,
      I7 => n_0_sig_input_burst_type_reg_i_1,
      I8 => n_0_sig_xfer_len_eq_0_ireg3_i_1,
      I9 => n_0_sig_input_eof_reg_i_1,
      O1 => \^din\(0),
      O10 => \n_132_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O11 => \n_133_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O12 => \n_134_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O13 => \n_135_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O14 => \n_136_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O15 => \n_137_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O16 => \n_138_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O2 => \n_7_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O3 => \n_8_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O4 => \n_9_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O5 => \n_12_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O6 => \n_13_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O7 => \n_15_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O8(31 downto 0) => p_20_out(31 downto 0),
      O9 => \n_131_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      Q(0) => \n_14_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      p_12_out => p_12_out,
      p_17_out(0) => p_17_out(0),
      p_1_out => p_1_out,
      sig_bytes_to_mbaa_im0(3 downto 0) => sig_bytes_to_mbaa_im0(3 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_last_xfer_valid_im1 => sig_last_xfer_valid_im1,
      sig_ld_xfer_reg => sig_ld_xfer_reg,
      sig_ld_xfer_reg_tmp => sig_ld_xfer_reg_tmp,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_parent_done => sig_parent_done,
      sig_push_input_reg12_out => sig_push_input_reg12_out,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_sm_ld_calc1_reg => sig_sm_ld_calc1_reg,
      sig_sm_pop_input_reg => sig_sm_pop_input_reg,
      sig_xfer_reg_empty => sig_xfer_reg_empty
    );
I_ADDR_CNTL: entity work.\axi_cdma_0axi_datamover_addr_cntl__parameterized0\
    port map (
      Din(39) => p_17_out(0),
      Din(38 downto 32) => p_9_out(6 downto 0),
      Din(31 downto 0) => p_20_out(31 downto 0),
      I1 => \^o1\,
      I2 => \^sig_halt_reg\,
      I3 => \^din\(0),
      I4 => \^sig_reset_reg\,
      I5 => \^sig_init_reg2\,
      O1 => n_1_I_ADDR_CNTL,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      p_12_out => p_12_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\
    );
I_CMD_STATUS: entity work.axi_cdma_0axi_datamover_cmd_status
    port map (
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      I1 => \n_138_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      O1 => \^sig_reset_reg\,
      O2 => \^sig_init_reg2\,
      O3 => n_5_I_CMD_STATUS,
      O4 => n_63_I_CMD_STATUS,
      O5 => n_64_I_CMD_STATUS,
      O6 => n_65_I_CMD_STATUS,
      O7 => O5,
      O8(2 downto 0) => O6(2 downto 0),
      Q(56 downto 25) => sig_cmd2mstr_command(63 downto 32),
      Q(24) => sig_cmd2mstr_command(30),
      Q(23 downto 0) => sig_cmd2mstr_command(23 downto 0),
      SR(0) => SR(0),
      cdma_tvect_out(0) => cdma_tvect_out(0),
      m_axi_aclk => m_axi_aclk,
      p_14_out => p_14_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.axi_cdma_0axi_datamover_reset
    port map (
      I1 => I1,
      I2 => n_8_I_WR_STATUS_CNTLR,
      m_axi_aclk => m_axi_aclk,
      p_6_out => p_6_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\
    );
I_S2MM_MMAP_SKID_BUF: entity work.axi_cdma_0axi_datamover_skid2mm_buf
    port map (
      D(31 downto 0) => sig_strb_skid_mux_out(31 downto 0),
      I1 => \^sig_reset_reg\,
      I2 => n_13_I_WR_DATA_CNTL,
      I3(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      Q(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_in3_in => p_0_in3_in,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_skid2data_wready => sig_skid2data_wready
    );
I_WR_DATA_CNTL: entity work.axi_cdma_0axi_datamover_wrdata_cntl
    port map (
      CO(0) => CO(0),
      D(31 downto 0) => sig_strb_skid_mux_out(31 downto 0),
      Din(2) => sig_data2wsc_calc_err,
      Din(1) => sig_data2wsc_last_err,
      Din(0) => sig_data2wsc_cmd_cmplt,
      I1 => n_5_I_WR_STATUS_CNTLR,
      I10(73) => p_2_out,
      I10(72) => p_4_out_0,
      I10(71) => p_5_out,
      I10(70 downto 39) => p_7_out(31 downto 0),
      I10(38 downto 7) => p_8_out(31 downto 0),
      I10(6 downto 0) => p_9_out(6 downto 0),
      I11 => \^sig_reset_reg\,
      I12 => \^sig_init_reg2\,
      I2 => \^sig_halt_reg\,
      I3 => n_11_I_WR_STATUS_CNTLR,
      I4 => n_10_I_WR_STATUS_CNTLR,
      I5 => I5,
      I6 => I6,
      I7 => \^din\(0),
      I8 => I7,
      I9(31 downto 0) => sig_strb_skid_reg(31 downto 0),
      O1 => n_1_I_WR_DATA_CNTL,
      O10(31 downto 0) => sig_wstrb_demux_out(31 downto 0),
      O2 => \^o1\,
      O3 => O2,
      O4 => O3,
      O5 => n_13_I_WR_DATA_CNTL,
      O6 => O4,
      O7 => n_16_I_WR_DATA_CNTL,
      O8 => n_17_I_WR_DATA_CNTL,
      O9 => n_18_I_WR_DATA_CNTL,
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      p_0_in3_in => p_0_in3_in,
      p_15_out => p_15_out,
      p_1_out => p_1_out,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_clr_cmd2data_valid => sig_clr_cmd2data_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_skid2data_wready => sig_skid2data_wready,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
I_WR_STATUS_CNTLR: entity work.axi_cdma_0axi_datamover_wr_status_cntl
    port map (
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Din(2) => sig_data2wsc_calc_err,
      Din(1) => sig_data2wsc_last_err,
      Din(0) => sig_data2wsc_cmd_cmplt,
      I1 => n_17_I_WR_DATA_CNTL,
      I2 => n_16_I_WR_DATA_CNTL,
      I3 => n_18_I_WR_DATA_CNTL,
      I4 => \^sig_reset_reg\,
      I5 => \^sig_init_reg2\,
      O1 => \^sig_halt_reg\,
      O2 => n_5_I_WR_STATUS_CNTLR,
      O3 => n_8_I_WR_STATUS_CNTLR,
      O4 => n_10_I_WR_STATUS_CNTLR,
      O5 => n_11_I_WR_STATUS_CNTLR,
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_addr2data_addr_posted => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_rd_empty => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_rd_empty\,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => \n_135_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I1 => \n_136_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2 => sig_mmap_reset_reg,
      I3 => sig_sm_ld_calc1_reg,
      I4 => \n_9_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O => n_0_sig_addr_aligned_ireg1_i_1
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
    port map (
      I0 => \n_134_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I1 => \n_133_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2 => sig_mmap_reset_reg,
      I3 => sig_sm_ld_calc1_reg,
      I4 => \n_8_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O => n_0_sig_brst_cnt_eq_one_ireg1_i_1
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
    port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^din\(0),
      I4 => sig_mmap_reset_reg,
      O => n_0_sig_calc_error_pushed_i_1
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
    port map (
      I0 => n_64_I_CMD_STATUS,
      I1 => n_65_I_CMD_STATUS,
      I2 => n_5_I_CMD_STATUS,
      I3 => n_63_I_CMD_STATUS,
      I4 => \n_15_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I5 => \^din\(0),
      O => n_0_sig_calc_error_reg_i_1
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => p_17_out(0),
      I1 => sig_push_input_reg12_out,
      I2 => sig_cmd2mstr_command(23),
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      I5 => sig_mmap_reset_reg,
      O => n_0_sig_input_burst_type_reg_i_1
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => \n_13_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I1 => sig_push_input_reg12_out,
      I2 => sig_cmd2mstr_command(30),
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      I5 => sig_mmap_reset_reg,
      O => n_0_sig_input_eof_reg_i_1
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020FF20202000"
    )
    port map (
      I0 => \n_131_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I1 => \n_14_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I2 => \n_132_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I3 => sig_mmap_reset_reg,
      I4 => sig_sm_ld_calc1_reg,
      I5 => \n_7_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O => n_0_sig_no_btt_residue_ireg1_i_1
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
    port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => sig_last_xfer_valid_im1,
      I3 => sig_push_input_reg12_out,
      I4 => sig_mmap_reset_reg,
      O => n_0_sig_parent_done_i_1
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010FF10101000"
    )
    port map (
      I0 => p_9_out(4),
      I1 => p_9_out(6),
      I2 => \n_137_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      I3 => sig_mmap_reset_reg,
      I4 => sig_sm_ld_calc3_reg,
      I5 => \n_12_GEN_INCLUDE_PCC.I_MSTR_PCC\,
      O => n_0_sig_xfer_len_eq_0_ireg3_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_datamover is
  port (
    p_15_out : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_13_out : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    sig_cntl2mm2s_sts_tready : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    sig_dm_s2mm_halt : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sig_mm2s_interr : in STD_LOGIC;
    sig_s2mm_interr : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end axi_cdma_0axi_datamover;

architecture STRUCTURE of axi_cdma_0axi_datamover is
  signal \I_RD_DATA_CNTL/sig_last_mmap_dbeat\ : STD_LOGIC;
  signal \I_RD_DATA_CNTL/sig_next_eof_reg\ : STD_LOGIC;
  signal \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_end_stbs_match_err2\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly3\ : STD_LOGIC;
  signal \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\ : STD_LOGIC;
  signal \^p_14_out\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_s_h_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  p_14_out <= \^p_14_out\;
  p_15_out <= \^p_15_out\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.axi_cdma_0axi_datamover_mm2s_full_wrap
    port map (
      CO(0) => \I_WR_DATA_CNTL/sig_end_stbs_match_err2\,
      D(55 downto 0) => D(55 downto 0),
      DI(0) => DI(0),
      Din(0) => \^p_15_out\,
      I1(1 downto 0) => I1(1 downto 0),
      I2 => \n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      I3 => \n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O1 => \^p_14_out\,
      O2 => \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O3 => \n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O4 => \n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O5 => \n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O6 => O4,
      O7 => O5,
      O8 => O6,
      Q(31) => \n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(30) => \n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(29) => \n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(28) => \n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(27) => \n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(26) => \n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(25) => \n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(24) => \n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(23) => \n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(22) => \n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(21) => \n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(20) => \n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(19) => \n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(18) => \n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(17) => \n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(16) => \n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(15) => \n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(14) => \n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(13) => \n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(12) => \n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(11) => \n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(10) => \n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(9) => \n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(8) => \n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(7) => \n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(6) => \n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(5) => \n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(4) => \n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(3) => \n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(2) => \n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(1) => \n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(0) => \n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      S(0) => S(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      p_13_out => p_13_out,
      p_16_out => p_16_out,
      sig_bytes_to_mbaa_im0(3 downto 0) => sig_bytes_to_mbaa_im0(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_halt_reg_dly3 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      sig_init_reg2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_next_eof_reg => \I_RD_DATA_CNTL/sig_next_eof_reg\,
      sig_reset_reg => \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.axi_cdma_0axi_datamover_s2mm_full_wrap
    port map (
      CO(0) => \I_WR_DATA_CNTL/sig_end_stbs_match_err2\,
      D(55 downto 23) => I5(32 downto 0),
      D(22 downto 0) => D(22 downto 0),
      Din(0) => p_0_out,
      E(0) => E(0),
      I1 => \n_12_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I2(0) => I2(0),
      I3(0) => I3(0),
      I4(1 downto 0) => I4(1 downto 0),
      I5 => \n_17_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I6 => \n_13_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      I7 => \n_16_GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\,
      O1 => sig_data2all_tlast_error,
      O2 => \n_17_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O3 => O2,
      O4 => \n_20_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      O5 => O3,
      O6(2 downto 0) => Q(2 downto 0),
      Q(31) => \n_23_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(30) => \n_24_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(29) => \n_25_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(28) => \n_26_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(27) => \n_27_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(26) => \n_28_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(25) => \n_29_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(24) => \n_30_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(23) => \n_31_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(22) => \n_32_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(21) => \n_33_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(20) => \n_34_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(19) => \n_35_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(18) => \n_36_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(17) => \n_37_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(16) => \n_38_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(15) => \n_39_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(14) => \n_40_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(13) => \n_41_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(12) => \n_42_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(11) => \n_43_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(10) => \n_44_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(9) => \n_45_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(8) => \n_46_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(7) => \n_47_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(6) => \n_48_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(5) => \n_49_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(4) => \n_50_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(3) => \n_51_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(2) => \n_52_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(1) => \n_53_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      Q(0) => \n_54_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\,
      SR(0) => sig_stream_rst,
      cdma_tvect_out(0) => cdma_tvect_out(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_14_out => \^p_14_out\,
      p_15_out => \^p_15_out\,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      sig_bytes_to_mbaa_im0(3 downto 0) => O1(3 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_halt_reg_dly3 => \I_WR_DATA_CNTL/sig_halt_reg_dly3\,
      sig_init_reg2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_last_mmap_dbeat => \I_RD_DATA_CNTL/sig_last_mmap_dbeat\,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_next_eof_reg => \I_RD_DATA_CNTL/sig_next_eof_reg\,
      sig_reset_reg => \I_S2MM_MMAP_SKID_BUF/sig_reset_reg\,
      sig_s2mm_interr => sig_s2mm_interr,
      sig_s_h_halt_reg => sig_s_h_halt_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma_simple_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    O1 : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_bytes_to_mbaa_im0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC
  );
end axi_cdma_0axi_cdma_simple_wrap;

architecture STRUCTURE of axi_cdma_0axi_cdma_simple_wrap is
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal n_10_I_SIMPLE_DMA_CNTLR : STD_LOGIC;
  signal n_11_I_SIMPLE_DMA_CNTLR : STD_LOGIC;
  signal n_12_I_SIMPLE_DMA_CNTLR : STD_LOGIC;
  signal \n_21_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_24_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_403_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_404_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_405_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_406_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_407_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal \n_408_GEN_DM_FULL.I_DATAMOVER_FULL\ : STD_LOGIC;
  signal n_4_I_SIMPLE_REG_MODULE : STD_LOGIC;
  signal n_5_I_SIMPLE_REG_MODULE : STD_LOGIC;
  signal n_5_I_SIMPLE_RST_MODULE : STD_LOGIC;
  signal n_6_I_SIMPLE_REG_MODULE : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal sig_cntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 23 to 23 );
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_halt : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_sm_state0 : STD_LOGIC;
begin
  O2 <= \^o2\;
  O4 <= \^o4\;
  cdma_tvect_out(5 downto 0) <= \^cdma_tvect_out\(5 downto 0);
\GEN_DM_FULL.I_DATAMOVER_FULL\: entity work.axi_cdma_0axi_datamover
    port map (
      D(55 downto 24) => sig_reg2cntlr_src_addr(31 downto 0),
      D(23) => sig_cntl2mm2s_cmd_tdata(23),
      D(22 downto 0) => sig_cntl2s2mm_cmd_tdata(22 downto 0),
      DI(0) => DI(0),
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      I1(1 downto 0) => I1(1 downto 0),
      I2(0) => I2(0),
      I3(0) => I3(0),
      I4(1 downto 0) => I4(1 downto 0),
      I5(32 downto 1) => sig_reg2cntlr_dest_addr(31 downto 0),
      I5(0) => sig_cntl2s2mm_cmd_tdata(23),
      O1(3 downto 0) => O3(3 downto 0),
      O2 => \n_21_GEN_DM_FULL.I_DATAMOVER_FULL\,
      O3 => \n_24_GEN_DM_FULL.I_DATAMOVER_FULL\,
      O4 => \n_403_GEN_DM_FULL.I_DATAMOVER_FULL\,
      O5 => \n_404_GEN_DM_FULL.I_DATAMOVER_FULL\,
      O6 => \n_405_GEN_DM_FULL.I_DATAMOVER_FULL\,
      Q(2) => \n_406_GEN_DM_FULL.I_DATAMOVER_FULL\,
      Q(1) => \n_407_GEN_DM_FULL.I_DATAMOVER_FULL\,
      Q(0) => \n_408_GEN_DM_FULL.I_DATAMOVER_FULL\,
      S(0) => S(0),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_16_out => p_16_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      sig_bytes_to_mbaa_im0(3 downto 0) => sig_bytes_to_mbaa_im0(3 downto 0),
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm_interr => sig_s2mm_interr
    );
I_SIMPLE_DMA_CNTLR: entity work.axi_cdma_0axi_cdma_simple_cntlr
    port map (
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      I1 => n_4_I_SIMPLE_REG_MODULE,
      I2 => n_5_I_SIMPLE_REG_MODULE,
      I3 => n_6_I_SIMPLE_REG_MODULE,
      I4 => \n_21_GEN_DM_FULL.I_DATAMOVER_FULL\,
      I5 => \n_24_GEN_DM_FULL.I_DATAMOVER_FULL\,
      I6(0) => \^cdma_tvect_out\(0),
      I7 => \n_403_GEN_DM_FULL.I_DATAMOVER_FULL\,
      I8 => \n_404_GEN_DM_FULL.I_DATAMOVER_FULL\,
      I9 => \n_405_GEN_DM_FULL.I_DATAMOVER_FULL\,
      O1 => \^o2\,
      O2 => n_10_I_SIMPLE_DMA_CNTLR,
      O3 => n_11_I_SIMPLE_DMA_CNTLR,
      O4 => n_12_I_SIMPLE_DMA_CNTLR,
      Q(2) => \n_406_GEN_DM_FULL.I_DATAMOVER_FULL\,
      Q(1) => \n_407_GEN_DM_FULL.I_DATAMOVER_FULL\,
      Q(0) => \n_408_GEN_DM_FULL.I_DATAMOVER_FULL\,
      SR(0) => sig_sm_state0,
      cdma_tvect_out(4 downto 0) => \^cdma_tvect_out\(5 downto 1),
      m_axi_aclk => m_axi_aclk,
      p_0_out => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out\,
      p_13_out => p_13_out,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      sig_cntl2mm2s_sts_tready => sig_cntl2mm2s_sts_tready,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_mm2s_interr => sig_mm2s_interr,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_rst2cntlr_reset => sig_rst2cntlr_reset,
      sig_s2mm_interr => sig_s2mm_interr
    );
I_SIMPLE_REG_MODULE: entity work.axi_cdma_0axi_cdma_reg_module
    port map (
      D(55 downto 24) => sig_reg2cntlr_src_addr(31 downto 0),
      D(23) => sig_cntl2mm2s_cmd_tdata(23),
      D(22 downto 0) => sig_cntl2s2mm_cmd_tdata(22 downto 0),
      I1 => n_10_I_SIMPLE_DMA_CNTLR,
      I2 => n_11_I_SIMPLE_DMA_CNTLR,
      I3 => n_12_I_SIMPLE_DMA_CNTLR,
      I4 => \^o2\,
      O1 => O1,
      O2 => n_4_I_SIMPLE_REG_MODULE,
      O3 => n_5_I_SIMPLE_REG_MODULE,
      O4 => n_6_I_SIMPLE_REG_MODULE,
      O5 => \^o4\,
      O6 => O5,
      O7(32 downto 1) => sig_reg2cntlr_dest_addr(31 downto 0),
      O7(0) => sig_cntl2s2mm_cmd_tdata(23),
      O8 => \^cdma_tvect_out\(0),
      Q(0) => sig_rst2reg_soft_reset_clr,
      SR(0) => n_5_I_SIMPLE_RST_MODULE,
      cdma_introut => cdma_introut,
      cdma_tvect_out(1 downto 0) => \^cdma_tvect_out\(2 downto 1),
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\
    );
I_SIMPLE_RST_MODULE: entity work.axi_cdma_0axi_cdma_reset
    port map (
      O1(0) => sig_sm_state0,
      O2 => \^o2\,
      O4 => \^o4\,
      Q(0) => sig_rst2reg_soft_reset_clr,
      SR(0) => n_5_I_SIMPLE_RST_MODULE,
      m_axi_aclk => m_axi_aclk,
      p_16_out => p_16_out,
      p_6_out => p_6_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_rready => s_axi_lite_rready,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_mm2s_status_reg0 => sig_mm2s_status_reg0,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2cntlr_reset => sig_rst2cntlr_reset,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_rst2lite_bside_reset => sig_rst2lite_bside_reset,
      sig_rst2reg_reset => sig_rst2reg_reset,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0axi_cdma is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of axi_cdma_0axi_cdma : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of axi_cdma_0axi_cdma : entity is 32;
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of axi_cdma_0axi_cdma : entity is 0;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of axi_cdma_0axi_cdma : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of axi_cdma_0axi_cdma : entity is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of axi_cdma_0axi_cdma : entity is 128;
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of axi_cdma_0axi_cdma : entity is 0;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of axi_cdma_0axi_cdma : entity is 0;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of axi_cdma_0axi_cdma : entity is 4;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of axi_cdma_0axi_cdma : entity is 4;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of axi_cdma_0axi_cdma : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of axi_cdma_0axi_cdma : entity is 0;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of axi_cdma_0axi_cdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of axi_cdma_0axi_cdma : entity is 32;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of axi_cdma_0axi_cdma : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of axi_cdma_0axi_cdma : entity is "virtex7";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of axi_cdma_0axi_cdma : entity is "axi_cdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_cdma_0axi_cdma : entity is "yes";
end axi_cdma_0axi_cdma;

architecture STRUCTURE of axi_cdma_0axi_cdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal n_0_sig_btt_eq_b2mbaa_ireg1_i_5 : STD_LOGIC;
  signal \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_4 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\ : STD_LOGIC;
  signal n_0_sig_btt_lt_b2mbaa_ireg1_i_7 : STD_LOGIC;
  signal \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_4 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_ireg1_i_4__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_7 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_ireg1_i_7__0\ : label is "soft_lutpair267";
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24) <= \<const0>\;
  cdma_tvect_out(23) <= \<const0>\;
  cdma_tvect_out(22) <= \<const0>\;
  cdma_tvect_out(21) <= \<const0>\;
  cdma_tvect_out(20) <= \<const0>\;
  cdma_tvect_out(19) <= \<const0>\;
  cdma_tvect_out(18) <= \<const0>\;
  cdma_tvect_out(17) <= \<const0>\;
  cdma_tvect_out(16) <= \<const0>\;
  cdma_tvect_out(15) <= \<const0>\;
  cdma_tvect_out(14) <= \<const0>\;
  cdma_tvect_out(13) <= \<const0>\;
  cdma_tvect_out(12) <= \<const0>\;
  cdma_tvect_out(11) <= \<const0>\;
  cdma_tvect_out(10) <= \<const0>\;
  cdma_tvect_out(9) <= \<const0>\;
  cdma_tvect_out(8) <= \<const0>\;
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_awaddr(31) <= \<const0>\;
  m_axi_sg_awaddr(30) <= \<const0>\;
  m_axi_sg_awaddr(29) <= \<const0>\;
  m_axi_sg_awaddr(28) <= \<const0>\;
  m_axi_sg_awaddr(27) <= \<const0>\;
  m_axi_sg_awaddr(26) <= \<const0>\;
  m_axi_sg_awaddr(25) <= \<const0>\;
  m_axi_sg_awaddr(24) <= \<const0>\;
  m_axi_sg_awaddr(23) <= \<const0>\;
  m_axi_sg_awaddr(22) <= \<const0>\;
  m_axi_sg_awaddr(21) <= \<const0>\;
  m_axi_sg_awaddr(20) <= \<const0>\;
  m_axi_sg_awaddr(19) <= \<const0>\;
  m_axi_sg_awaddr(18) <= \<const0>\;
  m_axi_sg_awaddr(17) <= \<const0>\;
  m_axi_sg_awaddr(16) <= \<const0>\;
  m_axi_sg_awaddr(15) <= \<const0>\;
  m_axi_sg_awaddr(14) <= \<const0>\;
  m_axi_sg_awaddr(13) <= \<const0>\;
  m_axi_sg_awaddr(12) <= \<const0>\;
  m_axi_sg_awaddr(11) <= \<const0>\;
  m_axi_sg_awaddr(10) <= \<const0>\;
  m_axi_sg_awaddr(9) <= \<const0>\;
  m_axi_sg_awaddr(8) <= \<const0>\;
  m_axi_sg_awaddr(7) <= \<const0>\;
  m_axi_sg_awaddr(6) <= \<const0>\;
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \<const0>\;
  m_axi_sg_awaddr(3) <= \<const0>\;
  m_axi_sg_awaddr(2) <= \<const0>\;
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \<const0>\;
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awvalid <= \<const0>\;
  m_axi_sg_bready <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axi_sg_wdata(31) <= \<const0>\;
  m_axi_sg_wdata(30) <= \<const0>\;
  m_axi_sg_wdata(29) <= \<const0>\;
  m_axi_sg_wdata(28) <= \<const0>\;
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wlast <= \<const0>\;
  m_axi_sg_wstrb(3) <= \<const0>\;
  m_axi_sg_wstrb(2) <= \<const0>\;
  m_axi_sg_wstrb(1) <= \<const0>\;
  m_axi_sg_wstrb(0) <= \<const0>\;
  m_axi_sg_wvalid <= \<const0>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP\: entity work.axi_cdma_0axi_cdma_simple_wrap
    port map (
      DI(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_4,
      I1(1) => n_0_sig_btt_eq_b2mbaa_ireg1_i_4,
      I1(0) => n_0_sig_btt_eq_b2mbaa_ireg1_i_5,
      I2(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\,
      I3(0) => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\,
      I4(1) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\,
      I4(0) => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\,
      O1 => s_axi_lite_arready,
      O2 => \^cdma_tvect_out\(1),
      O3(3 downto 0) => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15 downto 12),
      O4 => s_axi_lite_rvalid,
      O5 => s_axi_lite_bvalid,
      S(0) => n_0_sig_btt_lt_b2mbaa_ireg1_i_7,
      cdma_introut => cdma_introut,
      cdma_tvect_out(5 downto 1) => \^cdma_tvect_out\(6 downto 2),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_bytes_to_mbaa_im0(3 downto 0) => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15 downto 12)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_4
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_4__0\
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(12),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => n_0_sig_btt_eq_b2mbaa_ireg1_i_5
    );
\sig_btt_eq_b2mbaa_ireg1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(12),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => \n_0_sig_btt_eq_b2mbaa_ireg1_i_5__0\
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_4
    );
\sig_btt_lt_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_4__0\
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => n_0_sig_btt_lt_b2mbaa_ireg1_i_7
    );
\sig_btt_lt_b2mbaa_ireg1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(15),
      I1 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(13),
      I2 => \GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_bytes_to_mbaa_im0\(14),
      O => \n_0_sig_btt_lt_b2mbaa_ireg1_i_7__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axi_cdma_0 is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axi_cdma_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of axi_cdma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of axi_cdma_0 : entity is "axi_cdma,Vivado 2013.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_cdma_0 : entity is "axi_cdma_0,axi_cdma,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of axi_cdma_0 : entity is "axi_cdma_0,axi_cdma,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_cdma,x_ipVersion=4.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_S_AXI_LITE_ADDR_WIDTH=6,C_S_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_IS_ASYNC=0,C_M_AXI_ADDR_WIDTH=32,C_M_AXI_DATA_WIDTH=256,C_M_AXI_MAX_BURST_LEN=128,C_INCLUDE_DRE=0,C_USE_DATAMOVER_LITE=0,C_READ_ADDR_PIPE_DEPTH=4,C_WRITE_ADDR_PIPE_DEPTH=4,C_INCLUDE_SF=0,C_INCLUDE_SG=0,C_M_AXI_SG_ADDR_WIDTH=32,C_M_AXI_SG_DATA_WIDTH=32,C_DLYTMR_RESOLUTION=256,C_FAMILY=virtex7}";
end axi_cdma_0;

architecture STRUCTURE of axi_cdma_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 0;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 256;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 128;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.axi_cdma_0axi_cdma
    port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 0) => cdma_tvect_out(31 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(255 downto 0) => m_axi_rdata(255 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => \<const0>\,
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_awaddr(31 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => \<const0>\,
      m_axi_sg_awsize(2 downto 0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2 downto 0),
      m_axi_sg_awvalid => NLW_U0_m_axi_sg_awvalid_UNCONNECTED,
      m_axi_sg_bready => NLW_U0_m_axi_sg_bready_UNCONNECTED,
      m_axi_sg_bresp(1) => \<const0>\,
      m_axi_sg_bresp(0) => \<const0>\,
      m_axi_sg_bvalid => \<const0>\,
      m_axi_sg_rdata(31) => \<const0>\,
      m_axi_sg_rdata(30) => \<const0>\,
      m_axi_sg_rdata(29) => \<const0>\,
      m_axi_sg_rdata(28) => \<const0>\,
      m_axi_sg_rdata(27) => \<const0>\,
      m_axi_sg_rdata(26) => \<const0>\,
      m_axi_sg_rdata(25) => \<const0>\,
      m_axi_sg_rdata(24) => \<const0>\,
      m_axi_sg_rdata(23) => \<const0>\,
      m_axi_sg_rdata(22) => \<const0>\,
      m_axi_sg_rdata(21) => \<const0>\,
      m_axi_sg_rdata(20) => \<const0>\,
      m_axi_sg_rdata(19) => \<const0>\,
      m_axi_sg_rdata(18) => \<const0>\,
      m_axi_sg_rdata(17) => \<const0>\,
      m_axi_sg_rdata(16) => \<const0>\,
      m_axi_sg_rdata(15) => \<const0>\,
      m_axi_sg_rdata(14) => \<const0>\,
      m_axi_sg_rdata(13) => \<const0>\,
      m_axi_sg_rdata(12) => \<const0>\,
      m_axi_sg_rdata(11) => \<const0>\,
      m_axi_sg_rdata(10) => \<const0>\,
      m_axi_sg_rdata(9) => \<const0>\,
      m_axi_sg_rdata(8) => \<const0>\,
      m_axi_sg_rdata(7) => \<const0>\,
      m_axi_sg_rdata(6) => \<const0>\,
      m_axi_sg_rdata(5) => \<const0>\,
      m_axi_sg_rdata(4) => \<const0>\,
      m_axi_sg_rdata(3) => \<const0>\,
      m_axi_sg_rdata(2) => \<const0>\,
      m_axi_sg_rdata(1) => \<const0>\,
      m_axi_sg_rdata(0) => \<const0>\,
      m_axi_sg_rlast => \<const0>\,
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1) => \<const0>\,
      m_axi_sg_rresp(0) => \<const0>\,
      m_axi_sg_rvalid => \<const0>\,
      m_axi_sg_wdata(31 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(31 downto 0),
      m_axi_sg_wlast => NLW_U0_m_axi_sg_wlast_UNCONNECTED,
      m_axi_sg_wready => \<const0>\,
      m_axi_sg_wstrb(3 downto 0) => NLW_U0_m_axi_sg_wstrb_UNCONNECTED(3 downto 0),
      m_axi_sg_wvalid => NLW_U0_m_axi_sg_wvalid_UNCONNECTED,
      m_axi_wdata(255 downto 0) => m_axi_wdata(255 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(31 downto 0) => m_axi_wstrb(31 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
end STRUCTURE;
