
---------- Begin Simulation Statistics ----------
simSeconds                                   2.140297                       # Number of seconds simulated (Second)
simTicks                                 2140297288866                       # Number of ticks simulated (Tick)
finalTick                                2140297288866                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4381.44                       # Real time elapsed on the host (Second)
hostTickRate                                488491566                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2296668                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1160112256                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   228235                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     264779                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        642153403                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1611074710                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6611                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1429948938                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1294420                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            450968960                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined        1195011232                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6072                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           642151629                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.226809                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.068004                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 188161390     29.30%     29.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  97703292     15.21%     44.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  95334347     14.85%     59.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  79310676     12.35%     71.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  86571626     13.48%     85.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  41905106      6.53%     91.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  32310339      5.03%     96.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  12867968      2.00%     98.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   7986885      1.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             642151629                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2373171      4.98%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               36626965     76.92%     81.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               8619797     18.10%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            2      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     724551333     50.67%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          850      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           38      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            6      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc           23      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           10      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    470854596     32.93%     83.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    234542080     16.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1429948938                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.226803                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            47619933                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.033302                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3550963852                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2062352813                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1360447666                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1477568869                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        1411745827                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     462354900                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  18203105                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 299                       # Number of nop insts executed (Count)
system.cpu.numRefs                          693859018                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      177969247                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    231504118                       # Number of stores executed (Count)
system.cpu.numRate                           2.198456                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             186                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1774                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    1160112256                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.642153                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.642153                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.557260                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.557260                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 1783834203                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 862388770                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        183                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                       721                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                  5492778272                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  730708863                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 646093790                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      158                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      498296008                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     274949819                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads    152965627                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores    107407925                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               248269966                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         205452965                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          10898506                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            138248727                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits               138135986                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999185                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 9376064                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            2394                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2076                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              318                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           95                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       448303793                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             539                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts          10158957                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    580754479                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.997595                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.575153                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       237769662     40.94%     40.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       122863292     21.16%     62.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        51854806      8.93%     71.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        36430109      6.27%     77.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        32851283      5.66%     82.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        17323668      2.98%     85.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        15728931      2.71%     88.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        15609664      2.69%     91.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        50323064      8.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    580754479                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000193                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             1160112449                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   581891603                       # Number of memory references committed (Count)
system.cpu.commit.loads                     366711315                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          79                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  142882388                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1016066420                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               4825530                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    578220034     49.84%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          809      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            3      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    366711315     31.61%     81.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    215180288     18.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1160112449                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      50323064                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      514358912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         514358912                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     514413771                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        514413771                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     81949586                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        81949586                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     89566057                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       89566057                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 4502952101455                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 4502952101455                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 4502952101455                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 4502952101455                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    596308498                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     596308498                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    603979828                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    603979828                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.137428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.148293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.148293                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54947.832213                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54947.832213                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50275.207509                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50275.207509                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     29911853                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          407                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      2954092                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           57                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.125566                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     7.140351                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     10700574                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          10700574                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     63377046                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      63377046                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     63377046                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     63377046                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     18572540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     18572540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     22401228                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     22401228                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 736898730454                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 736898730454                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1058398985895                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1058398985895                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.031146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.031146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.037089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.037089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39676.787906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39676.787906                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47247.364559                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47247.364559                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               22400718                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           37                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       159984                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       159984                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.051282                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        79992                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        79992                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       141686                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       141686                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.051282                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        70843                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        70843                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data    365953350                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       365953350                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     17104857                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      17104857                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 514608824440                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 514608824440                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    383058207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    383058207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.044653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.044653                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 30085.537952                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 30085.537952                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      6095968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      6095968                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     11008889                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     11008889                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 245740846150                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 245740846150                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.028739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.028739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22322.038686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22322.038686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        54859                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         54859                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data      7616471                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total      7616471                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data      7671330                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total      7671330                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.992849                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.992849                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data      3828688                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total      3828688                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data 321500255441                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total 321500255441                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.499091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.499091                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 83971.390576                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 83971.390576                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           39                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           39                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    148405562                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      148405562                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     64844729                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     64844729                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 3988343277015                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 3988343277015                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    213250291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    213250291                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.304078                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.304078                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61506.052050                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61506.052050                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     57281078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     57281078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      7563651                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      7563651                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 491157884304                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 491157884304                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035468                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035468                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 64936.613853                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 64936.613853                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           502.750220                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            536815077                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           22401230                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.963643                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              174500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   502.750220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.981934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.981934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          322                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2438320854                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2438320854                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                128000655                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             231179039                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 219099156                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              53279053                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles               10593726                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            127966680                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                762118                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1728697390                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2543208                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles          168457957                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1610596361                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   248269966                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches          147514126                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     462360383                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                22666552                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            12                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                 162681034                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3293166                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          642151629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.853009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.255317                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                310076367     48.29%     48.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 21760201      3.39%     51.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 35362386      5.51%     57.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 21252790      3.31%     60.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 39401098      6.14%     66.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 35694048      5.56%     72.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 30123646      4.69%     76.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 28843957      4.49%     81.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                119637136     18.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            642151629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.386621                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.508118                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      162680078                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         162680078                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     162680078                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        162680078                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          956                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             956                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          956                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            956                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     78785454                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     78785454                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     78785454                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     78785454                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    162681034                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     162681034                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    162681034                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    162681034                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000006                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 82411.562762                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 82411.562762                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 82411.562762                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 82411.562762                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           217                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          217                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          217                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          739                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          739                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          739                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          739                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     59744441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     59744441                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     59744441                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     59744441                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80844.981055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80844.981055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80844.981055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80844.981055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    263                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    162680078                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       162680078                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          956                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           956                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     78785454                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     78785454                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    162681034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    162681034                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 82411.562762                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 82411.562762                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          217                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          217                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          739                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          739                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     59744441                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     59744441                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80844.981055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80844.981055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           432.104220                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            162680817                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                739                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           220136.423545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               85500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   432.104220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.843954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.843954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          476                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          476                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.929688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          650724875                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         650724875                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                  10593726                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   52210828                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7517800                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1611081620                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts              1872447                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                498296008                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               274949819                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3486                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    297634                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6459433                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         308558                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        5784799                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      6758745                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts             12543544                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1376499560                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1360447666                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 787799968                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1219686846                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.118571                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.645903                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                    46761135                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               131584663                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses               123680                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              308558                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores               59769517                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads              7830729                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                2839310                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          359040299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.819578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.232418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              352777702     98.26%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              4467943      1.24%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               875298      0.24%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               420128      0.12%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                98270      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22496      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                16675      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11093      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                12742      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                12236      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              33122      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              47517      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              27190      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              26965      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              28424      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              43562      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              34001      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              29700      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              18084      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              10948      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5393      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2758      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1615      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1592      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1900      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2675      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2880      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2696      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               2109      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1368      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1217      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            359040299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles               10593726                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                151618151                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                73644111                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37793                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 246039096                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             160218752                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1685615154                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                301227                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               47087421                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               47426295                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               59905157                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1946661135                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  7997909601                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2151974677                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      262                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps            1332581906                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                614079097                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    8919                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                8901                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 257315530                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2136033572                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3278389063                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1160112256                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   420                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      3333                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.l2bus.transDist::ReadResp             14838311                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       15914151                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           15989880                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             7563658                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            7563658                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        14838311                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1740                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     67203178                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 67204918                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        47232                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   2118515456                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                2118562688                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           9503051                       # Total snoops (Count)
system.l2bus.snoopTraffic                   333668992                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            31905019                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000245                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.015666                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  31897187     99.98%     99.98% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      7832      0.02%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              31905019                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          43435895081                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1109333                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         33601850988                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        44802950                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     22400982                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests         7028                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               803                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          803                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                22                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          12866128                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             12866150                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               22                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         12866128                       # number of overall hits (Count)
system.l2cache.overallHits::total            12866150                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             716                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         9535102                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            9535818                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            716                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        9535102                       # number of overall misses (Count)
system.l2cache.overallMisses::total           9535818                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     54041913                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 751970087513                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  752024129426                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     54041913                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 751970087513                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 752024129426                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           738                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      22401230                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         22401968                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          738                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     22401230                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        22401968                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.970190                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.425651                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.425669                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.970190                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.425651                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.425669                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 75477.532123                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 78863.350126                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 78863.095901                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 75477.532123                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 78863.350126                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 78863.095901                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         5213577                       # number of writebacks (Count)
system.l2cache.writebacks::total              5213577                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data            12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           12                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              12                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          716                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      9535090                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        9535806                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          716                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      9535090                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       9535806                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     46881913                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 656618542545                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 656665424458                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     46881913                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 656618542545                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 656665424458                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.970190                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.425650                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.425668                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.970190                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.425650                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.425668                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 65477.532123                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 68863.381735                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 68863.127507                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 65477.532123                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 68863.381735                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 68863.127507                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   9503050                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          235                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          235                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data       2499633                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          2499633                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      5064025                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        5064025                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 408611277568                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 408611277568                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      7563658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      7563658                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.669521                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.669521                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 80689.032453                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 80689.032453                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      5064025                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      5064025                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 357971027568                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 357971027568                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.669521                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.669521                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 70689.032453                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 70689.032453                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           22                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     10366495                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     10366517                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          716                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      4471077                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      4471793                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     54041913                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 343358809945                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 343412851858                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          738                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     14837572                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     14838310                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.970190                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.301335                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.301368                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 75477.532123                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 76795.548353                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 76795.337320                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          716                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      4471065                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      4471781                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     46881913                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 298647514977                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 298694396890                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.970190                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.301334                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.301367                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 65477.532123                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 66795.610213                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 66795.399169                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     10700574                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     10700574                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     10700574                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     10700574                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            31967.061295                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                44795675                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               9535818                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.697623                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  75000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.301968                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    17.310234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 31949.449093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.975020                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.975557                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::2              95                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2701                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4           29972                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             367903194                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            367903194                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   5213577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9532231.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.142877544652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        307436                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        307436                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             23733723                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             4912827                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      9535806                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5213577                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    9535806                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5213577                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    2859                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.23                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       56.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                9535806                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               5213577                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4506376                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  4024222                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   630983                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   371363                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                   81938                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                   99323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                  275981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                  314220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                  318651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                  312212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                  315699                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                  332566                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                  317600                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                  317310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                  330167                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                  321730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                  326558                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                  319255                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                  307591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                  307511                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                  307562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                  307461                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                     188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       307436                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       31.007891                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.017833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      45.226338                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         306656     99.75%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255          280      0.09%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383          159      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           23      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639           22      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767           29      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           69      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           34      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           57      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279           13      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407           45      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            6      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663           20      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3199            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4223            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4992-5119            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7808-7935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         307436                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       307436                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.958086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.896685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.489421                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            204835     66.63%     66.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              9179      2.99%     69.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             39110     12.72%     82.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             10215      3.32%     85.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             43992     14.31%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                98      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         307436                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   182976                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                610291584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             333668928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               285143371.05166948                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               155898402.40221432                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2140158919666                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      145101.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        45824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    610062784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    333665664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 21410.109819033161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 285036470.014514386654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 155896877.380425542593                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          716                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      9535090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      5213577                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     20865341                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 310123240543                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 119786679559586                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29141.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32524.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  22975910.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        45824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    610245760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       610291584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        45824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        45824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    333668928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    333668928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           716                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       9535090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          9535806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      5213577                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5213577                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           21410                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       285121961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          285143371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        21410                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          21410                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    155898402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         155898402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    155898402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          21410                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      285121961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         441041773                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9532947                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              5213526                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        298754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        301473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        299873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        299766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        299526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        299504                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        301264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        298690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        298361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        297252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       296925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       297288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       296027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       296951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       296190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       298081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16       297407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17       294885                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18       296949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19       298894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20       296116                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21       295951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22       296170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23       296284                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24       296979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25       296083                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26       296393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27       294146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28       300216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29       301612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30       300264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31       298673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        163079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        164678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        163775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        163814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        164308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        163886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        164800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        163849                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        163688                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        162765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       162701                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       162482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       162473                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       163156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       162818                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       163353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16       163269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17       161791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18       163029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19       163240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20       162548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21       161080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22       161745                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23       160797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24       162128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25       161032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26       161582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27       159783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28       164280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29       164307                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30       164182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31       163108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             143393796960                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            31763779404                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        310144105884                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15041.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32533.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              8421450                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             4459858                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            85.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1865165                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   506.000419                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   318.593637                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   379.532923                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       478507     25.65%     25.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       184545      9.89%     35.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        76603      4.11%     39.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        89026      4.77%     44.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       374538     20.08%     64.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        76261      4.09%     68.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        48499      2.60%     71.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        47759      2.56%     73.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       489427     26.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1865165                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              610108608                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           333665664                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               285.057880                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               155.896877                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.81                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     2930585216.831126                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     3896175474.167857                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    20089053563.026432                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   9830816099.999058                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 380834768206.096130                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 542688949294.003601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 980204730906.589355                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1940475078759.322510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    906.638105                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1495855183946                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  96213600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 548228504920                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     2886401857.247188                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     3837434264.054850                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    20009541556.557682                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   9764200516.895075                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 380834768206.096130                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 524382609387.938599                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 994270619195.772461                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1935985574983.484863                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    904.540498                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1517454142951                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  96213600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 526629545915                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4471781                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5213577                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           4288906                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            5064025                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           5064025                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4471781                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     28574095                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                28574095                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    943960512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                943960512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9535806                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9535806    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9535806                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2140297288866                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         22278096177                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        24647073046                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       19038289                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9502565                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
