-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Tue May  9 18:00:48 2023
-- Host        : Stativus running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/juheb/OneDrive - University of
--               Warwick/Assignments/ES3B2/Final/Final.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.vhdl}
-- Design      : blk_mem_gen_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_bindec : entity is "bindec";
end blk_mem_gen_3_bindec;

architecture STRUCTURE of blk_mem_gen_3_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => addra(3),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    p_15_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_3_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(0),
      I1 => \douta[7]_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(0),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(0),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(1),
      I1 => \douta[7]_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(1),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(1),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(1),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(2),
      I1 => \douta[7]_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(2),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(2),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(3),
      I1 => \douta[7]_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(3),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(3),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(4),
      I1 => \douta[7]_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(4),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(4),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(4),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(5),
      I1 => \douta[7]_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(5),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(5),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(6),
      I1 => \douta[7]_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(6),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(6),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(6),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_0\(7),
      I1 => \douta[7]_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(7),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(7),
      I2 => sel_pipe_d1(2),
      I3 => DOADO(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]\(7),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[8]_0\(0),
      I1 => \douta[8]_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(8),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => p_15_out(8),
      I2 => sel_pipe_d1(2),
      I3 => DOPADOP(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]\(0),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"000000000000000000000FFE0000000000000000000000000000000000000000",
      INITP_03 => X"00000000000000000000000000000000000FFF00000000000000000000000000",
      INITP_04 => X"0700000000000000000000000000000000000000000000000E07000000000000",
      INITP_05 => X"0000000000003C0F00000000000000000000000000000000000000000000000E",
      INITP_06 => X"000000000000000000000000003C0F0000000000000000000000000000000000",
      INITP_07 => X"FFFFFFFFFC000000000000000000000000000000381FFFFFFFFFFFFFFFFC0000",
      INITP_08 => X"00007FFF800000000000000C000000000000000000000000000000781FFFFFFF",
      INITP_09 => X"0000000000000000007FFF000000000000000C00000000000000000000000000",
      INITP_0A => X"CC0000000000000000000000000000007FFFFFFFFFFFFFFFFFCC000000000000",
      INITP_0B => X"FFFFFFFFFFFFFFCC0000000000000000000000000000007FFFFFFFFFFFFFFFFF",
      INITP_0C => X"00000000007FFFFFFFFFFFFFFFFFCC0000FC0000000000000000000000007FFF",
      INITP_0D => X"0000000000000000000000007FFFFFFFFFFFFFFFFFCC0001C600000000000000",
      INITP_0E => X"FFFFFFCC0003E10000000000000000000000007FFFFFFFFFFFFFFFFFCC0003C3",
      INITP_0F => X"007FFFFFFFFFFFFFFFFFCC0003F10000000000000000000000007FFFFFFFFFFF",
      INIT_00 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_01 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_02 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_03 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_04 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_05 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_06 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_07 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_08 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_09 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0E => X"4747474747474747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4747474747",
      INIT_10 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_11 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_12 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_13 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_14 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_15 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47515151515151515151515147",
      INIT_16 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_17 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_18 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_19 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1B => X"AFAFAFAFAFAFAFAFAFAFAF4751939393939393939393516847AFAFAFAFAFAFAF",
      INIT_1C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_20 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_21 => X"AFAFAF47519393C6C6C6C6C6C693935147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_22 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_23 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_24 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_25 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_26 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_27 => X"C6C6C6C6C693935147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_28 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4747519393C6",
      INIT_29 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2D => X"47AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4768515193C6C6C6C6C6C693939351",
      INIT_2F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_30 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_31 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_32 => X"4747474747474747474747474747474747474747474747AFAFAFAFAFAFAFAFAF",
      INIT_33 => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_34 => X"AFAFAFAFAFAFAFAFAF4751939393C6C6C6C6C6C6939351514747474747474747",
      INIT_35 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_36 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_37 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_38 => X"515151515151515151515151515147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_39 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_3A => X"AF47519393C6C6C6C6C6C6939351515151515151515151515151515151515151",
      INIT_3B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3E => X"93939393935147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3F => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_40 => X"C6C6C69393515193939393939393939393939393939393939393939393939393",
      INIT_41 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4768519393C6C6C6",
      INIT_42 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_43 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_44 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_45 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6935147AF",
      INIT_46 => X"93C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_47 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47519393939393939393939351515193",
      INIT_48 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_49 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4B => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_4C => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_4D => X"AFAFAFAFAFAFAFAF47519393939393939393939351515193C6C6C6C6C6C6C6C6",
      INIT_4E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_50 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_52 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_53 => X"4751939393939393939393935151939393939393939393939393939393939393",
      INIT_54 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_55 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_56 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_57 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF474747474747474747",
      INIT_58 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_59 => X"9393939351519393939393939393939393939393939393939393939393939393",
      INIT_5A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393",
      INIT_5B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5D => X"AFAFAFAFAFAFAFAFAFAFAFAFAF47478E888888888888884747AFAFAFAFAFAFAF",
      INIT_5E => X"9393939393939393939393939393939393939393939393939393C6C6935147AF",
      INIT_5F => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_60 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47519393939393939393939351519393",
      INIT_61 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_62 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_63 => X"AFAFAFAF47478888CCCCCCCCCCCC88884747AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_64 => X"939393939393939393939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_65 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_66 => X"AFAFAFAFAFAFAFAF475193939393939393939393515193939393939393939393",
      INIT_67 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_68 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_69 => X"CCCCCCCCCCCCCC888847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6A => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF478888CC",
      INIT_6B => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_6C => X"4751939393939393939393935151939393939393939393939393939393939393",
      INIT_6D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6F => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_70 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_71 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_72 => X"9393939351519393939393939393939393939393939393939393939393939393",
      INIT_73 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393",
      INIT_74 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_75 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_76 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_77 => X"9393939393939393939393939393939393939393939393939393C6C6935147AF",
      INIT_78 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_79 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47519393939393939393939351519393",
      INIT_7A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7C => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7D => X"939393939393939393939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_7E => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_7F => X"AFAFAFAFAFAFAFAF475193939393939393939393515193939393939393939393",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000007FFFFFFFFFFFFFFFFFCC0003F90000000000000000000000",
      INITP_01 => X"0003FD0000000000000000000000007FFFFFFFFFFFFFFFFFCC0003F900000000",
      INITP_02 => X"FFFFFFFFFFFFCC0003FF0000000000000000000000007FFFFFFFFFFFFFFFFFCC",
      INITP_03 => X"000000003FFFFFFFFFFFFFFFFFCC0003FF0000000000000000000000007FFFFF",
      INITP_04 => X"00000000000000000000003FFFFFFFFFFFFFFFFFCC0003FF0000000000000000",
      INITP_05 => X"01FFCC0003FF0000000000000000000000003FFF000000000003FFCC0003FF00",
      INITP_06 => X"0FFF000000000000FFCC0003FF0000000000000000000000000FFF0000000000",
      INITP_07 => X"000000000000000FFE000000000000FFCC0003FF000000000000000000000000",
      INITP_08 => X"03FF0000000000000000000000000FFE000000000000FFCC0003FF0000000000",
      INITP_09 => X"00000000FFCC0003FF0000000000000000000000000000000000000000FFCC00",
      INITP_0A => X"0000000000000000000000FFCC0003FF00000000000000000000000000000000",
      INITP_0B => X"000000000000000000000000000000000000FFCC0003FF000000000000000000",
      INITP_0C => X"FFCC0003FF0000000000000000000000000000000000000000FFCC0003FF0000",
      INITP_0D => X"00000000000000FFCC0003FF0000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000FFCC0003FF00000000000000000000000000",
      INITP_0F => X"FF0000000000000000000000000000000000000000FFCC0003FF000000000000",
      INIT_00 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_01 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_02 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_03 => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_04 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_05 => X"4751939393939393939393935151939393939393939393939393939393939393",
      INIT_06 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_07 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_08 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_09 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_0A => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_0B => X"9393939351515193939393939393939393939393939393939393939393939393",
      INIT_0C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393",
      INIT_0D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0F => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_10 => X"9393939393939393939393939393939393939393939393939393C6C6935147AF",
      INIT_11 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_12 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47519393939393939393939351515193",
      INIT_13 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_14 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_15 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_16 => X"939393939393939393939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_17 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_18 => X"AFAFAFAFAFAFAFAF476851939393939393939393935151519393939393939393",
      INIT_19 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1B => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1C => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_1D => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_1E => X"AF47519393939393939393939351515193939393939393939393939393939393",
      INIT_1F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_20 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_21 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_22 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_23 => X"5151515151515151515151515151515151515151515151939393939393939393",
      INIT_24 => X"9393939393935193515151515151515151515151515151515151515151515151",
      INIT_25 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47519393939393",
      INIT_26 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_27 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_28 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_29 => X"4747474747474747474747474747685193939393939393939393C6C6935147AF",
      INIT_2A => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_2B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF476851519393939393939393939351",
      INIT_2C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2E => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2F => X"AFAFAFAFAFAF476851939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_30 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_31 => X"AFAFAFAFAFAFAFAFAFAF474751939393939393939393935147AFAFAFAFAFAFAF",
      INIT_32 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_33 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_34 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_35 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_36 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_37 => X"AFAFAF4751939393939393939393515147AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_38 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_39 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3A => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3B => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_3C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF475193939393939393",
      INIT_3D => X"939393939393514747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393",
      INIT_3F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_40 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_41 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_42 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393939393C6C6935147AF",
      INIT_43 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_44 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47515151515151515151516847",
      INIT_45 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_46 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_47 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_48 => X"AFAFAFAFAFAFAF4751939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_49 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4A => X"AFAFAFAFAFAFAFAFAFAFAF474747474747474747474747AFAFAFAFAFAFAFAFAF",
      INIT_4B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4D => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4E => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_50 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_52 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_53 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_54 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_55 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF475193939393939393",
      INIT_56 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_57 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_58 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_59 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5A => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_5B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393939393C6C6935147AF",
      INIT_5C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_60 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_61 => X"AFAFAFAFAFAFAF4751939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_62 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_63 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_64 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_65 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_66 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_67 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_68 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_69 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6C => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6D => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_6E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF475193939393939393",
      INIT_6F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_70 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_71 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_72 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_73 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_74 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393939393C6C6935147AF",
      INIT_75 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_76 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_77 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_78 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_79 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7A => X"AFAFAFAFAFAFAF4751939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_7B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7F => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000FFCC0003FF0000000000000000000000000000000000000000FFCC0003",
      INITP_01 => X"00000000000000000000FFCC0003FF0000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000FFCC0003FF00000000000000000000",
      INITP_03 => X"CC0003FF00000000000000000000000000000FF800000000FFCC0003FF000000",
      INITP_04 => X"0C1C00000001FFCC0003FF00000000000000000000000000000FFC00000000FF",
      INITP_05 => X"000000000000001C1C00000003FFCC0003FF0000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000383FFFFFFFFFFFCC0003FF00000000000000",
      INITP_07 => X"0003FFCC0003FF0000000000000000000000000000B83FFFFFFFFFFFCC0003FF",
      INITP_08 => X"000003BFFF00000007FFCC0003FF0000000000000000000000000001BFFF8000",
      INITP_09 => X"00000000000000000007BFFFFFFFFFFFFFCC0003FF0000000000000000000000",
      INITP_0A => X"0003FF0000000000000000000000000007BFFFFFFFFFFFFFCC0003FF00000000",
      INITP_0B => X"FFFFFFFFFFFFCC0003FF000000000000000000000000000FBFFFFFFFFFFFFFCC",
      INITP_0C => X"00000000001FBFFFFFFFFFFFFFCC0003FF000000000000000000000000000FBF",
      INITP_0D => X"0000000000000000000000001FBFFFFFFFFFFFFFCC0003FF0000000000000000",
      INITP_0E => X"FDFFCC0003FF000000000000000000000000001FBFFFFFFFFFFFFFCC0003FF00",
      INITP_0F => X"003FBFFD00000002FFCC0003FF000000000000000000000000003FBFFDFFFFFF",
      INIT_00 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_01 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_02 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_03 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_04 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_05 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_06 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_07 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF475193939393939393",
      INIT_08 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_09 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0C => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_0D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4751939393939393939393C6C6935147AF",
      INIT_0E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_10 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_11 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_12 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_13 => X"AFAFAFAFAFAFAF4751939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_14 => X"474747474747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_15 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47474747",
      INIT_16 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_17 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_18 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_19 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_1A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_1B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF476851515151515151514747AF",
      INIT_1C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1E => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1F => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_20 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF475193939393939393",
      INIT_21 => X"AFAFAFAFAFAFAFAFAFAFAF47519393939393939351514747AFAFAFAFAFAFAFAF",
      INIT_22 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_23 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_24 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_25 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_26 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAF476851939393939393939393C6C6935147AF",
      INIT_27 => X"474747475193C6C6C6C6C69393510047AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_28 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_29 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2B => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2C => X"474747474747685193939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_2D => X"C6C6C69393510047474747474747474747474747474747474747474747474747",
      INIT_2E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4747470000515193C6C6",
      INIT_2F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_30 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_31 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_32 => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_33 => X"5151515151515151515151515151515151515151515151515151515151515193",
      INIT_34 => X"AFAFAFAFAFAFAFAFAFAFAFAFAF4747121212515193C6C6C6C6C6939393515151",
      INIT_35 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_36 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_37 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_38 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_39 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_3A => X"AFAFAFAF474712129F12519393C6C6C6C6C69393515151939393939393939393",
      INIT_3B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3E => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_3F => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6939393939393939393939393C6C6935147AF",
      INIT_40 => X"9F12519393939393939393935151519393C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_41 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712129F",
      INIT_42 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_43 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_44 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_45 => X"C6C6C6C6C693939393939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_46 => X"9393939351519393C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_47 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF476A129F9F9F12519393939393",
      INIT_48 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_49 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4A => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4B => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_4C => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_4D => X"AFAFAFAFAFAFAFAFAFAFAF47129F9F9F9F125193939393939393939351519393",
      INIT_4E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_50 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_52 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_53 => X"AFAF476A129F9F9F9F1251939393939393939393515193939393939393939393",
      INIT_54 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_55 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_56 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_57 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_58 => X"9393939393939393939393939393939393939393939393939393C6C6935147AF",
      INIT_59 => X"9F12519393939393939393935151939393939393939393939393939393939393",
      INIT_5A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F9F9F",
      INIT_5B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5D => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5E => X"939393939393939393939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_5F => X"9393939351519393939393939393939393939393939393939393939393939393",
      INIT_60 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF476A129F9F9F9F9F12519393939393",
      INIT_61 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_62 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_63 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_64 => X"93939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_65 => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_66 => X"AFAFAFAFAFAFAFAFAF47129F9F9F9F9F9F125193939393939393939351515193",
      INIT_67 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_68 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_69 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6A => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_6B => X"9393939393939393939393939393939393939393939393939393939393939393",
      INIT_6C => X"4747129F9F9F9F9F9F1251939393939393939393515151939393939393939393",
      INIT_6D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_70 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_71 => X"5151515151515151515151515151519393939393939393939393C6C6935147AF",
      INIT_72 => X"9F12519393939393939393939351515151515151515151515151515151515151",
      INIT_73 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712129F9F9F9F9F",
      INIT_74 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_75 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_76 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_77 => X"363636363636665193939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_78 => X"9393939393510036363636363636363636363636363636363636363636363636",
      INIT_79 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F9F9F9F9F9F12519393939393",
      INIT_7A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7C => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_7D => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_7E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3666",
      INIT_7F => X"AFAFAFAFAFAFAF4747129F9F9F9F9F9F9F125251939393939393939393510036",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000003FDFFF00000001FFCC0003FF000000000000000000000000",
      INITP_01 => X"03FF000000000000000000000000007FDFFE00000001FFCC0003FF0000000000",
      INITP_02 => X"00000001FFCC0003FF000000000000000000000000007FB7FE00000001FFCC00",
      INITP_03 => X"00000000FF200000000001FFCC0003FF00000000000000000000000000FFAFFC",
      INITP_04 => X"0000000000000000000000FF600000000001FFCC0003FF000000000000000000",
      INITP_05 => X"FFCC0003FF00000000000000000000000000FF400000000001FFCC0003FF0000",
      INITP_06 => X"FF400000000001FFCC0003FF00000000000000000000000000FF400000000001",
      INITP_07 => X"00000000000000FEC00000000001FFCC0003FF00000000000000000000000000",
      INITP_08 => X"FF00000000000000000000000000FE800000000001FFCC0003FF000000000000",
      INITP_09 => X"000001FFCC0003FF00000000000000000000000000FE800000000001FFCC0003",
      INITP_0A => X"000000FE800000000001FFCC0003FF001C0000000000000000000000FE800000",
      INITP_0B => X"00000000000000000000FE800000000001FFCC0003FF00FF8000000000000000",
      INITP_0C => X"CC0003FF01FE3000000000000000000000FE800000000001FFCC0003FF00FFE0",
      INITP_0D => X"800000000001FFCC0003FF03FC1000000000000000000000FE800000000001FF",
      INITP_0E => X"000000000004FE800000000001FFCC0003FF07FF8800000000000000000000FE",
      INITP_0F => X"0FFFE4FFFFFFFFFFFFFFFFFFFCFE07FFFFFFFFFEFFCFFF0BFF0FFFCC00000000",
      INIT_00 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_01 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_02 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_03 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_04 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF365193939393939393",
      INIT_05 => X"12129F9F9F9F9F9F9F9F1251939393939393939393513636AFAFAFAFAFAFAFAF",
      INIT_06 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47",
      INIT_07 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_08 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_09 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_0A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3651939393939393939393C6C6935147AF",
      INIT_0B => X"9F9F12515193939393939393515136AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F9F9F9F9F9F",
      INIT_0D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_0F => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_10 => X"AFAFAFAFAFAFAF3651939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_11 => X"51515151513636AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_12 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAF476A129F9F699F9F9F9F9F12593666515151",
      INIT_13 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_14 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_15 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_16 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_17 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF36",
      INIT_18 => X"AFAFAFAFAFAF47129F9F9F699F9F9F9F9F1236AF36363636363636363636AFAF",
      INIT_19 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1B => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1C => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_1D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF365193939393939393",
      INIT_1E => X"9F9F9F699F9F9F9F121236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712",
      INIT_20 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_21 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_22 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_23 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3651939393939393939393C6C6935147AF",
      INIT_24 => X"123636AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_25 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F9F699F9F9F9F",
      INIT_26 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_27 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_28 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_29 => X"AFAFAFAFAFAFAF3651939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_2A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F699F9F9F9F9F1236AFAFAFAFAFAF",
      INIT_2C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2E => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2F => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_30 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF36",
      INIT_31 => X"AFAFAFAFAFAF47129F9F699F9F9F9F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_32 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_33 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_34 => X"8847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_35 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_36 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF365193939393939393",
      INIT_37 => X"9F9F699F9F9F9F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_38 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712",
      INIT_39 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3B => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAF",
      INIT_3C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3651939393939393939393C6C6935147AF",
      INIT_3D => X"5936AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F699F9F9F9F12",
      INIT_3F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_40 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_41 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_42 => X"AFAFAFAFAFAFAF3651939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_43 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_44 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F9F699F9F9F9F1236AFAFAFAFAFAFAF",
      INIT_45 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_46 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_47 => X"CCCCCCCCCCCCCCCC8847AFAFAFAFAFAFAF47474747474747AFAFAFAFAFAFAFAF",
      INIT_48 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_49 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF36",
      INIT_4A => X"AFAFAFAFAFAF47129F9F699F9F9F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4D => X"8847AFAFAFAFAF474747888888888847474747AFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4E => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF365193939393939393",
      INIT_50 => X"9F9F699F9F9F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712",
      INIT_52 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_53 => X"888888CCCCCC888888884747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_54 => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAFAF4747",
      INIT_55 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3651939393939393939393C6C6935147AF",
      INIT_56 => X"36AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_57 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F69699F9F9F9F12",
      INIT_58 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_59 => X"CC8888474747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5A => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AFAFAF474788CCCCCCCCCCCCCCCC",
      INIT_5B => X"AFAFAFAFAFAFAF3651939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_5C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5D => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F699F9F9F9F9F1236AFAFAFAFAFAFAF",
      INIT_5E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5F => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_60 => X"CCCCCCCCCCCCCCCC8847AFAF47478888CCCCCCCCCCCCCCCCCCCCCC888847AFAF",
      INIT_61 => X"51939393939393939393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCC",
      INIT_62 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF36",
      INIT_63 => X"AFAFAFAFAFAF47129F699F9F9F9F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_64 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_65 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_66 => X"8847AF47478888CCCCCCCCCCCCCCCCCCCCCCCCCC884747AFAFAFAFAFAFAFAFAF",
      INIT_67 => X"9393C6C6935147AFAFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC",
      INIT_68 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF365193939393939393",
      INIT_69 => X"9F699F9F699F9F1236AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6A => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF4712",
      INIT_6B => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6C => X"CCCCCCCCCCCCCCCCCCCCCCCC88884747AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_6D => X"AFAFAFAFAFAFAFAFAFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847AF478888CCCC",
      INIT_6E => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF3651939393939393939393C6C6935147AF",
      INIT_6F => X"36AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_70 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF47129F699F9F699F9F12",
      INIT_71 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_72 => X"CCCCCCCCCC888847AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_73 => X"AFAFAFAF4788CCCCCCCCCCCCCCCCCCCC8847474788CCCCCCCCCCCCCCCCCCCCCC",
      INIT_74 => X"AFAFAFAFAFAFAF3651939393939393939393C6C6935147AFAFAFAFAFAFAFAFAF",
      INIT_75 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_76 => X"AFAFAFAFAFAFAFAFAFAFAFAFAF5947129F699F9F699F9F1236AFAFAFAFAFAFAF",
      INIT_77 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_78 => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_79 => X"CCCCCCCCCCCCCCCC88474788CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8847",
      INIT_7A => X"51939393939393939393C6C6935112363636363636363636AFAFAFAF5988CCCC",
      INIT_7B => X"3636363636363636363636363636363636363636363636363636363636363601",
      INIT_7C => X"36363636361212129F699F9F699F9F1201262626263636363636363636363636",
      INIT_7D => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_7E => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_7F => X"88474788CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC88011236363636363636",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07FEFFCFFFF3FF0FFFF4FFFFFFFFFFFFFFFFFFFDFE03FFFFFFFFFEFFCFFFF3FF",
      INITP_01 => X"FFFDFE0000000003FEFFCFFFF3FF1FFFFEFF83FFFFFFFFFFFFFFFDFE00000000",
      INITP_02 => X"FF9FFFFFFFFFFFFFFDFE0000000001FEFFCFFFF3FF1FFFFEF83C7FFFFFFFFFFF",
      INITP_03 => X"FFF3FF1FFFFE0FFFCFFFFC7FFFFFFFFDFE0000000000FEFFDFFFF3FF1FFFFEE7",
      INITP_04 => X"000000007EFFFFFFF3FF3FC0FE1FFFE7FFF18FFFFFFFFDFF0000000000FEFFDF",
      INITP_05 => X"FCFFFFFFFBFF00000000003EFFFFFFF3FF3F80FE3FFC33FE0FE1FFFFFFFDFF00",
      INITP_06 => X"1C7FFFFF09F3FFFF7FFFFFFBFF80000000001EFFFFFFF3FF3F1C7E7FFE1BFCFF",
      INITP_07 => X"06FFFFFFF3FFFF3E7FFFFFC5E7FFE13FFFFFFBFF800FFFC0000EFFFFFFF3FFFF",
      INITP_08 => X"F7FF9FFFFFF00002FFFFFFF3FFFF3E7FFFFFE40FFFE0BFFFFFFBFF800FFFE000",
      INITP_09 => X"FE3FFFFE4FFFFFF7FF8FFFFFF80000FFFFFFF3FFFF3E7FFFFFE61FFFF85FFFFF",
      INITP_0A => X"F3FFFF3E7FFC01FE7FFFFE27FFFFF7FFC00000000002FFFFFFF3FFFF3E7FFE03",
      INITP_0B => X"FFFE0000FFFDFFF3FFFF3E7FFC71FFFFFFFF31FFFFC7FFCFFFFFFE0000FFFFFF",
      INITP_0C => X"99FFFFCFFFC7FF83FF0000FFFDFFF3FFFF3E7FF8F8FFFFFFFF91FFFFCFFFC7FF",
      INITP_0D => X"7FF9FCFFFF000FF9FFFF1FFFE7FF80000000FFFDFFF3FFFF3E7FF8F8FFFFE0FF",
      INITP_0E => X"FFFDFFF3FFFF3E7FF9FCFFFF0C0FF9FFFF1FFFE7FF00000000FFFDFFF3FFFF3E",
      INITP_0F => X"FFE3FF007FFE00FFFDFFF3FFFF3E7FF9FCFFFE3FC7F9FFFE1FFFE7FF00000000",
      INIT_00 => X"9393C6C6935112363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_01 => X"3636363636363636363636363636363636363636363636015193939393939393",
      INIT_02 => X"9F699F9F699F9F12010303032626363636363636363636363636363636363636",
      INIT_03 => X"363636363636363636363636363636363636363636363636363636363612129F",
      INIT_04 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_05 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCC888812363636363636361212121212121236",
      INIT_06 => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCC88478888CCCCCCCC",
      INIT_07 => X"2626262626363636363636363636360151939393939393939393C6C693511236",
      INIT_08 => X"0103030303262626262626262626262626262626262626262626262626262626",
      INIT_09 => X"36363636363636363636363636363636363636363612129F9F699F9F699F9F12",
      INIT_0A => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_0B => X"CCCCCCCCCCCCCC88123636361212121212888888888837121212363636363636",
      INIT_0C => X"363636360288CCCCCCCCCCCCCCCCCCCC884788CCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_0D => X"363636363636360151939393939393939393C6C6935112363636363636363636",
      INIT_0E => X"0303030303030303030303030303030303030303030303030303030326263636",
      INIT_0F => X"3636363636363636363636363612129F9F699F9F699F9F120103030303030303",
      INIT_10 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_11 => X"12361212378888888888CCCCCCCC888888371212363636363636363636363636",
      INIT_12 => X"CCCCCCCCCCCCCCCC884788CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC88",
      INIT_13 => X"51939393939393939393C6C6935112363636363636363636363636360288CCCC",
      INIT_14 => X"0303030303030303030303030303030303030303032626363636363636363601",
      INIT_15 => X"363636363612129F9F699F699F9F9F1201030303030303030303030303030303",
      INIT_16 => X"1212363636363636363636363636363636363636363636363636363636363636",
      INIT_17 => X"CCCCCCCCCCCCCCCCCC8888121236363636363636363636363636363636121212",
      INIT_18 => X"884788CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC881212128888CCCCCC",
      INIT_19 => X"9393C693935112363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_1A => X"0303030303030303030303030303262636363636363636015193939393939393",
      INIT_1B => X"9F699F699F9F9F12130103030303030303030303030303030303030303030303",
      INIT_1C => X"363636363636363636363636363636363636363636363636363636363612129F",
      INIT_1D => X"CCCC888812123636363636363636363636363612121288888837121212363636",
      INIT_1E => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800008888CCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1F => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCC888888CCCCCCCCCC",
      INIT_20 => X"0303030303030326363636363636360151939393939393939393C69393511236",
      INIT_21 => X"1201030303030303030303030303030303030303030303030303030303030303",
      INIT_22 => X"36363636363636363636363636363636363636363612129F9F699F699F9F9F9F",
      INIT_23 => X"363636363636121212121237888888CCCC888888121212123636363636363636",
      INIT_24 => X"CCCCCCCCCCCCCC88008888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8888121236",
      INIT_25 => X"363636360288CCCCCCCCCCCCCCCCCCCC8888CCCCCCCCCCCCCCCC888888888888",
      INIT_26 => X"2636363636363601519393939393939393939393935112363636363636363636",
      INIT_27 => X"0303030303030303030303030303030303030303030303030303030303030326",
      INIT_28 => X"3636363636363636363636361224129F9F699F699F9F9F9F1201030303030303",
      INIT_29 => X"88888888CCCCCCCCCCCCCC888888881212363636363636363636363636363636",
      INIT_2A => X"8888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC888812363636363636121288",
      INIT_2B => X"CCCCCCCCCCCCCCCC8888CCCCCCCCCCCCCC88880000000088CCCCCCCCCCCCCC88",
      INIT_2C => X"519393939393939393939393935112363636363636363636363636360288CCCC",
      INIT_2D => X"0303030303030303030303030303030303030303030303032626363636363601",
      INIT_2E => X"3636363612129F9F9F699F699F9F9F9F12130103030303030303030303030303",
      INIT_2F => X"CCCCCCCCCCCC8888371236363636363636363636363636363636363636363636",
      INIT_30 => X"CCCCCCCCCCCCCCCCCCCCCCCCCC8812123636361212378888CCCCCCCCCCCCCCCC",
      INIT_31 => X"8888CCCCCCCCCCCC888800363636008888CCCCCCCCCCCC8888CCCCCCCCCCCCCC",
      INIT_32 => X"93939393935112363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_33 => X"2626260303030303030303030303030303262636363636015193939393939393",
      INIT_34 => X"9F699F699F9F9F9F9F1201030303030303030326262626262626262626262626",
      INIT_35 => X"8812123636363636363636363636363636363636363636363636363612129F9F",
      INIT_36 => X"CCCCCCCCCC888812363612128888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_37 => X"880000363636000088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_38 => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_39 => X"0303030303030303030326263636360151939393939393939393939393511236",
      INIT_3A => X"9F12012603030303030303263636363636363636363636363636262603030303",
      INIT_3B => X"363636363636363636363636363636363636363612129F9F9F699F699F9F9F9F",
      INIT_3C => X"1212128888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8888123636363636",
      INIT_3D => X"88CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8812",
      INIT_3E => X"363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363600",
      INIT_3F => X"0303032626363601519393939393939393939393935112363636363636363636",
      INIT_40 => X"2626262636363636363636363636363636363626260303030303030303030303",
      INIT_41 => X"36363636363636363636361224129F9F699F9F699F9F9F9F9F12012626262626",
      INIT_42 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC883712363636363636363636363636",
      INIT_43 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC888800008888CCCCCCCC",
      INIT_44 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCC",
      INIT_45 => X"519393939393939393939393935112363636363636363636363636360288CCCC",
      INIT_46 => X"3636363636363636363636362626030303030303030303030303030326263601",
      INIT_47 => X"36363612129F9F9F699F9F699F9F9F9F9F120136363636363636363636363636",
      INIT_48 => X"CCCCCCCCCCCCCCCCCCCC88121236363636363636363636363636363636363636",
      INIT_49 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC88008888CCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4A => X"CCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4B => X"93939393935112363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_4C => X"3636363636262603030303030303030303030303032626015193939393939393",
      INIT_4D => X"699F699F9F9F9F9F9F1213013636363636363636363636363636363636363636",
      INIT_4E => X"CCCC8888121236363636363636363636363636363636363636363612129F9F9F",
      INIT_4F => X"CCCCCCCCCCCCCC888888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_50 => X"880036363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCC88888888888888CCCC",
      INIT_51 => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_52 => X"2603030303030303030303030303160151939393939393939393939393511236",
      INIT_53 => X"9F9F120126262626262626262626262626262626262626262626262626262626",
      INIT_54 => X"3636363636363636363636363636363636361212129F9F9F699F699F9F9F9F9F",
      INIT_55 => X"88CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8888123636",
      INIT_56 => X"88CCCCCCCCCCCCCCCCCCCCCCCCCC888800000000008888CCCCCCCCCCCCCCCC88",
      INIT_57 => X"363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363600",
      INIT_58 => X"0303030303030301519393939393939393939393935112363636363636363636",
      INIT_59 => X"3636363636363636363636363636363636363636363636260303030303030303",
      INIT_5A => X"363636363636363636360112129F9F699F9F699F9F9F9F9F9F9F120136363636",
      INIT_5B => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880101363636363636363636",
      INIT_5C => X"CCCCCCCCCCCC880000363636000088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_5D => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCC",
      INIT_5E => X"519393939393939393939393935101363636363636363636363636360288CCCC",
      INIT_5F => X"3636363636363636363636363636362626030303030303030303030303030301",
      INIT_60 => X"363601129F9F9F699F9F699F9F9F699F9F9F1201013636363636363636363636",
      INIT_61 => X"CCCCCCCCCCCCCCCCCCCCCCCC8888013636363636363636363636363636363636",
      INIT_62 => X"3636363636008888CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_63 => X"CCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCCCCCCCCCCCC888800",
      INIT_64 => X"93939393935101363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_65 => X"3636363636363636260303030303030303030303030303015193939393939393",
      INIT_66 => X"9F9F699F9F9F699F9F9F12120136363636363636363636363626262626263636",
      INIT_67 => X"CCCCCCCCCC88013636363636363636363636363636363636363613129F9F9F69",
      INIT_68 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8888888888CCCCCCCCCCCCCCCC",
      INIT_69 => X"880036363636360088CCCCCCCCCCCCCCCCCCCCCCCC8800003636363636000088",
      INIT_6A => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_6B => X"2603030303030303030303030303030151939393939393939393939393510136",
      INIT_6C => X"9F9F9F1201363636363636363636363636260303032626262626262626262626",
      INIT_6D => X"363636363636363636363636363636362601139F9F9F699F9F9F699F9F9F699F",
      INIT_6E => X"CCCCCCCCCCCCCCCC888888880000008888888888CCCCCCCCCCCCCCCCCC880136",
      INIT_6F => X"88CCCCCCCCCCCCCCCCCCCCCCCC8800363636363636360088CCCCCCCCCCCCCCCC",
      INIT_70 => X"363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363600",
      INIT_71 => X"0303030303030301519393939393939393939393935101363636363636363636",
      INIT_72 => X"3636363636363636262603030303030303030303030303030303030303030303",
      INIT_73 => X"36363636363636360101129F9F9F699F9F9F699F9F9F699F9F9F9F1201363636",
      INIT_74 => X"880000003636000000000088CCCCCCCCCCCCCCCCCC8801363636363636363636",
      INIT_75 => X"CCCCCCCCCC8800363636363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_76 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCC",
      INIT_77 => X"519393939393939393939393935101363636363636363636363636360288CCCC",
      INIT_78 => X"2603030303030303030303030303030303030303030303030303030303030301",
      INIT_79 => X"1312129F9F699F9F9F9F699F9F9F699F9F9F9F12013636363636363636363636",
      INIT_7A => X"3636008888CCCCCCCCCCCCCCCC88013636363636363636363636363636363601",
      INIT_7B => X"3636363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC888800363636363636",
      INIT_7C => X"CCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCCCCCCCCCCCC880036",
      INIT_7D => X"93939393935101363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_7E => X"0315151515151515151515151515150303030303030303015193939393939393",
      INIT_7F => X"9F699F9F9F9F699F9F9F9F121301363636363636363636362603030303030303",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE7FE7F8FFF8FFFFF3FF007FFF00FFFDFFF3FFFF3E7FF9FCFFFE7FE7F9FFF87F",
      INITP_01 => X"FFFF3E7FF9FCFFFE7FE7F87FE1FFFFF3FF1FFFFF80FFFDFFF3FFFF3E7FF9FCFF",
      INITP_02 => X"FFFFE0FFFDFFF3FFFF3E7FF9FCFFFE7FE7FC0FC1FFFFF3FF1FFFFFC0FFFDFFF3",
      INITP_03 => X"801FFFFFF3FF9FFFFFF0FFFDFFF3FFFF3E7FF9FCFFFE7FE7FE0207FFFFF3FF9F",
      INITP_04 => X"F9FCFFFE7FE7FFE07FFFFFF3FF9FFFFFF8FFFDFFF3FFFF3E7FF9FCFFFE7FE7FF",
      INITP_05 => X"FDFFF3FFFF3E7FF9FCFFFE7FE7FFFFFFFFFFF1FF9FFFFFFCFFFDFFF3FFFF3E7F",
      INITP_06 => X"F9FFCFFFFFFEFFFDFFF3FFFF3E7FF9FCFFFE7FE7FFFFFFFFFFF9FFCFFFFFFCFF",
      INITP_07 => X"1FE7FFFFFFFFFFF9FFCFFFFFFEFFFDFFF3FFFF1E7FF9FCFFFE7FE7FFFFFFFFFF",
      INITP_08 => X"FF0E7FF8FCFFFE0FE7FFFFFFFFFFF9FFCFFFFFFEFFFC3FF3FFFF1E7FF8FCFFFE",
      INITP_09 => X"FFFFFFFFCFF3FFFF007FF804FFFE07E7FFFFFFFFFFF9FFC7FFFFFFFFFF9FF3FF",
      INITP_0A => X"FFFFFFF9FF87FFFFFFFFFFE7F3FFFF007FF800FFFE03C7FFFFFFFFFFF9FF87FF",
      INITP_0B => X"00FFFE0007FFFFFFFFFFF9FE07FFFFFFFFFFF7F3FFFF007FF800FFFE0007FFFF",
      INITP_0C => X"F7F3FFFF007FF800FFFE0007FFFFFFFFFFF9FE03FFFFFFFFFFF7F3FFFF007FF8",
      INITP_0D => X"F007FFFFFFFFFFF7F3FFFF007FF800FFFE0007FFFFFFFFFFF1FC03FFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFF3E007FFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE38007FFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFF",
      INIT_00 => X"CCCCCCCCCC88013636363636363636363636363636010113129F9F9F9F699F9F",
      INIT_01 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363636363636360088CCCCCC",
      INIT_02 => X"880036363636360088CCCCCCCCCCCCCCCCCCCCCCCC8800363636363636360088",
      INIT_03 => X"3636363636363636363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_04 => X"3636363636361515030303030303030151939393939393939393939393510136",
      INIT_05 => X"9F9F9F9F12013636363636363636363626030303030303030315363636363636",
      INIT_06 => X"363636363636363636363636360112129F9F9F9F699F9F9F9F699F9F9F9F699F",
      INIT_07 => X"CCCCCCCCCCCCCC8800363636363636363636360088CCCCCCCCCCCCCCCC880101",
      INIT_08 => X"88CCCCCCCCCCCCCCCCCCCCCCCC8800363636363636360088CCCCCCCCCCCCCCCC",
      INIT_09 => X"363636360288CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363600",
      INIT_0A => X"1503030303030301519393939393939393939393935101363636363636363636",
      INIT_0B => X"3636363636363636260303151515151515153636363636363636363636363615",
      INIT_0C => X"363636010101129F9F9F9F69699F9F9F9F699F9F9F9F699F9F9F9F9F12013636",
      INIT_0D => X"00363636363636363636360088CCCCCCCCCCCCCCCC8888010136363636363636",
      INIT_0E => X"CCCCCCCCCC8800363636363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC88",
      INIT_0F => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880036363636360088CCCCCCCCCCCCCC",
      INIT_10 => X"519393939393939393939393935101363636363636363636363636360288CCCC",
      INIT_11 => X"2626031536363636363636363636363636363636363636361515030303030301",
      INIT_12 => X"9F9F69699F9F9F9F9F699F9F9F9F699F9F9F9F9F120136363636363636363636",
      INIT_13 => X"3636360088CCCCCCCCCCCCCCCCCC88880101010136363636363601011212129F",
      INIT_14 => X"3636363636360088CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC880036363636363636",
      INIT_15 => X"CCCCCCCCCCCCCCCC880036363636360000CCCCCCCCCCCCCCCCCCCCCCCC880036",
      INIT_16 => X"93939393935101363636363636363636363636360288CCCCCCCCCCCCCCCCCCCC",
      INIT_17 => X"3636363636363636363636363636363636151503030303015193939393939393",
      INIT_18 => X"699F9F9F9F9F699F9F9F9F9F1201363636363636363636363626031536363636",
      INIT_19 => X"CCCCCCCCCCCCCC88880000010101360101011312129F9F9F9F9F699F9F9F9F9F",
      INIT_1A => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8800363636363636363636360088CCCCCC",
      INIT_1B => X"0000363636363600009CCCCCCCCCCCCCCCCCCCCCCC0000363636363636360088",
      INIT_1C => X"3636363636363636363636360200CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_1D => X"3636363636363636363615150303030151939393939393939393939393510136",
      INIT_1E => X"9F9F9F9F12013636363636363636363636260315363636363636363636363636",
      INIT_1F => X"CC000000000101011212129F9F9F9F9F9F69699F9F9F9F9F699F9F9F9F9F699F",
      INIT_20 => X"CCCCCCCCCCCCCC0000363636363636363636360000CCCCCCCCCCCCCCCCCCCCCC",
      INIT_21 => X"009C9CCCCCCCCCCCCCCC9C9C9C0000363636363636360088CCCCCCCCCCCCCCCC",
      INIT_22 => X"3636363602009C9C9CCCCCCCCCCCCCCCCCCCCCCCCCCC9C9C0000363636363600",
      INIT_23 => X"3636361515030301519393939393939393939393935101363636363636363636",
      INIT_24 => X"3636363636363636362603153636363636363636363636363636363636363636",
      INIT_25 => X"129F9F9F9F9F9F9F699F9F9F9F9F9F699F9F9F9F9F69699F9F9F9F9F12013636",
      INIT_26 => X"003636363636363636363600009C9C9CCCCCCCCCCCCC9C9C9C9C9C0012121212",
      INIT_27 => X"9C9C9C9F9F0000363636363636360000CCCCCCCCCCCCCCCCCCCCCCCCCCCC9C00",
      INIT_28 => X"9C9C9C9C9C9C9CCCCCCCCCCC9C9C9C9C0000363636363600009F9C9C9C9C9C9C",
      INIT_29 => X"5193939393939393939393939351013636363636363636363636363602009F9F",
      INIT_2A => X"3626261515363636363636363636363636363636363636363636363615150301",
      INIT_2B => X"9F9F9F9F9F9F9F699F9F9F9F9F699F9F9F9F9F9F121301363636363636363636",
      INIT_2C => X"36363600129F9F9C9C9C9C9C9C9C9C9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F6969",
      INIT_2D => X"36363636363600129C9C9CCCCCCCCCCCCCCCCC9C9C9C9C000036363636363636",
      INIT_2E => X"9C9C9C9C9C9F9F9F1200363636363600129F9F9F9F9F9F9F9F9F9F9F9F000036",
      INIT_2F => X"939393939351013636363636363636363636363602129F9F9F9F9F9F9C9C9C9C",
      INIT_30 => X"3636363636363636363636363636363636363636361503015193939393939393",
      INIT_31 => X"9F9F9F9F9F699F9F9F9F9F9F9F12013636363636363636363636260315363636",
      INIT_32 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F699F9F9F9F9F9F9F699F",
      INIT_33 => X"9F9F9C9C9C9C9C9C9C9C9C9C9F9F9F12003636363636363636363600129F9F9F",
      INIT_34 => X"1200363636363600129F9F9F9F9F9F9F9F9F9F9F9F1200363636363636360012",
      INIT_35 => X"36363636363636363636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_36 => X"3636363636363636363636363615150151939393939393939393939393510136",
      INIT_37 => X"9F9F9F9F9F120136363636363636363636362603153636363636363636363636",
      INIT_38 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F699F9F9F9F9F9F699F9F",
      INIT_39 => X"9F9F9F9F9F9F9F12003636363636363636363600129F9F9F9F9F9F9F9F9F9F9F",
      INIT_3A => X"129F9F9F9F9F9F9F9F9F9F9F9F12003636363636363600129F9F9F9F9F9F9F9F",
      INIT_3B => X"3636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F1200033636363600",
      INIT_3C => X"3636363636361501519393939393939393939393935101373636363636363636",
      INIT_3D => X"3636363636363636363626031536363636363636363636363636363636363636",
      INIT_3E => X"9F9F9F9F9F9F9F9F9F9F9F9F9F699F9F9F9F9F9F699F9F9F9F9F9F9F9F120136",
      INIT_3F => X"000303363636363636363600129F9F6969699F9F9F9F9F9F9F9F9F9F9F696969",
      INIT_40 => X"9F9F9F9F9F12000336363636363600129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F12",
      INIT_41 => X"9F9F6969699F9F9F9F9F9F9F9F9F9F9F1200033636363600129F9F9F9F9F9F9F",
      INIT_42 => X"5193939393939393939393939351010101013736363636363636363602129F9F",
      INIT_43 => X"3636260315153636363636363636363636363636363636363636363636121201",
      INIT_44 => X"9F9F9F9F69699F9F9F9F9F9F699F9F9F9F9F9F9F9F1201363636363636363636",
      INIT_45 => X"36363600129F9F9F9F9F69696969696969696969699F9F9F9F9F9F9F9F9F9F9F",
      INIT_46 => X"36363636363600129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F120003030336363636",
      INIT_47 => X"9F9F9F9F9F9F9F9F1200030336363600129F9F9F9F9F9F9F9F9F9F9F9F120003",
      INIT_48 => X"939393939351515151010136363636363636363602129F9F9F9F9F9F6969699F",
      INIT_49 => X"3636363636363636363636363636363636363612124251515193939393939393",
      INIT_4A => X"9F9F9F69699F9F9F9F9F9F9F9F12013636363636363636363636260303153636",
      INIT_4B => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F9F9F",
      INIT_4C => X"9F9F69699F9F9F9F9F9F9F9F9F9F9F12000303030336363636363600129F9F9F",
      INIT_4D => X"1200030303030300129F9F9F9F9F9F9F9F9F9F9F9F1200030303030303360012",
      INIT_4E => X"51510101363636363636363602129F9F9F9F9F9F9F9F9F6969696969699F9F9F",
      INIT_4F => X"3636363636363636363636125151935151939393939393939393939393515193",
      INIT_50 => X"9F9F9F9F9F120136363636363636363636262603031536363636363636363636",
      INIT_51 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F9F9F9F9F9F9F699F9F9F9F",
      INIT_52 => X"9F9F9F9F9F9F9F12000303030303363636360300129F9F9F9F9F9F9F9F9F9F9F",
      INIT_53 => X"129F9F9F9F9F9F9F9F9F9F9F9F12000303030303030300129F9F9F9F69696969",
      INIT_54 => X"3636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F1200030303030300",
      INIT_55 => X"3636121251939351519393939393939393939393935151939351510101363636",
      INIT_56 => X"3636363636363636362603030315363636363636363636363636363636363636",
      INIT_57 => X"9F9F9F9F9F9F9F9F9F69699F9F9F9F9F9F9F69699F9F9F9F9F9F9F9F9F120136",
      INIT_58 => X"000303030303030303030300129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_59 => X"9F9F9F9F9F12000303030303030300129F9F9F9F9F9F9F69696969699F9F9F12",
      INIT_5A => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F1200030303030300129F9F9F9F9F9F9F",
      INIT_5B => X"5151939393939393939393935151519393935151013636363636363602129F9F",
      INIT_5C => X"2626030303151536363636363636363636363636363636363636125151939351",
      INIT_5D => X"69699F9F9F9F9F9F9F9F699F9F9F9F9F9F9F9F9F9F1201363636363636363626",
      INIT_5E => X"03030300129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_5F => X"03030303030300129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F120003030303030303",
      INIT_60 => X"9F9F9F9F9F9F9F9F1200030303030300129F9F9F9F9F9F9F9F9F9F9F9F120003",
      INIT_61 => X"939393515151519393939351013636363636363602129F9F9F9F9F9F9F9F9F9F",
      INIT_62 => X"3636363636363636363636363636363636361251939393515151519393939393",
      INIT_63 => X"9F69699F9F9F9F9F9F9F9F9F9F12013636363636363636260303030303031536",
      INIT_64 => X"9F9F9F9F9F69696969699F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F",
      INIT_65 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F12000000000000000000000000129F9F9F",
      INIT_66 => X"1200000000000000129F9F9F9F9F9F9F9F9F9F9F9F1200000000000000000012",
      INIT_67 => X"93939351013636363636363602129F9F69699F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_68 => X"3636363636363636363612519393939351515151515151515151515151519393",
      INIT_69 => X"9F9F9F9F12130136363636363636262603030303030315363636363636363636",
      INIT_6A => X"9F9F9F9F9F9F9F9F9F9F696969699F9F9F9F9F9F9F9F9F9F69699F9F9F9F9F9F",
      INIT_6B => X"9F9F9F9F9F9F9F12121212121212121212121212129F9F9F699F9F9F9F9F9F9F",
      INIT_6C => X"129F9F9F9F9F699F9F9F9F9F9F12121212121212121212129F9F9F699F9F9F9F",
      INIT_6D => X"3636363602129F9F9F699F9F9F9F9F9F9F9F9F9F9F9F9F9F1212121212121212",
      INIT_6E => X"3636125193939393939351515151515151515151519393939393935101363636",
      INIT_6F => X"3636363626262603030303030315153636363636363636363636363636363636",
      INIT_70 => X"6969699F9F9F9F9F9F9F9F9F9F9F9F9F699F9F9F9F9F9F9F9F9F9F9F12013636",
      INIT_71 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F9F9F9F9F9F9F9F9F9F9F9F9F6969",
      INIT_72 => X"699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F9F9F",
      INIT_73 => X"9F9F9F9F9F9F9F9F9F9F699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69",
      INIT_74 => X"9393939393939393939393939393939393939351013636363636363602129F9F",
      INIT_75 => X"0303030303153636363636363636363636363636363636363636125193939393",
      INIT_76 => X"9F9F9F9F9F9F69699F9F9F9F9F9F9F9F9F9F9F9F120136363636362626030303",
      INIT_77 => X"9F9F9F9F9F9F9F699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_78 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_79 => X"9F9F69699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F",
      INIT_7A => X"939393939393939393939351013636363636363602129F9F9F9F9F9F9F9F9F9F",
      INIT_7B => X"3636363636363636363636363636363636361251939393939393939393939393",
      INIT_7C => X"9F9F9F9F9F9F9F9F9F9F9F121301363636262626030303030303030303153636",
      INIT_7D => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F",
      INIT_7E => X"9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F",
      INIT_7F => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F696969699F9F9F9F9F9F9F9F9F9F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6000FFFFFFFFFFFF7F3FFFF",
      INITP_01 => X"FFFF00001FFFFFFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFF9FF3FFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFF80007FF00000000000000000000000000000000000FFFFFFFFFFFE3F",
      INITP_05 => X"0000000000000000000000000000F00000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"93939351013636363636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F9F",
      INIT_01 => X"3636363636363636363612519393939393939393939393939393939393939393",
      INIT_02 => X"9F9F121201363626262603030303030303030303151536363636363636363636",
      INIT_03 => X"69699F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F69699F9F9F9F9F9F9F9F9F9F",
      INIT_04 => X"9F9F9F6969699F9F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F9F9F69",
      INIT_05 => X"9F9F6969699F9F9F9F9F9F9F9F69696969699F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_06 => X"3636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F",
      INIT_07 => X"3636125151939393939393939393939393939393939393939393515101363636",
      INIT_08 => X"0303030303030303030303151536363636363636363636363636363636363636",
      INIT_09 => X"9F9F9F9F9F9F9F9F9F6969699F9F9F9F9F9F9F9F9F9F9F9F9F12120101262626",
      INIT_0A => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F696969696969",
      INIT_0B => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_0C => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F6969696969696969696969699F9F9F9F9F",
      INIT_0D => X"9393939393939393939393939393939393515101013636363636363602129F9F",
      INIT_0E => X"0303031536363636363636363636363636363636363636363636121251519393",
      INIT_0F => X"9F699F9F9F9F9F9F9F9F9F9F9F9F9F9F12120101262603030303030303030303",
      INIT_10 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_11 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_12 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_13 => X"939393939393935151420124373636363636363602129F9F9F9F9F9F9F9F9F9F",
      INIT_14 => X"3636363636363636363636363636363636363612125151519393939393939393",
      INIT_15 => X"9F9F9F9F9F9F9F12120101030303030303030303030303030303151536363636",
      INIT_16 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_17 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_18 => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_19 => X"51010136363736363636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_1A => X"3636363636363636363636361212125151519393939393939393939393935151",
      INIT_1B => X"0101260303030303030303030303030315151536363636363636363636363636",
      INIT_1C => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F1212",
      INIT_1D => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_1E => X"9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_1F => X"3636363602129F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F",
      INIT_20 => X"3636363636361212125151515151515151515151515151010101373636363636",
      INIT_21 => X"0303030303030303153636363636363636363636363636363636363636363636",
      INIT_22 => X"1212121212121212121212121212121212121212121212010126030303030303",
      INIT_23 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_24 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_25 => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_26 => X"1200000000000000000000000000000101363636363636363636363602121212",
      INIT_27 => X"1536363636363636363636363636363636363636363636363636363636363636",
      INIT_28 => X"0000000000000000000000000000000126030303030303030303030303030303",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000036363636020000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_15_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_15_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE7FFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFF87FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF9FFC0000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF80000000000000001FFFF",
      INIT_08 => X"FFFF3FF1FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF9FFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFF3FF1FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"F9FFFE00FFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFF9FFF8FE7FFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFF3FF3FFFFFFFFFFFFFFF9FFF3033FFFFFFFFFFFFFFFFFFFFFFF3FF3",
      INIT_0D => X"BFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFF9FFF601BFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFF9FFF400",
      INIT_0F => X"FF3FF3FFFFFFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFF3FF3FFFFFFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFF400BFFFFFFFFFFFFFFFFFFFFFFF3FF1FFFFFFFFFFFFFFF9FFF400BFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF3FF1FFFFFFFFFFFFFFF9",
      INIT_13 => X"FFFFFFFF9FF8FFFFFFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF1FF8FF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFF9FFD000000000001FFF9FFF400BFFFFFFFFFFFFFFF",
      INIT_15 => X"FC7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF87FE000000000000FFF9FFF400BF",
      INIT_16 => X"E7FC7FFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFC7FE7FFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFE7FC7FFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"F400BFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFE7FF9FFF400BFFFFFFFFF",
      INIT_19 => X"FFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFE7FF9FF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFF",
      INIT_1C => X"7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFF",
      INIT_1D => X"FFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"00BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFF",
      INIT_20 => X"FFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FF9FFF4",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"F9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFE7FF9FFF400BFFFFF",
      INIT_24 => X"07F8FFFFFFFC7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F0FFFFFFFE7F",
      INIT_25 => X"FFFFFFFFFFFFFC07F800000000FFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFF80FF800000001FFF9FFF400BFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFF09FF1FFFFFFFFFFF9FFF400",
      INIT_28 => X"FFFFEB9FF3FFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFF19FF1FFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFE79FF3FFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFD79FF3FFFFFFFFFFF9FFF400BFFFFFFF",
      INIT_2B => X"F3FFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFCF9FF3FFFFFFFFFFF9",
      INIT_2C => X"FFFFFFFFFF9F9FF1FFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFFAF9F",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFF1F9FF1FFFFFFFFFFF9FFF400BFFFFFFFFFFFFFFF",
      INIT_2E => X"FCFFF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFF1F9FF800000001FFF9FFF400BF",
      INIT_2F => X"FE3F8FF9FFFFFFFE7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFF3F9FF9FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFE3FCFFBFFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"F400BFFFFFFFFFFFFFFFFFFFFFFFFE7FC7F3FFFFFFFF7FF9FFF400BFFFFFFFFF",
      INIT_32 => X"FFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFD7F9007FFFFFFFF7FF9FF",
      INIT_33 => X"FFFFFFFCFF3FFFFFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFCFFBFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFCFF7FFFFFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFF",
      INIT_35 => X"7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFCFF7FFFFFFFFFFF7FF9FFF400BFFF",
      INIT_36 => X"FF7FFFFFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFCFF7FFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFCFE7FFFFFFFFFFF7FF9FFF400BFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_38 => X"00BF80FFFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF7FF9FFF400BFFFFFFFFFFF",
      INIT_39 => X"FFFFFF7FF9FFF400BE3E1FFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF7FF9FFF4",
      INIT_3A => X"FFFFFCFEFFFFFFFFFFFF7FF9FFF400BCE3CFFFFFFFFFFFFFFFFFFFFCFEFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF7FF9FFF400B90063FFFFFFFFFFFFFF",
      INIT_3C => X"F9FFF400A60009FFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF7FF9FFF400B3001B",
      INIT_3D => X"FFFFFFFFFFFF7FF9FFF400AC000CFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFF7F",
      INIT_3E => X"FFFFFFFFFFF8FEFFFFFFFFFFFF7FF9FFF400880006FFFFFFFFFFFFFFFFFFFCFE",
      INIT_3F => X"9000027FFFFFFFFFFFFFFFFFF8FE7FFFFFFFFFFE7FF9FFF400900002FFFFFFFF",
      INIT_40 => X"FFFE7FF9FFF400B000037F01FFFFFFFFFFFFFFF9FE0FFFFFFFFFFE7FF9FFF400",
      INIT_41 => X"FFF9FE000000000FFE7FF9FFF400A00001707E3FFFFFFFFFFFFFF9FE07FFFFFF",
      INIT_42 => X"0067FFF83FFFFFFFF9FE0000000007FE7FF9FFF400A000014FC3CFFFFFFFFFFF",
      INIT_43 => X"FFF400E00001300033FFE3C7FFFFFFF9FE0000000003FE7FF9FFF400A0000118",
      INIT_44 => X"00000001FE7FF9FFF400C03F01600019FC1E70FFFFFFF9FF0000000001FE7FF9",
      INIT_45 => X"03BFFFFFF3FF0000000000FE7FF9FFF400C06101C0000DF9F01E7FFFFFF1FF00",
      INIT_46 => X"9C80000006CC00009FFFFFF3FF801FFFE0007E7FF9FFF400C0DD81800004E700",
      INIT_47 => X"1E7FF9FFF40000BE80000002180000DFFFFFF3FF901FFFF0003E7FF9FFF40000",
      INIT_48 => X"E7FF9FFFFFFC000E7FF9FFF40000BE800000033000006FFFFFE3FF9FFFFFF800",
      INIT_49 => X"01C0000033FFFFE7FF8FFFFFFE00067FF9FFF40000BE8000000160000027FFFF",
      INIT_4A => X"F40000BE800306018000001BFFFFC7FFCFFFFFFF80007FF9FFF40000BE8001FC",
      INIT_4B => X"FFFF80007FF9FFF40000BE8002720000000009FFFFC7FFCFFFFFFF00007FF9FF",
      INIT_4C => X"05FFFFCFFFC7FFFFFF80007FF9FFF40000BE8006FB000000000DFFFFCFFFC7FF",
      INIT_4D => X"8005FD0000F1F005FFFF9FFFE7FFC7FF80007FF9FFF40000BE8004F900001F00",
      INIT_4E => X"7FF9FFF40000BE8005FD00008C1005FFFF1FFFE7FFC00000007FF9FFF40000BE",
      INIT_4F => X"FFE3FF800000007FF9FFF40000BE8005FD0001BFD805FFFE1FFFE7FF80000000",
      INIT_50 => X"017FE804FFF8FFFFF3FF803FFC007FF9FFF40000BE8005FD00017FE805FFF87F",
      INIT_51 => X"0000BE8005FD00017FE8067FE1FFFFF3FF803FFE007FF9FFF40000BE8005FD00",
      INIT_52 => X"FFFF807FF9FFF40000BE0005FD00017FE8030FC1FFFFF3FFCFFFFF007FF9FFF4",
      INIT_53 => X"001FFFFFF3FFCFFFFFC07FF9FFF000003E4001FD00017FE8018207FFFFF3FFCF",
      INIT_54 => X"F9FC00027FE703E07FFFFFF3FFCFFFFFE07FF9FFF380033E6039FD00007FE000",
      INIT_55 => X"F9FFF3FFFF3E7FF9FCE01E7FE7FFFFFFFFFFF1FFE7FFFFF07FF9FFF3FE0F3E7F",
      INIT_56 => X"F9FFE7FFFFF87FF9FFF3FFFF3E7FF9FCFFFE7FE7FFFFFFFFFFF9FFE7FFFFF87F",
      INIT_57 => X"1FE7FFFFFFFFFFF9FFE7FFFFFC7FF9FFF3FFFF1E7FF9FCFFFE7FE7FFFFFFFFFF",
      INIT_58 => X"FF0E7FF8FCFFFE0FE7FFFFFFFFFFF9FFE3FFFFF87FF83FF3FFFF1E7FF8FCFFFE",
      INIT_59 => X"FFE27FF90FF3FFFF007FF804FFFE07E7FFFFFFFFFFF9FFE3FFFFE07FF81FF3FF",
      INIT_5A => X"FFFFFFF9FFC3FFFFC67FF987F3FFFF007FF800FFFE03C7FFFFFFFFFFF9FFE3FF",
      INIT_5B => X"00FFFE0007FFFFFFFFFFF9FFC1FFFFC63FF1C7F3FFFF007FF800FFFE0007FFFF",
      INIT_5C => X"E7F3FFFF007FF800FFFE0007FFFFFFFFFFF9FF01FFFFCE1FE1E7F3FFFF007FF8",
      INIT_5D => X"FE01FFFFCFC007E7F3FFFF007FF800FFFE0007FFFFFFFFFFF1FF01FFFFCF0003",
      INIT_5E => X"FFFFFFFFFFFFF3F803FFFFCFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE3F003FFFFCFFFFFE7F3FFFFFFFFFFFFFFFFFF",
      INIT_60 => X"C7FFFFC7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C003FFFFCFFFFFE7F3FFFF",
      INIT_61 => X"FFFF0C000FFFFFC3FFFF87F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF870007FFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFE00000FFFFFE0FFFE1FF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC20001FFFFFF03FFC1FF3FFFFFFFFFFFF",
      INIT_64 => X"7FFFFFFF00007FF000000000000000000000000000000040007FFFFFFC00003F",
      INIT_65 => X"0000000000000000000000000000F00000000000000000000000000000008000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000001FFF000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000010010000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000100180000000000000000000000000",
      INIT_04 => X"F8800000000000000000000000000000000000000000000011F8800000000000",
      INIT_05 => X"00000000000063F0800000000000000000000000000000000000000000000031",
      INIT_06 => X"0000000000000000000000000043F0FFFFFFFFFFFFFFFE000000000000000000",
      INIT_07 => X"000000000200000000000000000000000000000047E000000000000000020000",
      INIT_08 => X"000080007FFFFFFFFFFFFFF2000000000000000000000000000000C7E0000000",
      INIT_09 => X"0000000000000000008000FFFFFFFFFFFFFFF200000000000000000000000000",
      INIT_0A => X"320001FF00000000000000000000000080000000000000000032000000000000",
      INIT_0B => X"00000000000000320006FF800000000000000000000000800000000000000000",
      INIT_0C => X"000000000080000000000000000032000F03C000000000000000000000008000",
      INIT_0D => X"C0000000000000000000000080000000000000000032000E39C0000000000000",
      INIT_0E => X"00000032000C1EC0000000000000000000000080000000000000000032000C3C",
      INIT_0F => X"0080000000000000000032000C0EC00000000000000000000000800000000000",
      INIT_10 => X"000000000000000080000000000000000032000C06C000000000000000000000",
      INIT_11 => X"000C02C0000000000000000000000080000000000000000032000C06C0000000",
      INIT_12 => X"00000000000032000C00C0000000000000000000000080000000000000000032",
      INIT_13 => X"0000000040000000000000000032000C00C00000000000000000000000C00000",
      INIT_14 => X"000000000000000000000040000000000000000032000C00C000000000000000",
      INIT_15 => X"030032000C00C000000000000000000000006000FFFFFFFFFFFE0032000C00C0",
      INIT_16 => X"10008000000000010032000C00C0000000000000000000000030008000000000",
      INIT_17 => X"0000000000000010018000000000010032000C00C00000000000000000000000",
      INIT_18 => X"0C00C0000000000000000000000010030000000000010032000C00C000000000",
      INIT_19 => X"000000010032000C00C000000000000000000000001FFE000000000001003200",
      INIT_1A => X"00000000000000000000010032000C00C0000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000010032000C00C00000000000000000",
      INIT_1C => X"0032000C00C0000000000000000000000000000000000000010032000C00C000",
      INIT_1D => X"000000000000010032000C00C000000000000000000000000000000000000001",
      INIT_1E => X"00000000000000000000000000010032000C00C0000000000000000000000000",
      INIT_1F => X"00C0000000000000000000000000000000000000010032000C00C00000000000",
      INIT_20 => X"0000010032000C00C0000000000000000000000000000000000000010032000C",
      INIT_21 => X"000000000000000000010032000C00C000000000000000000000000000000000",
      INIT_22 => X"00000000000000000000000FFC000000010032000C00C0000000000000000000",
      INIT_23 => X"32000C00C0000000000000000000000000001806000000010032000C00C00000",
      INIT_24 => X"F3E1000000030032000C00C00000000000000000000000000010030000000100",
      INIT_25 => X"0000000000000383E1FFFFFFFE0032000C00C000000000000000000000000000",
      INIT_26 => X"C00000000000000000000000000607C0000000000032000C00C0000000000000",
      INIT_27 => X"FFFC0032000C00C00000000000000000000000000C07C0000000000032000C00",
      INIT_28 => X"0000180000FFFFFFF80032000C00C00000000000000000000000000800007FFF",
      INIT_29 => X"000000000000000000100000000000000032000C00C000000000000000000000",
      INIT_2A => X"000C00C0000000000000000000000000300000000000000032000C00C0000000",
      INIT_2B => X"00000000000032000C00C0000000000000000000000000200000000000000032",
      INIT_2C => X"0000000000400000000000000032000C00C00000000000000000000000006000",
      INIT_2D => X"000000000000000000000000C00000000000000032000C00C000000000000000",
      INIT_2E => X"020032000C00C0000000000000000000000000800000000000000032000C00C0",
      INIT_2F => X"01800000000000010032000C00C0000000000000000000000000800000000000",
      INIT_30 => X"0000000000000001000000000000000032000C00C00000000000000000000000",
      INIT_31 => X"0C00C0000000000000000000000001000000000000000032000C00C000000000",
      INIT_32 => X"000000000032000C00C000000000000000000000000300280000000000003200",
      INIT_33 => X"00000002000000000000000032000C00C0000000000000000000000002000000",
      INIT_34 => X"0000000000000000000002000000000000000032000C00C00000000000000000",
      INIT_35 => X"0032000C00C0000000000000000000000002000000000000000032000C00C000",
      INIT_36 => X"000000000000000032000C00C000000000000000000000000200000000000000",
      INIT_37 => X"00000000000002008000000000000032000C00C0000000000000000000000002",
      INIT_38 => X"00C07F0000000000000000000002000000000000000032000C00C00000000000",
      INIT_39 => X"0000000032000C00C1FFE000000000000000000002000000000000000032000C",
      INIT_3A => X"000002000000000000000032000C00C3E3F00000000000000000000200000000",
      INIT_3B => X"00000000000000000002000000000000000032000C00C7007C00000000000000",
      INIT_3C => X"32000C00DE01CE00000000000000000002000000000000000032000C00CF001C",
      INIT_3D => X"0000000000000032000C00DC03EF000000000000000000020000000000000000",
      INIT_3E => X"000000000006000000000000000032000C00F800770000000000000000000200",
      INIT_3F => X"F0001A00000000000000000000000000000000000030000C00F0003300000000",
      INIT_40 => X"00000030000400F0000B00000000000000000000000000000000000030000400",
      INIT_41 => X"0000000000000000000030000400E00001007C00000000000000000000000000",
      INIT_42 => X"006000000000000000000000000000000030000400E0000107C3800000000000",
      INIT_43 => X"000400E0000130003000038000000000000000000000000020000400E0000118",
      INIT_44 => X"00000000000000000400C03F01600018000E7000000000000000000000000020",
      INIT_45 => X"0300000000000000000000000000000400C06101C003CC01F01E000000000000",
      INIT_46 => X"80800000F60C000080000000000000000000000000000400C0C1818001E40300",
      INIT_47 => X"00000000040000808000003A18001EC000000000000000000000000000040000",
      INIT_48 => X"0000000000000000000000040000808000001B30001F40000000000000000000",
      INIT_49 => X"01C00001B0000000000000000000000000000400008080000019600007A00000",
      INIT_4A => X"0400008080030601800001D800000000000000000000000000040000808001FC",
      INIT_4B => X"000000000000000400008080020200000000C800000000000000000000000000",
      INIT_4C => X"640000000000000000000000000004000080800603000000006C000000000000",
      INIT_4D => X"8004010000F1F004000000000000000000000000000400008080040100001F00",
      INIT_4E => X"0000000400008080040100008010040000000000000000000000000004000080",
      INIT_4F => X"0000000000000000000004000080800401000180180400000000000000000000",
      INIT_50 => X"0100080400000000000000000000000000040000808004010001000804000000",
      INIT_51 => X"0000808004010001000806000000000000000000000000000400008080040100",
      INIT_52 => X"0000000000000400008000040100010008030000000000000000000000000004",
      INIT_53 => X"0000000000000000000000000000000000000001000100080180000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000010000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFF",
      INIT_08 => X"FFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"01FFFE00FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF",
      INIT_0B => X"0000000000000001FFF9007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_0C => X"FFFFFFFFFF00000000000000000001FFF0FC3FFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_0D => X"3FFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFF1FE3FFFFFFFFFFFFF",
      INIT_0E => X"00000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFF3FF",
      INIT_0F => X"FF00000000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFF00000000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFF3FF3FFFFFFF",
      INIT_12 => X"00000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF00000000000000000001",
      INIT_13 => X"FFFFFFFF80000000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFF3FF3FFFFFFFFFFFFFFF",
      INIT_15 => X"FC0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFF3FF3F",
      INIT_16 => X"E0007FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFE0007FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"F3FF3FFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFE0001FFF3FF3FFFFFFFFF",
      INIT_19 => X"FFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFE0001FF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFF",
      INIT_1C => X"0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFF",
      INIT_1D => X"FFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFF",
      INIT_20 => X"FFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF3",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"01FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFE0001FFF3FF3FFFFF",
      INIT_24 => X"0000FFFFFFFC0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFE00",
      INIT_25 => X"FFFFFFFFFFFFFC0000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFF3FF3FFFFFFFFFFFFF",
      INIT_27 => X"00000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFF3FF",
      INIT_28 => X"FFFFE00000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFE00000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFF3FF3FFFFFFF",
      INIT_2B => X"00000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001",
      INIT_2C => X"FFFFFFFFFF800000000000000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFF3FF3FFFFFFFFFFFFFFF",
      INIT_2E => X"000001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFF3FF3F",
      INIT_2F => X"FE000000FFFFFFFC0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFE000000FFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"F3FF3FFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFFFE0001FFF3FF3FFFFFFFFF",
      INIT_32 => X"FFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFE0001FF",
      INIT_33 => X"FFFFFFFC001FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFC001003",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFF",
      INIT_35 => X"0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFE0001FFF3FF3FFF",
      INIT_36 => X"003FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFE",
      INIT_37 => X"FFFFFFFFFFFFFC003FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_38 => X"FF3F80FFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFE0001FFF3FF3FFFFFFFFFFF",
      INIT_39 => X"FFFFFE0001FFF3FF3E001FFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFE0001FFF3",
      INIT_3A => X"FFFFFC007FFFFFFFFFFE0001FFF3FF3C1C0FFFFFFFFFFFFFFFFFFFFC007FFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFE0001FFF3FF38FF83FFFFFFFFFFFFFF",
      INIT_3C => X"01FFF3FF21FFF1FFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFE0001FFF3FF30FFE3",
      INIT_3D => X"7FFFFFFFFFFE0001FFF3FF23FFF0FFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFE00",
      INIT_3E => X"FFFFFFFFFFF8007FFFFFFFFFFE0001FFF3FF07FFF8FFFFFFFFFFFFFFFFFFFC00",
      INIT_3F => X"0FFFFC0000000000000000000000000000000000000000F3FF0FFFFCFFFFFFFF",
      INIT_40 => X"000000000003FF0FFFFC000000000000000000000000000000000000000003FF",
      INIT_41 => X"00000000000000000000000003FF1FFFFE000000000000000000000000000000",
      INIT_42 => X"FF80000000000000000000000000000000000003FF1FFFFE003C000000000000",
      INIT_43 => X"0003FF1FFFFE0FFFC0000000000000000000000000000000000003FF1FFFFE07",
      INIT_44 => X"000000000000000003FF3FC0FE1FFFE000018000000000000000000000000000",
      INIT_45 => X"FC000000000000000000000000000003FF3F80FE3FFFF0000FE0000000000000",
      INIT_46 => X"007FFFFFF803FFFF000000000000000000000000000003FF3F007E7FFFF800FF",
      INIT_47 => X"0000000003FFFF007FFFFFFC07FFFF000000000000000000000000000003FFFF",
      INIT_48 => X"000000000000000000000003FFFF007FFFFFFC0FFFFF80000000000000000000",
      INIT_49 => X"FE3FFFFFC00000000000000000000000000003FFFF007FFFFFFE1FFFFFC00000",
      INIT_4A => X"03FFFF007FFC01FE7FFFFFE00000000000000000000000000003FFFF007FFE03",
      INIT_4B => X"0000000000000003FFFF007FFC01FFFFFFFFF000000000000000000000000000",
      INIT_4C => X"F80000000000000000000000000003FFFF007FF800FFFFFFFFF0000000000000",
      INIT_4D => X"7FF800FFFF000FF80000000000000000000000000003FFFF007FF800FFFFE0FF",
      INIT_4E => X"00000003FFFF007FF800FFFF000FF80000000000000000000000000003FFFF00",
      INIT_4F => X"0000000000000000000003FFFF007FF800FFFE0007F800000000000000000000",
      INIT_50 => X"FE0007F80000000000000000000000000003FFFF007FF800FFFE0007F8000000",
      INIT_51 => X"FFFF007FF800FFFE0007F80000000000000000000000000003FFFF007FF800FF",
      INIT_52 => X"00000000000003FFFF007FF800FFFE0007FC0000000000000000000000000003",
      INIT_53 => X"8000000000000000000000000003FFFF003FF800FFFE0007FE00000000000000",
      INIT_54 => X"0000FFFC0000FC00000000000000000000000000007FFC001FC000FFFE0007FF",
      INIT_55 => X"0000000000000000001FE0000000000000000000000000000000000001F00000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_3_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized5\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_15_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_3_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(12)
    );
\has_mux_a.A\: entity work.blk_mem_gen_3_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[5].ram.r_n_0\,
      DOADO(6) => \ramloop[5].ram.r_n_1\,
      DOADO(5) => \ramloop[5].ram.r_n_2\,
      DOADO(4) => \ramloop[5].ram.r_n_3\,
      DOADO(3) => \ramloop[5].ram.r_n_4\,
      DOADO(2) => \ramloop[5].ram.r_n_5\,
      DOADO(1) => \ramloop[5].ram.r_n_6\,
      DOADO(0) => \ramloop[5].ram.r_n_7\,
      DOPADOP(0) => \ramloop[5].ram.r_n_8\,
      addra(3 downto 0) => addra(14 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      \douta[7]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[7]_0\(7) => \ramloop[3].ram.r_n_0\,
      \douta[7]_0\(6) => \ramloop[3].ram.r_n_1\,
      \douta[7]_0\(5) => \ramloop[3].ram.r_n_2\,
      \douta[7]_0\(4) => \ramloop[3].ram.r_n_3\,
      \douta[7]_0\(3) => \ramloop[3].ram.r_n_4\,
      \douta[7]_0\(2) => \ramloop[3].ram.r_n_5\,
      \douta[7]_0\(1) => \ramloop[3].ram.r_n_6\,
      \douta[7]_0\(0) => \ramloop[3].ram.r_n_7\,
      \douta[7]_1\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]_1\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]_1\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]_1\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]_1\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]_1\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]_1\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]_1\(0) => \ramloop[2].ram.r_n_7\,
      \douta[7]_2\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]_2\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]_2\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]_2\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]_2\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]_2\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]_2\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]_2\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[4].ram.r_n_8\,
      \douta[8]_0\(0) => \ramloop[3].ram.r_n_8\,
      \douta[8]_1\(0) => \ramloop[2].ram.r_n_8\,
      \douta[8]_2\(0) => \ramloop[1].ram.r_n_8\,
      p_15_out(8 downto 0) => p_15_out(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_3_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(7) => \ramloop[5].ram.r_n_0\,
      DOADO(6) => \ramloop[5].ram.r_n_1\,
      DOADO(5) => \ramloop[5].ram.r_n_2\,
      DOADO(4) => \ramloop[5].ram.r_n_3\,
      DOADO(3) => \ramloop[5].ram.r_n_4\,
      DOADO(2) => \ramloop[5].ram.r_n_5\,
      DOADO(1) => \ramloop[5].ram.r_n_6\,
      DOADO(0) => \ramloop[5].ram.r_n_7\,
      DOPADOP(0) => \ramloop[5].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(12),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(9)
    );
\ramloop[8].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(10)
    );
\ramloop[9].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_3_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_3_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_4_3_synth : entity is "blk_mem_gen_v8_4_3_synth";
end blk_mem_gen_3_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_3_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     8.936631 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 26000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 26000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 26000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 26000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_v8_4_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3_blk_mem_gen_v8_4_3 : entity is "yes";
end blk_mem_gen_3_blk_mem_gen_v8_4_3;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_3_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_3 : entity is "blk_mem_gen_3,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_3 : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end blk_mem_gen_3;

architecture STRUCTURE of blk_mem_gen_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.936631 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 26000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 26000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 26000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 26000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_3_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
