Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /media/parth/F/Parth/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto c772c1a21e4f4c11846c2ff7a514b22e --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot axi_controller_testbench_func_synth xil_defaultlib.axi_controller_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.axi_controller_v1_1_M00_AXI
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.axi_controller_v1_1
Compiling module xil_defaultlib.design_1_axi_controller_0_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi_controller_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_controller_testbench_func_synth
