$date
	Wed Nov 22 10:12:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74LS126_tb $end
$var wire 4 ! y [4:1] $end
$var reg 4 " a [4:1] $end
$var reg 4 # g [4:1] $end
$scope module UUT $end
$var wire 1 $ A1 $end
$var wire 1 % A2 $end
$var wire 1 & A3 $end
$var wire 1 ' A4 $end
$var wire 1 ( G1 $end
$var wire 1 ) G2 $end
$var wire 1 * G3 $end
$var wire 1 + G4 $end
$var wire 1 , Y4 $end
$var wire 1 - Y3 $end
$var wire 1 . Y2 $end
$var wire 1 / Y1 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 3
b0 2
b0 1
b0 0
z/
z.
z-
z,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
bz !
$end
#5
1$
b1 "
b1 0
#10
bz0 !
0/
1(
0$
b1 #
b0 "
b10 0
#15
bz1 !
1/
1$
b1 "
b11 0
#20
b100 0
#25
1%
b11 "
b1 1
#30
bz01 !
0.
1)
0%
b11 #
b1 "
b10 1
#35
bz11 !
1.
1%
b11 "
b11 1
#40
b100 1
#45
1&
b111 "
b1 2
#50
bz011 !
0-
1*
0&
b111 #
b11 "
b10 2
#55
bz111 !
1-
1&
b111 "
b11 2
#60
b100 2
#65
1'
b1111 "
b1 3
#70
b111 !
0,
1+
0'
b1111 #
b111 "
b10 3
#75
b1111 !
1,
1'
b1111 "
b11 3
#80
b100 3
