COMMENT ---System Centroid--- This file is a internal script file generated by compiler.
LANGUAGE Verilog
MODULE LEA_ROR5
FILENAME "C:\Flowrian\LEA_ROR5.v"
BIRTHDAY 2019-12-24 10:50:13

1 MODULE LEA_ROR5
3 PORT Din [\31:\0] IN WIRE
4 PORT Dout [\31:\0] OUT WIRE
6 ASSIGN {0} Dout@<6,8>[\31:\0] (Din@<6,22>[\4:\0])(Din@<6,32>[\31:\5])

END
