
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401240 <.init>:
  401240:	stp	x29, x30, [sp, #-16]!
  401244:	mov	x29, sp
  401248:	bl	4016f8 <ferror@plt+0x118>
  40124c:	ldp	x29, x30, [sp], #16
  401250:	ret

Disassembly of section .plt:

0000000000401260 <memcpy@plt-0x20>:
  401260:	stp	x16, x30, [sp, #-16]!
  401264:	adrp	x16, 428000 <ferror@plt+0x26a20>
  401268:	ldr	x17, [x16, #4088]
  40126c:	add	x16, x16, #0xff8
  401270:	br	x17
  401274:	nop
  401278:	nop
  40127c:	nop

0000000000401280 <memcpy@plt>:
  401280:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401284:	ldr	x17, [x16]
  401288:	add	x16, x16, #0x0
  40128c:	br	x17

0000000000401290 <memmove@plt>:
  401290:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401294:	ldr	x17, [x16, #8]
  401298:	add	x16, x16, #0x8
  40129c:	br	x17

00000000004012a0 <strlen@plt>:
  4012a0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012a4:	ldr	x17, [x16, #16]
  4012a8:	add	x16, x16, #0x10
  4012ac:	br	x17

00000000004012b0 <fputs@plt>:
  4012b0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012b4:	ldr	x17, [x16, #24]
  4012b8:	add	x16, x16, #0x18
  4012bc:	br	x17

00000000004012c0 <exit@plt>:
  4012c0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012c4:	ldr	x17, [x16, #32]
  4012c8:	add	x16, x16, #0x20
  4012cc:	br	x17

00000000004012d0 <ftell@plt>:
  4012d0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012d4:	ldr	x17, [x16, #40]
  4012d8:	add	x16, x16, #0x28
  4012dc:	br	x17

00000000004012e0 <fputc@plt>:
  4012e0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012e4:	ldr	x17, [x16, #48]
  4012e8:	add	x16, x16, #0x30
  4012ec:	br	x17

00000000004012f0 <snprintf@plt>:
  4012f0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4012f4:	ldr	x17, [x16, #56]
  4012f8:	add	x16, x16, #0x38
  4012fc:	br	x17

0000000000401300 <tcgetattr@plt>:
  401300:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401304:	ldr	x17, [x16, #64]
  401308:	add	x16, x16, #0x40
  40130c:	br	x17

0000000000401310 <fileno@plt>:
  401310:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401314:	ldr	x17, [x16, #72]
  401318:	add	x16, x16, #0x48
  40131c:	br	x17

0000000000401320 <fclose@plt>:
  401320:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401324:	ldr	x17, [x16, #80]
  401328:	add	x16, x16, #0x50
  40132c:	br	x17

0000000000401330 <atoi@plt>:
  401330:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401334:	ldr	x17, [x16, #88]
  401338:	add	x16, x16, #0x58
  40133c:	br	x17

0000000000401340 <fopen@plt>:
  401340:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401344:	ldr	x17, [x16, #96]
  401348:	add	x16, x16, #0x60
  40134c:	br	x17

0000000000401350 <malloc@plt>:
  401350:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401354:	ldr	x17, [x16, #104]
  401358:	add	x16, x16, #0x68
  40135c:	br	x17

0000000000401360 <sigemptyset@plt>:
  401360:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401364:	ldr	x17, [x16, #112]
  401368:	add	x16, x16, #0x70
  40136c:	br	x17

0000000000401370 <strncmp@plt>:
  401370:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401374:	ldr	x17, [x16, #120]
  401378:	add	x16, x16, #0x78
  40137c:	br	x17

0000000000401380 <__libc_start_main@plt>:
  401380:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401384:	ldr	x17, [x16, #128]
  401388:	add	x16, x16, #0x80
  40138c:	br	x17

0000000000401390 <fgetc@plt>:
  401390:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401394:	ldr	x17, [x16, #136]
  401398:	add	x16, x16, #0x88
  40139c:	br	x17

00000000004013a0 <memset@plt>:
  4013a0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013a4:	ldr	x17, [x16, #144]
  4013a8:	add	x16, x16, #0x90
  4013ac:	br	x17

00000000004013b0 <catclose@plt>:
  4013b0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013b4:	ldr	x17, [x16, #152]
  4013b8:	add	x16, x16, #0x98
  4013bc:	br	x17

00000000004013c0 <pselect@plt>:
  4013c0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013c4:	ldr	x17, [x16, #160]
  4013c8:	add	x16, x16, #0xa0
  4013cc:	br	x17

00000000004013d0 <calloc@plt>:
  4013d0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013d4:	ldr	x17, [x16, #168]
  4013d8:	add	x16, x16, #0xa8
  4013dc:	br	x17

00000000004013e0 <strcasecmp@plt>:
  4013e0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013e4:	ldr	x17, [x16, #176]
  4013e8:	add	x16, x16, #0xb0
  4013ec:	br	x17

00000000004013f0 <realloc@plt>:
  4013f0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4013f4:	ldr	x17, [x16, #184]
  4013f8:	add	x16, x16, #0xb8
  4013fc:	br	x17

0000000000401400 <strdup@plt>:
  401400:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401404:	ldr	x17, [x16, #192]
  401408:	add	x16, x16, #0xc0
  40140c:	br	x17

0000000000401410 <sigaction@plt>:
  401410:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401414:	ldr	x17, [x16, #200]
  401418:	add	x16, x16, #0xc8
  40141c:	br	x17

0000000000401420 <strrchr@plt>:
  401420:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401424:	ldr	x17, [x16, #208]
  401428:	add	x16, x16, #0xd0
  40142c:	br	x17

0000000000401430 <__gmon_start__@plt>:
  401430:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401434:	ldr	x17, [x16, #216]
  401438:	add	x16, x16, #0xd8
  40143c:	br	x17

0000000000401440 <write@plt>:
  401440:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401444:	ldr	x17, [x16, #224]
  401448:	add	x16, x16, #0xe0
  40144c:	br	x17

0000000000401450 <fseek@plt>:
  401450:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401454:	ldr	x17, [x16, #232]
  401458:	add	x16, x16, #0xe8
  40145c:	br	x17

0000000000401460 <abort@plt>:
  401460:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401464:	ldr	x17, [x16, #240]
  401468:	add	x16, x16, #0xf0
  40146c:	br	x17

0000000000401470 <memcmp@plt>:
  401470:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401474:	ldr	x17, [x16, #248]
  401478:	add	x16, x16, #0xf8
  40147c:	br	x17

0000000000401480 <getopt_long@plt>:
  401480:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401484:	ldr	x17, [x16, #256]
  401488:	add	x16, x16, #0x100
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401494:	ldr	x17, [x16, #264]
  401498:	add	x16, x16, #0x108
  40149c:	br	x17

00000000004014a0 <__ctype_b_loc@plt>:
  4014a0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014a4:	ldr	x17, [x16, #272]
  4014a8:	add	x16, x16, #0x110
  4014ac:	br	x17

00000000004014b0 <fread@plt>:
  4014b0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014b4:	ldr	x17, [x16, #280]
  4014b8:	add	x16, x16, #0x118
  4014bc:	br	x17

00000000004014c0 <free@plt>:
  4014c0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014c4:	ldr	x17, [x16, #288]
  4014c8:	add	x16, x16, #0x120
  4014cc:	br	x17

00000000004014d0 <catgets@plt>:
  4014d0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014d4:	ldr	x17, [x16, #296]
  4014d8:	add	x16, x16, #0x128
  4014dc:	br	x17

00000000004014e0 <catopen@plt>:
  4014e0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014e4:	ldr	x17, [x16, #304]
  4014e8:	add	x16, x16, #0x130
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4014f4:	ldr	x17, [x16, #312]
  4014f8:	add	x16, x16, #0x138
  4014fc:	br	x17

0000000000401500 <fflush@plt>:
  401500:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401504:	ldr	x17, [x16, #320]
  401508:	add	x16, x16, #0x140
  40150c:	br	x17

0000000000401510 <strcpy@plt>:
  401510:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401514:	ldr	x17, [x16, #328]
  401518:	add	x16, x16, #0x148
  40151c:	br	x17

0000000000401520 <read@plt>:
  401520:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401524:	ldr	x17, [x16, #336]
  401528:	add	x16, x16, #0x150
  40152c:	br	x17

0000000000401530 <tcsetattr@plt>:
  401530:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401534:	ldr	x17, [x16, #344]
  401538:	add	x16, x16, #0x158
  40153c:	br	x17

0000000000401540 <isatty@plt>:
  401540:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401544:	ldr	x17, [x16, #352]
  401548:	add	x16, x16, #0x160
  40154c:	br	x17

0000000000401550 <__fxstat@plt>:
  401550:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401554:	ldr	x17, [x16, #360]
  401558:	add	x16, x16, #0x168
  40155c:	br	x17

0000000000401560 <__isoc99_sscanf@plt>:
  401560:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401564:	ldr	x17, [x16, #368]
  401568:	add	x16, x16, #0x170
  40156c:	br	x17

0000000000401570 <sigaddset@plt>:
  401570:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401574:	ldr	x17, [x16, #376]
  401578:	add	x16, x16, #0x178
  40157c:	br	x17

0000000000401580 <vfprintf@plt>:
  401580:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401584:	ldr	x17, [x16, #384]
  401588:	add	x16, x16, #0x180
  40158c:	br	x17

0000000000401590 <__errno_location@plt>:
  401590:	adrp	x16, 429000 <ferror@plt+0x27a20>
  401594:	ldr	x17, [x16, #392]
  401598:	add	x16, x16, #0x188
  40159c:	br	x17

00000000004015a0 <getenv@plt>:
  4015a0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4015a4:	ldr	x17, [x16, #400]
  4015a8:	add	x16, x16, #0x190
  4015ac:	br	x17

00000000004015b0 <fprintf@plt>:
  4015b0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4015b4:	ldr	x17, [x16, #408]
  4015b8:	add	x16, x16, #0x198
  4015bc:	br	x17

00000000004015c0 <ioctl@plt>:
  4015c0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4015c4:	ldr	x17, [x16, #416]
  4015c8:	add	x16, x16, #0x1a0
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4015d4:	ldr	x17, [x16, #424]
  4015d8:	add	x16, x16, #0x1a8
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 429000 <ferror@plt+0x27a20>
  4015e4:	ldr	x17, [x16, #432]
  4015e8:	add	x16, x16, #0x1b0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	stp	x29, x30, [sp, #-48]!
  4015f4:	mov	x29, sp
  4015f8:	stp	x19, x20, [sp, #16]
  4015fc:	mov	x19, x1
  401600:	mov	x1, #0x8f0                 	// #2288
  401604:	stp	x21, x22, [sp, #32]
  401608:	mov	w21, w0
  40160c:	mov	x0, #0x1                   	// #1
  401610:	bl	4013d0 <calloc@plt>
  401614:	mov	x20, x0
  401618:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40161c:	str	x20, [x0, #592]
  401620:	cbnz	x20, 40163c <ferror@plt+0x5c>
  401624:	ldp	x19, x20, [sp, #16]
  401628:	mov	x1, #0x0                   	// #0
  40162c:	ldp	x21, x22, [sp, #32]
  401630:	mov	w0, #0x4                   	// #4
  401634:	ldp	x29, x30, [sp], #48
  401638:	b	402510 <ferror@plt+0xf30>
  40163c:	mov	x22, x0
  401640:	adrp	x1, 40f000 <ferror@plt+0xda20>
  401644:	mov	w0, #0x6                   	// #6
  401648:	add	x1, x1, #0xb3a
  40164c:	bl	4015d0 <setlocale@plt>
  401650:	str	x0, [x20, #2240]
  401654:	ldr	x20, [x19]
  401658:	mov	w1, #0x2f                  	// #47
  40165c:	mov	x0, x20
  401660:	bl	401420 <strrchr@plt>
  401664:	cbz	x0, 40166c <ferror@plt+0x8c>
  401668:	add	x20, x0, #0x1
  40166c:	ldr	x0, [x22, #592]
  401670:	mov	x1, x19
  401674:	str	x20, [x0, #1248]
  401678:	ldrb	w0, [x20]
  40167c:	cmp	w0, #0x64
  401680:	mov	w0, w21
  401684:	b.eq	401698 <ferror@plt+0xb8>  // b.none
  401688:	ldp	x19, x20, [sp, #16]
  40168c:	ldp	x21, x22, [sp, #32]
  401690:	ldp	x29, x30, [sp], #48
  401694:	b	40b90c <ferror@plt+0xa32c>
  401698:	ldp	x19, x20, [sp, #16]
  40169c:	ldp	x21, x22, [sp, #32]
  4016a0:	ldp	x29, x30, [sp], #48
  4016a4:	b	40b040 <ferror@plt+0x9a60>
  4016a8:	mov	x29, #0x0                   	// #0
  4016ac:	mov	x30, #0x0                   	// #0
  4016b0:	mov	x5, x0
  4016b4:	ldr	x1, [sp]
  4016b8:	add	x2, sp, #0x8
  4016bc:	mov	x6, sp
  4016c0:	movz	x0, #0x0, lsl #48
  4016c4:	movk	x0, #0x0, lsl #32
  4016c8:	movk	x0, #0x40, lsl #16
  4016cc:	movk	x0, #0x15f0
  4016d0:	movz	x3, #0x0, lsl #48
  4016d4:	movk	x3, #0x0, lsl #32
  4016d8:	movk	x3, #0x40, lsl #16
  4016dc:	movk	x3, #0xfa60
  4016e0:	movz	x4, #0x0, lsl #48
  4016e4:	movk	x4, #0x0, lsl #32
  4016e8:	movk	x4, #0x40, lsl #16
  4016ec:	movk	x4, #0xfae0
  4016f0:	bl	401380 <__libc_start_main@plt>
  4016f4:	bl	401460 <abort@plt>
  4016f8:	adrp	x0, 428000 <ferror@plt+0x26a20>
  4016fc:	ldr	x0, [x0, #4064]
  401700:	cbz	x0, 401708 <ferror@plt+0x128>
  401704:	b	401430 <__gmon_start__@plt>
  401708:	ret
  40170c:	nop
  401710:	adrp	x0, 429000 <ferror@plt+0x27a20>
  401714:	add	x0, x0, #0x220
  401718:	adrp	x1, 429000 <ferror@plt+0x27a20>
  40171c:	add	x1, x1, #0x220
  401720:	cmp	x1, x0
  401724:	b.eq	40173c <ferror@plt+0x15c>  // b.none
  401728:	adrp	x1, 40f000 <ferror@plt+0xda20>
  40172c:	ldr	x1, [x1, #2832]
  401730:	cbz	x1, 40173c <ferror@plt+0x15c>
  401734:	mov	x16, x1
  401738:	br	x16
  40173c:	ret
  401740:	adrp	x0, 429000 <ferror@plt+0x27a20>
  401744:	add	x0, x0, #0x220
  401748:	adrp	x1, 429000 <ferror@plt+0x27a20>
  40174c:	add	x1, x1, #0x220
  401750:	sub	x1, x1, x0
  401754:	lsr	x2, x1, #63
  401758:	add	x1, x2, x1, asr #3
  40175c:	cmp	xzr, x1, asr #1
  401760:	asr	x1, x1, #1
  401764:	b.eq	40177c <ferror@plt+0x19c>  // b.none
  401768:	adrp	x2, 40f000 <ferror@plt+0xda20>
  40176c:	ldr	x2, [x2, #2840]
  401770:	cbz	x2, 40177c <ferror@plt+0x19c>
  401774:	mov	x16, x2
  401778:	br	x16
  40177c:	ret
  401780:	stp	x29, x30, [sp, #-32]!
  401784:	mov	x29, sp
  401788:	str	x19, [sp, #16]
  40178c:	adrp	x19, 429000 <ferror@plt+0x27a20>
  401790:	ldrb	w0, [x19, #584]
  401794:	cbnz	w0, 4017a4 <ferror@plt+0x1c4>
  401798:	bl	401710 <ferror@plt+0x130>
  40179c:	mov	w0, #0x1                   	// #1
  4017a0:	strb	w0, [x19, #584]
  4017a4:	ldr	x19, [sp, #16]
  4017a8:	ldp	x29, x30, [sp], #32
  4017ac:	ret
  4017b0:	b	401740 <ferror@plt+0x160>
  4017b4:	stp	x29, x30, [sp, #-48]!
  4017b8:	mov	x29, sp
  4017bc:	stp	x19, x20, [sp, #16]
  4017c0:	mov	x19, x0
  4017c4:	ldr	x20, [x0, #16]
  4017c8:	ldr	x0, [x0, #8]
  4017cc:	str	x21, [sp, #32]
  4017d0:	bl	402770 <ferror@plt+0x1190>
  4017d4:	mov	x21, x0
  4017d8:	cmp	x20, x21
  4017dc:	b.cc	401814 <ferror@plt+0x234>  // b.lo, b.ul, b.last
  4017e0:	ldr	x1, [x19, #24]
  4017e4:	mov	x0, x20
  4017e8:	ldr	x21, [x19]
  4017ec:	bl	40273c <ferror@plt+0x115c>
  4017f0:	mov	x1, x0
  4017f4:	mov	x0, x21
  4017f8:	bl	4027bc <ferror@plt+0x11dc>
  4017fc:	ldr	x21, [sp, #32]
  401800:	str	x0, [x19]
  401804:	str	x20, [x19, #16]
  401808:	ldp	x19, x20, [sp, #16]
  40180c:	ldp	x29, x30, [sp], #48
  401810:	ret
  401814:	mov	x1, x20
  401818:	mov	x0, x20
  40181c:	bl	402770 <ferror@plt+0x1190>
  401820:	mov	x20, x0
  401824:	b	4017d8 <ferror@plt+0x1f8>
  401828:	stp	x29, x30, [sp, #-64]!
  40182c:	mov	x29, sp
  401830:	stp	x19, x20, [sp, #16]
  401834:	mov	x20, x0
  401838:	stp	x21, x22, [sp, #32]
  40183c:	mov	x21, #0x0                   	// #0
  401840:	ldr	x22, [x0, #8]
  401844:	str	x23, [sp, #48]
  401848:	mov	x23, x1
  40184c:	cmp	x21, x22
  401850:	b.cc	401870 <ferror@plt+0x290>  // b.lo, b.ul, b.last
  401854:	mov	x19, x21
  401858:	mov	x0, x19
  40185c:	ldp	x19, x20, [sp, #16]
  401860:	ldp	x21, x22, [sp, #32]
  401864:	ldr	x23, [sp, #48]
  401868:	ldp	x29, x30, [sp], #64
  40186c:	ret
  401870:	add	x19, x21, x22
  401874:	ldr	x0, [x20]
  401878:	lsr	x19, x19, #1
  40187c:	ldr	x1, [x20, #24]
  401880:	madd	x1, x19, x1, x0
  401884:	mov	x0, x23
  401888:	bl	40ac04 <ferror@plt+0x9624>
  40188c:	cmp	w0, #0x0
  401890:	cbz	w0, 401858 <ferror@plt+0x278>
  401894:	b.lt	4018a0 <ferror@plt+0x2c0>  // b.tstop
  401898:	add	x21, x19, #0x1
  40189c:	mov	x19, x22
  4018a0:	mov	x22, x19
  4018a4:	b	40184c <ferror@plt+0x26c>
  4018a8:	stp	x29, x30, [sp, #-32]!
  4018ac:	mov	x29, sp
  4018b0:	str	x19, [sp, #16]
  4018b4:	mov	x19, x0
  4018b8:	mov	x0, #0x20                  	// #32
  4018bc:	stp	xzr, x0, [x19, #8]
  4018c0:	stp	x1, x2, [x19, #24]
  4018c4:	bl	40273c <ferror@plt+0x115c>
  4018c8:	bl	40279c <ferror@plt+0x11bc>
  4018cc:	str	x0, [x19]
  4018d0:	ldr	x19, [sp, #16]
  4018d4:	ldp	x29, x30, [sp], #32
  4018d8:	ret
  4018dc:	stp	x29, x30, [sp, #-48]!
  4018e0:	mov	x29, sp
  4018e4:	stp	x19, x20, [sp, #16]
  4018e8:	mov	x19, x0
  4018ec:	ldr	x0, [x0, #16]
  4018f0:	str	x21, [sp, #32]
  4018f4:	cmp	x0, x1
  4018f8:	b.cs	401924 <ferror@plt+0x344>  // b.hs, b.nlast
  4018fc:	mov	x20, x1
  401900:	mov	x0, x1
  401904:	ldr	x1, [x19, #24]
  401908:	ldr	x21, [x19]
  40190c:	bl	40273c <ferror@plt+0x115c>
  401910:	mov	x1, x0
  401914:	mov	x0, x21
  401918:	bl	4027bc <ferror@plt+0x11dc>
  40191c:	str	x0, [x19]
  401920:	str	x20, [x19, #16]
  401924:	ldp	x19, x20, [sp, #16]
  401928:	ldr	x21, [sp, #32]
  40192c:	ldp	x29, x30, [sp], #48
  401930:	ret
  401934:	stp	x29, x30, [sp, #-32]!
  401938:	mov	x29, sp
  40193c:	stp	x19, x20, [sp, #16]
  401940:	mov	x19, x0
  401944:	ldr	x20, [x0, #8]
  401948:	ldr	x0, [x0, #32]
  40194c:	sub	x20, x20, x1
  401950:	cbnz	x0, 40197c <ferror@plt+0x39c>
  401954:	str	x20, [x19, #8]
  401958:	ldp	x19, x20, [sp, #16]
  40195c:	ldp	x29, x30, [sp], #32
  401960:	ret
  401964:	ldp	x3, x1, [x19, #24]
  401968:	sub	x2, x2, #0x1
  40196c:	ldr	x0, [x19]
  401970:	str	x2, [x19, #8]
  401974:	madd	x0, x3, x2, x0
  401978:	blr	x1
  40197c:	ldr	x2, [x19, #8]
  401980:	cmp	x2, x20
  401984:	b.hi	401964 <ferror@plt+0x384>  // b.pmore
  401988:	b	401958 <ferror@plt+0x378>
  40198c:	stp	x29, x30, [sp, #-48]!
  401990:	mov	x29, sp
  401994:	ldr	x3, [x0, #16]
  401998:	str	x21, [sp, #32]
  40199c:	mov	x21, x2
  4019a0:	stp	x19, x20, [sp, #16]
  4019a4:	mov	x19, x0
  4019a8:	ldr	x2, [x0, #8]
  4019ac:	mov	x20, x1
  4019b0:	add	x2, x1, x2
  4019b4:	cmp	x2, x3
  4019b8:	b.ls	4019c0 <ferror@plt+0x3e0>  // b.plast
  4019bc:	bl	4017b4 <ferror@plt+0x1d4>
  4019c0:	ldp	x0, x4, [x19]
  4019c4:	mov	x1, x21
  4019c8:	ldr	x3, [x19, #24]
  4019cc:	mul	x2, x3, x20
  4019d0:	madd	x0, x3, x4, x0
  4019d4:	bl	401280 <memcpy@plt>
  4019d8:	ldr	x1, [x19, #8]
  4019dc:	ldr	x21, [sp, #32]
  4019e0:	add	x20, x1, x20
  4019e4:	str	x20, [x19, #8]
  4019e8:	ldp	x19, x20, [sp, #16]
  4019ec:	ldp	x29, x30, [sp], #48
  4019f0:	ret
  4019f4:	mov	x2, x1
  4019f8:	mov	x1, #0x1                   	// #1
  4019fc:	b	40198c <ferror@plt+0x3ac>
  401a00:	stp	x29, x30, [sp, #-32]!
  401a04:	mov	x29, sp
  401a08:	strb	w1, [sp, #31]
  401a0c:	add	x1, sp, #0x1f
  401a10:	bl	4019f4 <ferror@plt+0x414>
  401a14:	ldp	x29, x30, [sp], #32
  401a18:	ret
  401a1c:	stp	x29, x30, [sp, #-48]!
  401a20:	mov	w3, #0x0                   	// #0
  401a24:	mov	x29, sp
  401a28:	stp	x19, x20, [sp, #16]
  401a2c:	add	x20, sp, #0x28
  401a30:	mov	x19, x0
  401a34:	mov	w0, #0x0                   	// #0
  401a38:	strb	wzr, [sp, #39]
  401a3c:	and	w2, w3, #0xff
  401a40:	add	w4, w3, #0x1
  401a44:	cbnz	x1, 401a78 <ferror@plt+0x498>
  401a48:	cbz	w0, 401a50 <ferror@plt+0x470>
  401a4c:	strb	w2, [sp, #39]
  401a50:	add	x1, sp, #0x27
  401a54:	mov	x0, x19
  401a58:	bl	4019f4 <ferror@plt+0x414>
  401a5c:	ldrb	w1, [sp, #39]
  401a60:	mov	x2, x20
  401a64:	mov	x0, x19
  401a68:	bl	40198c <ferror@plt+0x3ac>
  401a6c:	ldp	x19, x20, [sp, #16]
  401a70:	ldp	x29, x30, [sp], #48
  401a74:	ret
  401a78:	and	x3, x3, #0xff
  401a7c:	mov	w0, #0x1                   	// #1
  401a80:	strb	w1, [x20, x3]
  401a84:	lsr	x1, x1, #8
  401a88:	mov	w3, w4
  401a8c:	b	401a3c <ferror@plt+0x45c>
  401a90:	stp	x29, x30, [sp, #-64]!
  401a94:	mov	x29, sp
  401a98:	stp	x19, x20, [sp, #16]
  401a9c:	mov	x20, x1
  401aa0:	mov	x19, x0
  401aa4:	ldr	x1, [x0, #8]
  401aa8:	str	x21, [sp, #32]
  401aac:	mov	x21, x2
  401ab0:	bl	401934 <ferror@plt+0x354>
  401ab4:	mov	x0, x20
  401ab8:	mov	x1, #0x1                   	// #1
  401abc:	bl	402770 <ferror@plt+0x1190>
  401ac0:	mov	x1, x0
  401ac4:	mov	x0, x19
  401ac8:	bl	4018dc <ferror@plt+0x2fc>
  401acc:	ldr	x0, [x19]
  401ad0:	mov	x2, x20
  401ad4:	mov	x1, x21
  401ad8:	bl	401280 <memcpy@plt>
  401adc:	str	x20, [x19, #8]
  401ae0:	add	x1, sp, #0x3f
  401ae4:	mov	x0, x19
  401ae8:	strb	wzr, [sp, #63]
  401aec:	bl	4019f4 <ferror@plt+0x414>
  401af0:	ldp	x19, x20, [sp, #16]
  401af4:	ldr	x21, [sp, #32]
  401af8:	ldp	x29, x30, [sp], #64
  401afc:	ret
  401b00:	stp	x29, x30, [sp, #-32]!
  401b04:	mov	x29, sp
  401b08:	stp	x19, x20, [sp, #16]
  401b0c:	mov	x20, x1
  401b10:	mov	x19, x0
  401b14:	ldr	x1, [x0, #8]
  401b18:	cbz	x1, 401b24 <ferror@plt+0x544>
  401b1c:	mov	x1, #0x1                   	// #1
  401b20:	bl	401934 <ferror@plt+0x354>
  401b24:	mov	x0, x20
  401b28:	bl	4012a0 <strlen@plt>
  401b2c:	mov	x2, x20
  401b30:	add	x1, x0, #0x1
  401b34:	mov	x0, x19
  401b38:	ldp	x19, x20, [sp, #16]
  401b3c:	ldp	x29, x30, [sp], #32
  401b40:	b	40198c <ferror@plt+0x3ac>
  401b44:	stp	x29, x30, [sp, #-48]!
  401b48:	mov	x29, sp
  401b4c:	ldr	x1, [x0, #8]
  401b50:	str	x19, [sp, #16]
  401b54:	mov	x19, x0
  401b58:	bl	401934 <ferror@plt+0x354>
  401b5c:	strb	wzr, [sp, #47]
  401b60:	add	x1, sp, #0x2f
  401b64:	mov	x0, x19
  401b68:	bl	4019f4 <ferror@plt+0x414>
  401b6c:	ldr	x19, [sp, #16]
  401b70:	ldp	x29, x30, [sp], #48
  401b74:	ret
  401b78:	stp	x29, x30, [sp, #-48]!
  401b7c:	mov	x29, sp
  401b80:	stp	x19, x20, [sp, #16]
  401b84:	mov	x19, x0
  401b88:	ldr	x20, [x0, #24]
  401b8c:	ldr	x2, [x0]
  401b90:	str	x21, [sp, #32]
  401b94:	mul	x1, x1, x20
  401b98:	add	x20, x20, x1
  401b9c:	add	x21, x2, x1
  401ba0:	ldr	x1, [x0, #32]
  401ba4:	add	x20, x2, x20
  401ba8:	cbz	x1, 401bb4 <ferror@plt+0x5d4>
  401bac:	mov	x0, x21
  401bb0:	blr	x1
  401bb4:	ldr	x1, [x19, #8]
  401bb8:	mov	x0, x21
  401bbc:	ldr	x2, [x19, #24]
  401bc0:	sub	x1, x1, #0x1
  401bc4:	ldr	x21, [sp, #32]
  401bc8:	str	x1, [x19, #8]
  401bcc:	mul	x2, x1, x2
  401bd0:	mov	x1, x20
  401bd4:	ldp	x19, x20, [sp, #16]
  401bd8:	ldp	x29, x30, [sp], #48
  401bdc:	b	401290 <memmove@plt>
  401be0:	stp	x29, x30, [sp, #-48]!
  401be4:	mov	x29, sp
  401be8:	stp	x19, x20, [sp, #16]
  401bec:	mov	x19, x0
  401bf0:	ldr	x0, [x0, #24]
  401bf4:	str	x21, [sp, #32]
  401bf8:	mov	x21, x2
  401bfc:	ldr	x2, [x19]
  401c00:	madd	x20, x1, x0, x2
  401c04:	ldr	x1, [x19, #32]
  401c08:	cbz	x1, 401c14 <ferror@plt+0x634>
  401c0c:	mov	x0, x20
  401c10:	blr	x1
  401c14:	mov	x1, x21
  401c18:	mov	x0, x20
  401c1c:	ldr	x2, [x19, #24]
  401c20:	ldp	x19, x20, [sp, #16]
  401c24:	ldr	x21, [sp, #32]
  401c28:	ldp	x29, x30, [sp], #48
  401c2c:	b	401280 <memcpy@plt>
  401c30:	ldr	x3, [x0, #24]
  401c34:	ldr	x0, [x0]
  401c38:	madd	x0, x1, x3, x0
  401c3c:	ret
  401c40:	ldr	x2, [x0, #8]
  401c44:	mvn	x1, x1
  401c48:	add	x1, x1, x2
  401c4c:	ldr	x2, [x0, #24]
  401c50:	ldr	x0, [x0]
  401c54:	madd	x0, x1, x2, x0
  401c58:	ret
  401c5c:	stp	x29, x30, [sp, #-32]!
  401c60:	mov	x29, sp
  401c64:	ldr	x1, [x0, #8]
  401c68:	str	x19, [sp, #16]
  401c6c:	mov	x19, x0
  401c70:	bl	401934 <ferror@plt+0x354>
  401c74:	ldr	x0, [x19]
  401c78:	ldr	x19, [sp, #16]
  401c7c:	ldp	x29, x30, [sp], #32
  401c80:	b	4014c0 <free@plt>
  401c84:	stp	x29, x30, [sp, #-48]!
  401c88:	mov	x29, sp
  401c8c:	stp	x19, x20, [sp, #16]
  401c90:	mov	x19, x0
  401c94:	mov	x20, x2
  401c98:	stp	x21, x22, [sp, #32]
  401c9c:	mov	x21, x1
  401ca0:	bl	401828 <ferror@plt+0x248>
  401ca4:	ldr	x1, [x19, #8]
  401ca8:	str	x0, [x20]
  401cac:	cmp	x0, x1
  401cb0:	b.ne	401cd4 <ferror@plt+0x6f4>  // b.any
  401cb4:	mov	x1, x21
  401cb8:	mov	x0, x19
  401cbc:	bl	4019f4 <ferror@plt+0x414>
  401cc0:	mov	w0, #0x1                   	// #1
  401cc4:	ldp	x19, x20, [sp, #16]
  401cc8:	ldp	x21, x22, [sp, #32]
  401ccc:	ldp	x29, x30, [sp], #48
  401cd0:	ret
  401cd4:	ldr	x1, [x19]
  401cd8:	ldr	x2, [x19, #24]
  401cdc:	madd	x1, x0, x2, x1
  401ce0:	mov	x0, x21
  401ce4:	bl	40ac04 <ferror@plt+0x9624>
  401ce8:	cbz	w0, 401d50 <ferror@plt+0x770>
  401cec:	ldr	x22, [x20]
  401cf0:	ldr	x0, [x19, #8]
  401cf4:	cmp	x22, x0
  401cf8:	b.eq	401cb4 <ferror@plt+0x6d4>  // b.none
  401cfc:	ldr	x1, [x19, #16]
  401d00:	cmp	x0, x1
  401d04:	b.ne	401d14 <ferror@plt+0x734>  // b.any
  401d08:	mov	x0, x19
  401d0c:	mov	x1, #0x1                   	// #1
  401d10:	bl	4017b4 <ferror@plt+0x1d4>
  401d14:	ldp	x20, x2, [x19]
  401d18:	ldr	x0, [x19, #24]
  401d1c:	add	x1, x2, #0x1
  401d20:	sub	x2, x2, x22
  401d24:	madd	x20, x22, x0, x20
  401d28:	str	x1, [x19, #8]
  401d2c:	mul	x2, x2, x0
  401d30:	mov	x1, x20
  401d34:	add	x0, x20, x0
  401d38:	bl	401290 <memmove@plt>
  401d3c:	ldr	x2, [x19, #24]
  401d40:	mov	x1, x21
  401d44:	mov	x0, x20
  401d48:	bl	401290 <memmove@plt>
  401d4c:	b	401cc0 <ferror@plt+0x6e0>
  401d50:	mov	w0, #0x0                   	// #0
  401d54:	b	401cc4 <ferror@plt+0x6e4>
  401d58:	stp	x29, x30, [sp, #-48]!
  401d5c:	mov	x29, sp
  401d60:	stp	x19, x20, [sp, #16]
  401d64:	mov	x20, x0
  401d68:	str	x21, [sp, #32]
  401d6c:	mov	x21, x1
  401d70:	bl	401828 <ferror@plt+0x248>
  401d74:	mov	x19, x0
  401d78:	ldr	x0, [x20, #8]
  401d7c:	cmp	x0, x19
  401d80:	b.ls	401d9c <ferror@plt+0x7bc>  // b.plast
  401d84:	ldr	x0, [x20]
  401d88:	ldr	x1, [x20, #24]
  401d8c:	madd	x1, x19, x1, x0
  401d90:	mov	x0, x21
  401d94:	bl	40ac04 <ferror@plt+0x9624>
  401d98:	cbz	w0, 401da0 <ferror@plt+0x7c0>
  401d9c:	mov	x19, #0xffffffffffffffff    	// #-1
  401da0:	mov	x0, x19
  401da4:	ldp	x19, x20, [sp, #16]
  401da8:	ldr	x21, [sp, #32]
  401dac:	ldp	x29, x30, [sp], #48
  401db0:	ret
  401db4:	stp	x29, x30, [sp, #-112]!
  401db8:	and	w1, w1, #0xff
  401dbc:	cmp	w1, #0x2e
  401dc0:	mov	x29, sp
  401dc4:	stp	x21, x22, [sp, #32]
  401dc8:	cset	w22, eq  // eq = none
  401dcc:	stp	x23, x24, [sp, #48]
  401dd0:	and	w24, w2, #0xff
  401dd4:	add	x23, x0, #0x28
  401dd8:	ldp	x21, x2, [x0]
  401ddc:	stp	x19, x20, [sp, #16]
  401de0:	mov	x19, #0x0                   	// #0
  401de4:	stp	x25, x26, [sp, #64]
  401de8:	mov	w25, #0x5a                  	// #90
  401dec:	mov	w26, #0x46                  	// #70
  401df0:	str	x27, [sp, #80]
  401df4:	adrp	x27, 429000 <ferror@plt+0x27a20>
  401df8:	add	x21, x21, x2
  401dfc:	ldrb	w20, [x21, x19]
  401e00:	strb	w20, [sp, #111]
  401e04:	cbz	w20, 401ef4 <ferror@plt+0x914>
  401e08:	bl	4014a0 <__ctype_b_loc@plt>
  401e0c:	ldr	x1, [x0]
  401e10:	ubfiz	x0, x20, #1, #8
  401e14:	ldrh	w0, [x1, x0]
  401e18:	tbnz	w0, #11, 401e4c <ferror@plt+0x86c>
  401e1c:	cmp	w20, #0x40
  401e20:	b.ls	401f14 <ferror@plt+0x934>  // b.plast
  401e24:	ldr	x0, [x27, #592]
  401e28:	ldr	x0, [x0, #1248]
  401e2c:	ldrb	w0, [x0]
  401e30:	cmp	w0, #0x64
  401e34:	csel	w0, w25, w26, ne  // ne = any
  401e38:	cmp	w20, w0
  401e3c:	b.le	401e4c <ferror@plt+0x86c>
  401e40:	cmp	w20, #0x5c
  401e44:	b.eq	401e54 <ferror@plt+0x874>  // b.none
  401e48:	b	401ef4 <ferror@plt+0x914>
  401e4c:	cmp	w20, #0x5c
  401e50:	b.ne	401eac <ferror@plt+0x8cc>  // b.any
  401e54:	add	x0, x21, x19
  401e58:	ldrb	w0, [x0, #1]
  401e5c:	cmp	w0, #0xa
  401e60:	b.ne	401ef4 <ferror@plt+0x914>  // b.any
  401e64:	add	x19, x19, #0x2
  401e68:	ldrb	w2, [x21, x19]
  401e6c:	ldrb	w0, [x21, x19]
  401e70:	ldrh	w2, [x1, x2, lsl #1]
  401e74:	tbz	w2, #13, 401e80 <ferror@plt+0x8a0>
  401e78:	cmp	w0, #0xa
  401e7c:	b.ne	401edc <ferror@plt+0x8fc>  // b.any
  401e80:	strb	w0, [sp, #111]
  401e84:	tbnz	w2, #11, 401eac <ferror@plt+0x8cc>
  401e88:	cmp	w0, #0x40
  401e8c:	b.ls	401ee4 <ferror@plt+0x904>  // b.plast
  401e90:	ldr	x1, [x27, #592]
  401e94:	ldr	x1, [x1, #1248]
  401e98:	ldrb	w1, [x1]
  401e9c:	cmp	w1, #0x64
  401ea0:	csel	w1, w25, w26, ne  // ne = any
  401ea4:	cmp	w0, w1
  401ea8:	b.gt	401ef4 <ferror@plt+0x914>
  401eac:	ldrb	w0, [sp, #111]
  401eb0:	cmp	w0, #0x2e
  401eb4:	cset	w0, eq  // eq = none
  401eb8:	cmp	w22, #0x0
  401ebc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401ec0:	b.ne	401ef4 <ferror@plt+0x914>  // b.any
  401ec4:	orr	w22, w22, w0
  401ec8:	add	x1, sp, #0x6f
  401ecc:	mov	x0, x23
  401ed0:	add	x19, x19, #0x1
  401ed4:	bl	4019f4 <ferror@plt+0x414>
  401ed8:	b	401dfc <ferror@plt+0x81c>
  401edc:	add	x19, x19, #0x1
  401ee0:	b	401e68 <ferror@plt+0x888>
  401ee4:	cmp	w0, #0x2e
  401ee8:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  401eec:	b.ne	401ef4 <ferror@plt+0x914>  // b.any
  401ef0:	cbz	w24, 401eac <ferror@plt+0x8cc>
  401ef4:	mov	x0, x19
  401ef8:	ldp	x19, x20, [sp, #16]
  401efc:	ldp	x21, x22, [sp, #32]
  401f00:	ldp	x23, x24, [sp, #48]
  401f04:	ldp	x25, x26, [sp, #64]
  401f08:	ldr	x27, [sp, #80]
  401f0c:	ldp	x29, x30, [sp], #112
  401f10:	ret
  401f14:	cmp	w20, #0x2e
  401f18:	eor	w0, w22, #0x1
  401f1c:	cset	w1, eq  // eq = none
  401f20:	tst	w1, w0
  401f24:	b.ne	401ef0 <ferror@plt+0x910>  // b.any
  401f28:	b	401ef4 <ferror@plt+0x914>
  401f2c:	mov	w2, #0x1                   	// #1
  401f30:	str	w2, [x0, #32]
  401f34:	and	w2, w1, #0xff
  401f38:	ldr	x1, [x0, #16]
  401f3c:	mov	w0, #0x15                  	// #21
  401f40:	b	402510 <ferror@plt+0xf30>
  401f44:	ldr	x3, [x0, #24]
  401f48:	mov	w1, #0x23                  	// #35
  401f4c:	str	w1, [x0, #32]
  401f50:	ldr	x1, [x0, #8]
  401f54:	cmp	x1, x3
  401f58:	b.cs	401f6c <ferror@plt+0x98c>  // b.hs, b.nlast
  401f5c:	ldr	x2, [x0]
  401f60:	ldrb	w2, [x2, x1]
  401f64:	cmp	w2, #0xa
  401f68:	b.ne	401f70 <ferror@plt+0x990>  // b.any
  401f6c:	ret
  401f70:	add	x1, x1, #0x1
  401f74:	str	x1, [x0, #8]
  401f78:	b	401f50 <ferror@plt+0x970>
  401f7c:	ldp	x5, x1, [x0]
  401f80:	mov	w2, #0x23                  	// #35
  401f84:	mov	x4, #0x0                   	// #0
  401f88:	str	w2, [x0, #32]
  401f8c:	add	x1, x1, #0x1
  401f90:	str	x1, [x0, #8]
  401f94:	ldrb	w3, [x5, x1]
  401f98:	cbz	w3, 401fb0 <ferror@plt+0x9d0>
  401f9c:	add	x2, x1, #0x1
  401fa0:	cmp	w3, #0x2a
  401fa4:	b.ne	401fc0 <ferror@plt+0x9e0>  // b.any
  401fa8:	ldrb	w3, [x5, x2]
  401fac:	cbnz	w3, 401fd0 <ferror@plt+0x9f0>
  401fb0:	str	x1, [x0, #8]
  401fb4:	ldr	x1, [x0, #16]
  401fb8:	mov	w0, #0x17                  	// #23
  401fbc:	b	402510 <ferror@plt+0xf30>
  401fc0:	cmp	w3, #0xa
  401fc4:	cinc	x4, x4, eq  // eq = none
  401fc8:	mov	x1, x2
  401fcc:	b	401f94 <ferror@plt+0x9b4>
  401fd0:	cmp	w3, #0x2f
  401fd4:	cinc	x2, x1, ne  // ne = any
  401fd8:	b.ne	401fc8 <ferror@plt+0x9e8>  // b.any
  401fdc:	ldr	x1, [x0, #16]
  401fe0:	add	x2, x2, #0x2
  401fe4:	add	x4, x1, x4
  401fe8:	stp	x2, x4, [x0, #8]
  401fec:	mov	w0, #0x0                   	// #0
  401ff0:	ret
  401ff4:	stp	x29, x30, [sp, #-48]!
  401ff8:	mov	x29, sp
  401ffc:	stp	x19, x20, [sp, #16]
  402000:	mov	x19, x0
  402004:	mov	w0, #0x23                  	// #35
  402008:	str	w0, [x19, #32]
  40200c:	ldr	x0, [x19, #8]
  402010:	str	x21, [sp, #32]
  402014:	ldr	x21, [x19]
  402018:	ldrb	w20, [x21, x0]
  40201c:	cmp	w20, #0xa
  402020:	b.eq	402038 <ferror@plt+0xa58>  // b.none
  402024:	bl	4014a0 <__ctype_b_loc@plt>
  402028:	ubfiz	x20, x20, #1, #8
  40202c:	ldr	x0, [x0]
  402030:	ldrh	w0, [x0, x20]
  402034:	tbnz	w0, #13, 402048 <ferror@plt+0xa68>
  402038:	ldp	x19, x20, [sp, #16]
  40203c:	ldr	x21, [sp, #32]
  402040:	ldp	x29, x30, [sp], #48
  402044:	ret
  402048:	ldr	x0, [x19, #8]
  40204c:	add	x0, x0, #0x1
  402050:	str	x0, [x19, #8]
  402054:	b	402018 <ferror@plt+0xa38>
  402058:	mov	x2, x0
  40205c:	ands	w1, w1, #0xff
  402060:	b.ne	40206c <ferror@plt+0xa8c>  // b.any
  402064:	str	wzr, [x0, #32]
  402068:	ret
  40206c:	cmp	w1, #0xa
  402070:	b.ne	402080 <ferror@plt+0xaa0>  // b.any
  402074:	mov	w0, #0x22                  	// #34
  402078:	str	w0, [x2, #32]
  40207c:	b	402068 <ferror@plt+0xa88>
  402080:	b	401ff4 <ferror@plt+0xa14>
  402084:	stp	x29, x30, [sp, #-80]!
  402088:	mov	x29, sp
  40208c:	stp	x19, x20, [sp, #16]
  402090:	mov	x19, x0
  402094:	mov	w0, #0x2e                  	// #46
  402098:	strb	w1, [sp, #63]
  40209c:	add	x20, x19, #0x28
  4020a0:	ldr	x1, [x19, #48]
  4020a4:	str	w0, [x19, #32]
  4020a8:	mov	x0, x20
  4020ac:	str	x21, [sp, #32]
  4020b0:	bl	401934 <ferror@plt+0x354>
  4020b4:	add	x1, sp, #0x3f
  4020b8:	mov	x0, x20
  4020bc:	bl	4019f4 <ferror@plt+0x414>
  4020c0:	ldrb	w1, [sp, #63]
  4020c4:	mov	x0, x19
  4020c8:	mov	w2, #0x0                   	// #0
  4020cc:	bl	401db4 <ferror@plt+0x7d4>
  4020d0:	ldr	x1, [x19, #8]
  4020d4:	add	x0, x0, x1
  4020d8:	str	x0, [x19, #8]
  4020dc:	ldr	x1, [x19]
  4020e0:	ldrb	w0, [x1, x0]
  4020e4:	strb	w0, [sp, #79]
  4020e8:	cmp	w0, #0x65
  4020ec:	b.ne	4021f8 <ferror@plt+0xc18>  // b.any
  4020f0:	adrp	x21, 429000 <ferror@plt+0x27a20>
  4020f4:	ldr	x0, [x21, #592]
  4020f8:	ldrh	w0, [x0, #1138]
  4020fc:	tst	w0, #0x6
  402100:	b.ne	4021bc <ferror@plt+0xbdc>  // b.any
  402104:	add	x1, sp, #0x4f
  402108:	mov	x0, x20
  40210c:	bl	4019f4 <ferror@plt+0x414>
  402110:	ldp	x1, x0, [x19]
  402114:	mov	w2, #0x5f                  	// #95
  402118:	add	x0, x0, #0x1
  40211c:	str	x0, [x19, #8]
  402120:	ldrb	w1, [x1, x0]
  402124:	ldr	x0, [x21, #592]
  402128:	strb	w1, [sp, #79]
  40212c:	ldr	x0, [x0, #1248]
  402130:	ldrb	w0, [x0]
  402134:	cmp	w0, #0x64
  402138:	mov	w0, #0x2d                  	// #45
  40213c:	csel	w0, w0, w2, ne  // ne = any
  402140:	cmp	w1, w0
  402144:	b.ne	402168 <ferror@plt+0xb88>  // b.any
  402148:	add	x1, sp, #0x4f
  40214c:	mov	x0, x20
  402150:	bl	4019f4 <ferror@plt+0x414>
  402154:	ldp	x1, x0, [x19]
  402158:	add	x0, x0, #0x1
  40215c:	str	x0, [x19, #8]
  402160:	ldrb	w0, [x1, x0]
  402164:	strb	w0, [sp, #79]
  402168:	bl	4014a0 <__ctype_b_loc@plt>
  40216c:	ldrb	w1, [sp, #79]
  402170:	ldr	x0, [x0]
  402174:	ldrb	w2, [sp, #79]
  402178:	ldrh	w0, [x0, x1, lsl #1]
  40217c:	tbnz	w0, #11, 4021dc <ferror@plt+0xbfc>
  402180:	cmp	w2, #0x40
  402184:	b.ls	4021ac <ferror@plt+0xbcc>  // b.plast
  402188:	ldr	x0, [x21, #592]
  40218c:	mov	w1, #0x46                  	// #70
  402190:	ldr	x0, [x0, #1248]
  402194:	ldrb	w0, [x0]
  402198:	cmp	w0, #0x64
  40219c:	mov	w0, #0x5a                  	// #90
  4021a0:	csel	w0, w0, w1, ne  // ne = any
  4021a4:	cmp	w0, w2
  4021a8:	b.ge	4021dc <ferror@plt+0xbfc>  // b.tcont
  4021ac:	ldr	x1, [x19, #16]
  4021b0:	mov	w0, #0x15                  	// #21
  4021b4:	bl	402510 <ferror@plt+0xf30>
  4021b8:	b	4021cc <ferror@plt+0xbec>
  4021bc:	ldr	x1, [x19, #16]
  4021c0:	mov	w0, #0x2c                  	// #44
  4021c4:	bl	402510 <ferror@plt+0xf30>
  4021c8:	cbz	w0, 402104 <ferror@plt+0xb24>
  4021cc:	ldp	x19, x20, [sp, #16]
  4021d0:	ldr	x21, [sp, #32]
  4021d4:	ldp	x29, x30, [sp], #80
  4021d8:	ret
  4021dc:	mov	w1, #0x0                   	// #0
  4021e0:	mov	x0, x19
  4021e4:	mov	w2, #0x1                   	// #1
  4021e8:	bl	401db4 <ferror@plt+0x7d4>
  4021ec:	ldr	x1, [x19, #8]
  4021f0:	add	x1, x1, x0
  4021f4:	str	x1, [x19, #8]
  4021f8:	mov	x0, x20
  4021fc:	mov	w1, #0x0                   	// #0
  402200:	bl	401a00 <ferror@plt+0x420>
  402204:	mov	w0, #0x0                   	// #0
  402208:	b	4021cc <ferror@plt+0xbec>
  40220c:	stp	x29, x30, [sp, #-48]!
  402210:	mov	x29, sp
  402214:	stp	x19, x20, [sp, #16]
  402218:	mov	x19, x0
  40221c:	mov	x20, #0x0                   	// #0
  402220:	ldr	x0, [x0, #8]
  402224:	stp	x21, x22, [sp, #32]
  402228:	ldr	x1, [x19]
  40222c:	sub	x0, x0, #0x1
  402230:	add	x22, x1, x0
  402234:	ldrb	w21, [x1, x0]
  402238:	mov	w0, #0x2d                  	// #45
  40223c:	str	w0, [x19, #32]
  402240:	sub	w0, w21, #0x61
  402244:	and	w0, w0, #0xff
  402248:	cmp	w0, #0x19
  40224c:	b.ls	40229c <ferror@plt+0xcbc>  // b.plast
  402250:	bl	4014a0 <__ctype_b_loc@plt>
  402254:	ldr	x0, [x0]
  402258:	ubfiz	x1, x21, #1, #8
  40225c:	ldrh	w0, [x0, x1]
  402260:	tbnz	w0, #11, 40229c <ferror@plt+0xcbc>
  402264:	cmp	w21, #0x5f
  402268:	b.eq	40229c <ferror@plt+0xcbc>  // b.none
  40226c:	mov	x2, x22
  402270:	mov	x1, x20
  402274:	add	x0, x19, #0x28
  402278:	bl	401a90 <ferror@plt+0x4b0>
  40227c:	ldr	x0, [x19, #8]
  402280:	ldp	x21, x22, [sp, #32]
  402284:	sub	x0, x0, #0x1
  402288:	add	x0, x0, x20
  40228c:	str	x0, [x19, #8]
  402290:	ldp	x19, x20, [sp, #16]
  402294:	ldp	x29, x30, [sp], #48
  402298:	ret
  40229c:	add	x20, x20, #0x1
  4022a0:	ldrb	w21, [x22, x20]
  4022a4:	b	402240 <ferror@plt+0xc60>
  4022a8:	add	x0, x0, #0x28
  4022ac:	mov	x2, #0x0                   	// #0
  4022b0:	mov	x1, #0x1                   	// #1
  4022b4:	b	4018a8 <ferror@plt+0x2c8>
  4022b8:	add	x0, x0, #0x28
  4022bc:	b	401c5c <ferror@plt+0x67c>
  4022c0:	mov	x2, #0x1                   	// #1
  4022c4:	str	x2, [x0, #16]
  4022c8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4022cc:	ldr	x0, [x0, #592]
  4022d0:	str	x1, [x0, #1112]
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	ldr	w3, [x0, #32]
  4022e4:	stp	x19, x20, [sp, #16]
  4022e8:	mov	x19, x0
  4022ec:	str	w3, [x0, #36]
  4022f0:	ldr	x4, [x0, #16]
  4022f4:	ldr	x0, [x0, #8]
  4022f8:	cbz	x0, 40232c <ferror@plt+0xd4c>
  4022fc:	ldr	x2, [x19]
  402300:	add	x2, x2, x0
  402304:	ldurb	w1, [x2, #-1]
  402308:	cmp	w1, #0xa
  40230c:	cset	w1, eq  // eq = none
  402310:	add	x1, x4, w1, sxtw
  402314:	str	x1, [x19, #16]
  402318:	cbnz	w3, 402334 <ferror@plt+0xd54>
  40231c:	ldp	x19, x20, [sp, #16]
  402320:	mov	w0, #0x14                  	// #20
  402324:	ldp	x29, x30, [sp], #32
  402328:	b	402510 <ferror@plt+0xf30>
  40232c:	mov	w1, #0x0                   	// #0
  402330:	b	402310 <ferror@plt+0xd30>
  402334:	ldr	x1, [x19, #24]
  402338:	str	wzr, [x19, #32]
  40233c:	cmp	x0, x1
  402340:	b.eq	402368 <ferror@plt+0xd88>  // b.none
  402344:	adrp	x20, 429000 <ferror@plt+0x27a20>
  402348:	ldr	x0, [x20, #592]
  40234c:	ldr	x1, [x0, #1784]
  402350:	mov	x0, x19
  402354:	blr	x1
  402358:	cbnz	w0, 40236c <ferror@plt+0xd8c>
  40235c:	ldr	w0, [x19, #32]
  402360:	cmp	w0, #0x23
  402364:	b.eq	402348 <ferror@plt+0xd68>  // b.none
  402368:	mov	w0, #0x0                   	// #0
  40236c:	ldp	x19, x20, [sp, #16]
  402370:	ldp	x29, x30, [sp], #32
  402374:	ret
  402378:	stp	x29, x30, [sp, #-32]!
  40237c:	mov	x29, sp
  402380:	str	x19, [sp, #16]
  402384:	mov	x19, x0
  402388:	mov	x0, x1
  40238c:	stp	x1, xzr, [x19]
  402390:	bl	4012a0 <strlen@plt>
  402394:	str	x0, [x19, #24]
  402398:	mov	x0, #0x100000001           	// #4294967297
  40239c:	str	x0, [x19, #32]
  4023a0:	mov	x0, x19
  4023a4:	ldr	x19, [sp, #16]
  4023a8:	ldp	x29, x30, [sp], #32
  4023ac:	b	4022d8 <ferror@plt+0xcf8>
  4023b0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4023b4:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4023b8:	adrp	x2, 429000 <ferror@plt+0x27a20>
  4023bc:	ldr	x0, [x0, #592]
  4023c0:	ldr	x1, [x1, #2000]
  4023c4:	add	x0, x0, #0x740
  4023c8:	stur	x1, [x0, #-48]
  4023cc:	add	x1, x2, #0x1e8
  4023d0:	ldr	x2, [x2, #488]
  4023d4:	stur	x2, [x0, #-40]
  4023d8:	ldr	x2, [x1, #8]
  4023dc:	stur	x2, [x0, #-32]
  4023e0:	ldr	x2, [x1, #16]
  4023e4:	stur	x2, [x0, #-24]
  4023e8:	ldr	x2, [x1, #24]
  4023ec:	stur	x2, [x0, #-16]
  4023f0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  4023f4:	add	x2, x2, #0x618
  4023f8:	ldr	x1, [x1, #32]
  4023fc:	stur	x1, [x0, #-8]
  402400:	mov	x1, #0x0                   	// #0
  402404:	ldr	x3, [x2, x1, lsl #3]
  402408:	str	x3, [x0, x1, lsl #3]
  40240c:	add	x1, x1, #0x1
  402410:	cmp	x1, #0x30
  402414:	b.ne	402404 <ferror@plt+0xe24>  // b.any
  402418:	ret
  40241c:	stp	x29, x30, [sp, #-64]!
  402420:	mov	x29, sp
  402424:	stp	x19, x20, [sp, #16]
  402428:	adrp	x19, 429000 <ferror@plt+0x27a20>
  40242c:	stp	x21, x22, [sp, #32]
  402430:	mov	w21, w0
  402434:	str	x23, [sp, #48]
  402438:	bl	401590 <__errno_location@plt>
  40243c:	cmp	w21, #0x2
  402440:	ldr	w23, [x0]
  402444:	mov	x20, x0
  402448:	ldr	x0, [x19, #592]
  40244c:	b.ne	4024b0 <ferror@plt+0xed0>  // b.any
  402450:	ldr	x1, [x0, #1120]
  402454:	ldrb	w22, [x0, #1136]
  402458:	mov	w0, w21
  40245c:	mov	x2, x22
  402460:	bl	401440 <write@plt>
  402464:	cmp	x0, x22
  402468:	b.ne	40247c <ferror@plt+0xe9c>  // b.any
  40246c:	ldr	x1, [x19, #592]
  402470:	ldr	w0, [x1, #1128]
  402474:	add	w0, w0, #0x1
  402478:	str	w0, [x1, #1128]
  40247c:	ldr	x0, [x19, #592]
  402480:	mov	w1, #0x7fffffff            	// #2147483647
  402484:	ldr	w2, [x0, #1128]
  402488:	cmp	w2, w1
  40248c:	b.ne	402498 <ferror@plt+0xeb8>  // b.any
  402490:	mov	w1, #0x1                   	// #1
  402494:	str	w1, [x0, #1128]
  402498:	ldp	x21, x22, [sp, #32]
  40249c:	str	w23, [x20]
  4024a0:	ldp	x19, x20, [sp, #16]
  4024a4:	ldr	x23, [sp, #48]
  4024a8:	ldp	x29, x30, [sp], #64
  4024ac:	ret
  4024b0:	mov	w1, #0x7fffffff            	// #2147483647
  4024b4:	b	402494 <ferror@plt+0xeb4>
  4024b8:	stp	x29, x30, [sp, #-32]!
  4024bc:	mov	x29, sp
  4024c0:	stp	x19, x20, [sp, #16]
  4024c4:	adrp	x19, 429000 <ferror@plt+0x27a20>
  4024c8:	mov	x20, x1
  4024cc:	mov	x1, x0
  4024d0:	ldr	x0, [x19, #592]
  4024d4:	bl	4022c0 <ferror@plt+0xce0>
  4024d8:	ldr	x0, [x19, #592]
  4024dc:	mov	x1, x20
  4024e0:	bl	403854 <ferror@plt+0x2274>
  4024e4:	cbnz	w0, 4024f4 <ferror@plt+0xf14>
  4024e8:	ldr	x1, [x19, #592]
  4024ec:	ldr	w0, [x1, #32]
  4024f0:	cbnz	w0, 402500 <ferror@plt+0xf20>
  4024f4:	ldp	x19, x20, [sp, #16]
  4024f8:	ldp	x29, x30, [sp], #32
  4024fc:	ret
  402500:	ldr	x2, [x1, #1792]
  402504:	mov	x0, x1
  402508:	blr	x2
  40250c:	b	4024e4 <ferror@plt+0xf04>
  402510:	stp	x29, x30, [sp, #-304]!
  402514:	mov	x29, sp
  402518:	stp	x21, x22, [sp, #32]
  40251c:	adrp	x21, 429000 <ferror@plt+0x27a20>
  402520:	stp	x2, x3, [sp, #256]
  402524:	adrp	x2, 412000 <ferror@plt+0x10a20>
  402528:	add	x2, x2, #0x798
  40252c:	stp	x19, x20, [sp, #16]
  402530:	mov	x20, x1
  402534:	ldr	x1, [x21, #592]
  402538:	str	q0, [sp, #128]
  40253c:	ldrb	w22, [x2, w0, uxtw]
  402540:	ldrb	w2, [x2, w0, uxtw]
  402544:	str	q1, [sp, #144]
  402548:	add	x2, x1, x2, lsl #3
  40254c:	str	q2, [sp, #160]
  402550:	str	q3, [sp, #176]
  402554:	str	q4, [sp, #192]
  402558:	str	q5, [sp, #208]
  40255c:	str	q6, [sp, #224]
  402560:	str	q7, [sp, #240]
  402564:	stp	x4, x5, [sp, #272]
  402568:	stp	x6, x7, [sp, #288]
  40256c:	stp	x23, x24, [sp, #48]
  402570:	mov	w23, w0
  402574:	ldr	x24, [x2, #1816]
  402578:	ldrh	w2, [x1, #1138]
  40257c:	tbnz	w2, #2, 402594 <ferror@plt+0xfb4>
  402580:	cmp	w0, #0x22
  402584:	b.ls	402594 <ferror@plt+0xfb4>  // b.plast
  402588:	tbz	w2, #1, 4026d4 <ferror@plt+0x10f4>
  40258c:	ldr	x24, [x1, #1848]
  402590:	mov	w22, #0xff                  	// #255
  402594:	adrp	x0, 429000 <ferror@plt+0x27a20>
  402598:	adrp	x19, 429000 <ferror@plt+0x27a20>
  40259c:	add	x23, x23, #0xe8
  4025a0:	ldr	x0, [x0, #568]
  4025a4:	bl	401500 <fflush@plt>
  4025a8:	add	x0, sp, #0x130
  4025ac:	stp	x0, x0, [sp, #96]
  4025b0:	add	x0, sp, #0x100
  4025b4:	str	x0, [sp, #112]
  4025b8:	mov	w0, #0xffffffd0            	// #-48
  4025bc:	str	w0, [sp, #120]
  4025c0:	mov	w0, #0xffffff80            	// #-128
  4025c4:	str	w0, [sp, #124]
  4025c8:	mov	x2, x24
  4025cc:	ldr	x0, [x19, #544]
  4025d0:	adrp	x1, 40f000 <ferror@plt+0xda20>
  4025d4:	add	x1, x1, #0xb20
  4025d8:	bl	4015b0 <fprintf@plt>
  4025dc:	ldp	x0, x1, [sp, #96]
  4025e0:	stp	x0, x1, [sp, #64]
  4025e4:	add	x2, sp, #0x40
  4025e8:	ldp	x0, x1, [sp, #112]
  4025ec:	stp	x0, x1, [sp, #80]
  4025f0:	ldr	x0, [x21, #592]
  4025f4:	ldr	x1, [x0, x23, lsl #3]
  4025f8:	ldr	x0, [x19, #544]
  4025fc:	bl	401580 <vfprintf@plt>
  402600:	ldr	x0, [x21, #592]
  402604:	ldr	x2, [x0, #1112]
  402608:	cbz	x2, 402634 <ferror@plt+0x1054>
  40260c:	cbz	x20, 402664 <ferror@plt+0x1084>
  402610:	ldr	x0, [x19, #544]
  402614:	adrp	x1, 40f000 <ferror@plt+0xda20>
  402618:	add	x1, x1, #0xb25
  40261c:	bl	4015b0 <fprintf@plt>
  402620:	adrp	x0, 412000 <ferror@plt+0x10a20>
  402624:	mov	x2, x20
  402628:	ldr	x1, [x0, #1992]
  40262c:	ldr	x0, [x19, #544]
  402630:	bl	4015b0 <fprintf@plt>
  402634:	ldr	x1, [x19, #544]
  402638:	adrp	x0, 40f000 <ferror@plt+0xda20>
  40263c:	add	x0, x0, #0xb38
  402640:	bl	4012b0 <fputs@plt>
  402644:	ldr	x0, [x19, #544]
  402648:	bl	401500 <fflush@plt>
  40264c:	add	w0, w22, #0x1
  402650:	ldp	x19, x20, [sp, #16]
  402654:	ldp	x21, x22, [sp, #32]
  402658:	ldp	x23, x24, [sp, #48]
  40265c:	ldp	x29, x30, [sp], #304
  402660:	ret
  402664:	mov	x1, #0x0                   	// #0
  402668:	add	x0, x0, #0x1f0
  40266c:	bl	401c40 <ferror@plt+0x660>
  402670:	mov	x20, x0
  402674:	ldr	x0, [x21, #592]
  402678:	ldr	x1, [x20]
  40267c:	add	x0, x0, #0x218
  402680:	bl	401c30 <ferror@plt+0x650>
  402684:	ldr	x1, [x21, #592]
  402688:	ldr	x3, [x0, #208]
  40268c:	ldr	x0, [x19, #544]
  402690:	ldr	x2, [x1, #1808]
  402694:	adrp	x1, 40f000 <ferror@plt+0xda20>
  402698:	add	x1, x1, #0xb2d
  40269c:	bl	4015b0 <fprintf@plt>
  4026a0:	ldr	x0, [x21, #592]
  4026a4:	ldr	x0, [x0, #1248]
  4026a8:	ldrb	w0, [x0]
  4026ac:	cmp	w0, #0x64
  4026b0:	b.eq	402634 <ferror@plt+0x1054>  // b.none
  4026b4:	ldr	x0, [x20]
  4026b8:	cmp	x0, #0x1
  4026bc:	b.ls	402634 <ferror@plt+0x1054>  // b.plast
  4026c0:	ldr	x1, [x19, #544]
  4026c4:	adrp	x0, 40f000 <ferror@plt+0xda20>
  4026c8:	add	x0, x0, #0xfc5
  4026cc:	bl	4012b0 <fputs@plt>
  4026d0:	b	402634 <ferror@plt+0x1054>
  4026d4:	mov	w0, #0x0                   	// #0
  4026d8:	b	402650 <ferror@plt+0x1070>
  4026dc:	stp	x29, x30, [sp, #-32]!
  4026e0:	adrp	x1, 429000 <ferror@plt+0x27a20>
  4026e4:	mov	x29, sp
  4026e8:	ldr	x0, [x1, #592]
  4026ec:	ldr	x0, [x0, #2280]
  4026f0:	str	x19, [sp, #16]
  4026f4:	mov	x19, x1
  4026f8:	cmn	x0, #0x1
  4026fc:	b.eq	402704 <ferror@plt+0x1124>  // b.none
  402700:	bl	4013b0 <catclose@plt>
  402704:	ldr	x0, [x19, #592]
  402708:	ldr	x19, [sp, #16]
  40270c:	add	x0, x0, #0x4f0
  402710:	ldp	x29, x30, [sp], #32
  402714:	b	40fa4c <ferror@plt+0xe46c>
  402718:	stp	x29, x30, [sp, #-32]!
  40271c:	mov	x1, #0x0                   	// #0
  402720:	mov	x29, sp
  402724:	str	x19, [sp, #16]
  402728:	bl	402510 <ferror@plt+0xf30>
  40272c:	mov	w19, w0
  402730:	bl	4026dc <ferror@plt+0x10fc>
  402734:	mov	w0, w19
  402738:	bl	4012c0 <exit@plt>
  40273c:	mov	x2, x0
  402740:	mul	x0, x0, x1
  402744:	cmn	x0, #0x1
  402748:	b.eq	40275c <ferror@plt+0x117c>  // b.none
  40274c:	cbz	x2, 40276c <ferror@plt+0x118c>
  402750:	udiv	x2, x0, x2
  402754:	cmp	x2, x1
  402758:	b.eq	40276c <ferror@plt+0x118c>  // b.none
  40275c:	stp	x29, x30, [sp, #-16]!
  402760:	mov	w0, #0x4                   	// #4
  402764:	mov	x29, sp
  402768:	bl	402718 <ferror@plt+0x1138>
  40276c:	ret
  402770:	adds	x0, x0, x1
  402774:	cset	x1, cs  // cs = hs, nlast
  402778:	cmp	x1, #0x0
  40277c:	ccmn	x0, #0x1, #0x4, eq  // eq = none
  402780:	b.eq	402788 <ferror@plt+0x11a8>  // b.none
  402784:	cbz	x1, 402798 <ferror@plt+0x11b8>
  402788:	stp	x29, x30, [sp, #-16]!
  40278c:	mov	w0, #0x4                   	// #4
  402790:	mov	x29, sp
  402794:	bl	402718 <ferror@plt+0x1138>
  402798:	ret
  40279c:	stp	x29, x30, [sp, #-16]!
  4027a0:	mov	x29, sp
  4027a4:	bl	401350 <malloc@plt>
  4027a8:	cbnz	x0, 4027b4 <ferror@plt+0x11d4>
  4027ac:	mov	w0, #0x4                   	// #4
  4027b0:	bl	402718 <ferror@plt+0x1138>
  4027b4:	ldp	x29, x30, [sp], #16
  4027b8:	ret
  4027bc:	stp	x29, x30, [sp, #-16]!
  4027c0:	mov	x29, sp
  4027c4:	bl	4013f0 <realloc@plt>
  4027c8:	cbnz	x0, 4027d4 <ferror@plt+0x11f4>
  4027cc:	mov	w0, #0x4                   	// #4
  4027d0:	bl	402718 <ferror@plt+0x1138>
  4027d4:	ldp	x29, x30, [sp], #16
  4027d8:	ret
  4027dc:	stp	x29, x30, [sp, #-16]!
  4027e0:	mov	x29, sp
  4027e4:	bl	401400 <strdup@plt>
  4027e8:	cbnz	x0, 4027f4 <ferror@plt+0x1214>
  4027ec:	mov	w0, #0x4                   	// #4
  4027f0:	bl	402718 <ferror@plt+0x1138>
  4027f4:	ldp	x29, x30, [sp], #16
  4027f8:	ret
  4027fc:	stp	x29, x30, [sp, #-288]!
  402800:	mov	x29, sp
  402804:	stp	x1, x2, [sp, #232]
  402808:	add	x1, sp, #0x120
  40280c:	stp	x1, x1, [sp, #64]
  402810:	add	x1, sp, #0xe0
  402814:	str	x1, [sp, #80]
  402818:	mov	w1, #0xffffffc8            	// #-56
  40281c:	str	w1, [sp, #88]
  402820:	mov	w1, #0xffffff80            	// #-128
  402824:	str	w1, [sp, #92]
  402828:	mov	x1, x0
  40282c:	stp	x3, x4, [sp, #248]
  402830:	ldp	x2, x3, [sp, #64]
  402834:	stp	x19, x20, [sp, #16]
  402838:	adrp	x20, 429000 <ferror@plt+0x27a20>
  40283c:	stp	x2, x3, [sp, #32]
  402840:	ldp	x2, x3, [sp, #80]
  402844:	stp	x2, x3, [sp, #48]
  402848:	ldr	x0, [x20, #568]
  40284c:	add	x2, sp, #0x20
  402850:	str	q0, [sp, #96]
  402854:	str	q1, [sp, #112]
  402858:	str	q2, [sp, #128]
  40285c:	str	q3, [sp, #144]
  402860:	str	q4, [sp, #160]
  402864:	str	q5, [sp, #176]
  402868:	str	q6, [sp, #192]
  40286c:	str	q7, [sp, #208]
  402870:	stp	x5, x6, [sp, #264]
  402874:	str	x7, [sp, #280]
  402878:	bl	401580 <vfprintf@plt>
  40287c:	tbz	w0, #31, 402888 <ferror@plt+0x12a8>
  402880:	mov	w0, #0x5                   	// #5
  402884:	bl	402718 <ferror@plt+0x1138>
  402888:	mov	w19, w0
  40288c:	ldr	x0, [x20, #568]
  402890:	bl	4015e0 <ferror@plt>
  402894:	cbnz	w0, 402880 <ferror@plt+0x12a0>
  402898:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40289c:	ldr	x0, [x0, #592]
  4028a0:	str	xzr, [x0, #1104]
  4028a4:	sxtw	x0, w19
  4028a8:	ldp	x19, x20, [sp, #16]
  4028ac:	ldp	x29, x30, [sp], #288
  4028b0:	ret
  4028b4:	stp	x29, x30, [sp, #-32]!
  4028b8:	mov	x29, sp
  4028bc:	str	x19, [sp, #16]
  4028c0:	mov	x19, x1
  4028c4:	bl	4012b0 <fputs@plt>
  4028c8:	tbz	w0, #31, 4028d4 <ferror@plt+0x12f4>
  4028cc:	mov	w0, #0x5                   	// #5
  4028d0:	bl	402718 <ferror@plt+0x1138>
  4028d4:	mov	x0, x19
  4028d8:	bl	4015e0 <ferror@plt>
  4028dc:	cbnz	w0, 4028cc <ferror@plt+0x12ec>
  4028e0:	ldr	x19, [sp, #16]
  4028e4:	ldp	x29, x30, [sp], #32
  4028e8:	ret
  4028ec:	stp	x29, x30, [sp, #-32]!
  4028f0:	mov	x29, sp
  4028f4:	stp	x19, x20, [sp, #16]
  4028f8:	adrp	x20, 429000 <ferror@plt+0x27a20>
  4028fc:	mov	w19, w0
  402900:	ldr	x1, [x20, #568]
  402904:	bl	4012e0 <fputc@plt>
  402908:	tbz	w0, #31, 402914 <ferror@plt+0x1334>
  40290c:	mov	w0, #0x5                   	// #5
  402910:	bl	402718 <ferror@plt+0x1138>
  402914:	ldr	x0, [x20, #568]
  402918:	bl	4015e0 <ferror@plt>
  40291c:	cbnz	w0, 40290c <ferror@plt+0x132c>
  402920:	adrp	x0, 429000 <ferror@plt+0x27a20>
  402924:	cmp	w19, #0xa
  402928:	ldr	x1, [x0, #592]
  40292c:	b.eq	402948 <ferror@plt+0x1368>  // b.none
  402930:	ldr	x0, [x1, #1104]
  402934:	add	x0, x0, #0x1
  402938:	ldp	x19, x20, [sp, #16]
  40293c:	str	x0, [x1, #1104]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	mov	x0, #0x0                   	// #0
  40294c:	b	402938 <ferror@plt+0x1358>
  402950:	stp	x29, x30, [sp, #-32]!
  402954:	adrp	x2, 40f000 <ferror@plt+0xda20>
  402958:	add	x2, x2, #0xb3b
  40295c:	mov	x29, sp
  402960:	stp	x19, x20, [sp, #16]
  402964:	adrp	x20, 429000 <ferror@plt+0x27a20>
  402968:	mov	x19, x0
  40296c:	ldr	x0, [x20, #592]
  402970:	ldr	x1, [x0, #1248]
  402974:	adrp	x0, 40f000 <ferror@plt+0xda20>
  402978:	add	x0, x0, #0xb41
  40297c:	bl	4027fc <ferror@plt+0x121c>
  402980:	adrp	x0, 429000 <ferror@plt+0x27a20>
  402984:	ldr	x1, [x0, #568]
  402988:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40298c:	add	x0, x0, #0x7d8
  402990:	bl	4028b4 <ferror@plt+0x12d4>
  402994:	cbz	x19, 4029bc <ferror@plt+0x13dc>
  402998:	mov	w0, #0xa                   	// #10
  40299c:	bl	4028ec <ferror@plt+0x130c>
  4029a0:	ldr	x0, [x20, #592]
  4029a4:	ldr	x2, [x0, #1248]
  4029a8:	mov	x0, x19
  4029ac:	ldp	x19, x20, [sp, #16]
  4029b0:	mov	x1, x2
  4029b4:	ldp	x29, x30, [sp], #32
  4029b8:	b	4027fc <ferror@plt+0x121c>
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	stp	x29, x30, [sp, #-32]!
  4029cc:	mov	x29, sp
  4029d0:	str	x19, [sp, #16]
  4029d4:	mov	x19, x0
  4029d8:	bl	401500 <fflush@plt>
  4029dc:	tbz	w0, #31, 4029e8 <ferror@plt+0x1408>
  4029e0:	mov	w0, #0x5                   	// #5
  4029e4:	bl	402718 <ferror@plt+0x1138>
  4029e8:	mov	x0, x19
  4029ec:	bl	4015e0 <ferror@plt>
  4029f0:	cbnz	w0, 4029e0 <ferror@plt+0x1400>
  4029f4:	ldr	x19, [sp, #16]
  4029f8:	ldp	x29, x30, [sp], #32
  4029fc:	ret
  402a00:	stp	x29, x30, [sp, #-112]!
  402a04:	mov	x29, sp
  402a08:	stp	x19, x20, [sp, #16]
  402a0c:	adrp	x19, 429000 <ferror@plt+0x27a20>
  402a10:	stp	x25, x26, [sp, #64]
  402a14:	and	w26, w1, #0xff
  402a18:	mov	x1, x0
  402a1c:	ldr	x0, [x19, #592]
  402a20:	stp	x21, x22, [sp, #32]
  402a24:	stp	x23, x24, [sp, #48]
  402a28:	stp	x27, x28, [sp, #80]
  402a2c:	bl	403854 <ferror@plt+0x2274>
  402a30:	cbz	w0, 402ac8 <ferror@plt+0x14e8>
  402a34:	mov	w20, w0
  402a38:	ldr	x22, [x19, #592]
  402a3c:	mov	x1, #0x0                   	// #0
  402a40:	add	x25, x22, #0x218
  402a44:	mov	x0, x25
  402a48:	bl	401c30 <ferror@plt+0x650>
  402a4c:	mov	x1, #0x0                   	// #0
  402a50:	mov	x21, x0
  402a54:	add	x0, x22, #0x1f0
  402a58:	bl	401c30 <ferror@plt+0x650>
  402a5c:	mov	x24, x0
  402a60:	ldr	x0, [x19, #592]
  402a64:	ldr	x1, [x0, #1248]
  402a68:	ldrb	w1, [x1]
  402a6c:	cmp	w1, #0x64
  402a70:	b.eq	402bdc <ferror@plt+0x15fc>  // b.none
  402a74:	ldr	x1, [x0, #88]
  402a78:	cmp	x1, #0x1
  402a7c:	b.ne	402b70 <ferror@plt+0x1590>  // b.any
  402a80:	add	x0, x0, #0x50
  402a84:	mov	x1, #0x0                   	// #0
  402a88:	bl	401c40 <ferror@plt+0x660>
  402a8c:	ldrh	w0, [x0]
  402a90:	cmp	w0, #0x0
  402a94:	cset	w23, eq  // eq = none
  402a98:	ldr	x0, [x19, #592]
  402a9c:	ldr	x0, [x0, #1248]
  402aa0:	ldrb	w0, [x0]
  402aa4:	cmp	w0, #0x64
  402aa8:	b.ne	402c64 <ferror@plt+0x1684>  // b.any
  402aac:	add	x27, x19, #0x250
  402ab0:	mov	x28, #0x0                   	// #0
  402ab4:	b	402b8c <ferror@plt+0x15ac>
  402ab8:	ldr	x1, [x0, #1792]
  402abc:	blr	x1
  402ac0:	mov	w20, w0
  402ac4:	cbnz	w0, 402a38 <ferror@plt+0x1458>
  402ac8:	ldr	x0, [x19, #592]
  402acc:	add	x21, x19, #0x250
  402ad0:	ldr	w20, [x0, #32]
  402ad4:	cbnz	w20, 402ab8 <ferror@plt+0x14d8>
  402ad8:	ldr	x1, [x0, #1248]
  402adc:	ldrb	w1, [x1]
  402ae0:	cmp	w1, #0x64
  402ae4:	b.ne	402b14 <ferror@plt+0x1534>  // b.any
  402ae8:	ldr	x0, [x19, #592]
  402aec:	add	x0, x0, #0x138
  402af0:	bl	4097fc <ferror@plt+0x821c>
  402af4:	mov	w20, w0
  402af8:	ldr	x0, [x19, #592]
  402afc:	ldrh	w0, [x0, #1138]
  402b00:	tbz	w0, #5, 402a38 <ferror@plt+0x1458>
  402b04:	adrp	x0, 429000 <ferror@plt+0x27a20>
  402b08:	ldr	x0, [x0, #568]
  402b0c:	bl	4029c8 <ferror@plt+0x13e8>
  402b10:	b	402a38 <ferror@plt+0x1458>
  402b14:	mov	x1, #0x0                   	// #0
  402b18:	add	x0, x0, #0x50
  402b1c:	bl	401c40 <ferror@plt+0x660>
  402b20:	mov	x1, x0
  402b24:	cbnz	w26, 402b48 <ferror@plt+0x1568>
  402b28:	ldr	x0, [x21]
  402b2c:	ldr	x2, [x0, #88]
  402b30:	cmp	x2, #0x1
  402b34:	b.ne	402b48 <ferror@plt+0x1568>  // b.any
  402b38:	ldrh	w1, [x1]
  402b3c:	cmp	w1, #0x100
  402b40:	b.ne	402b48 <ferror@plt+0x1568>  // b.any
  402b44:	bl	40c2c4 <ferror@plt+0xace4>
  402b48:	ldr	x0, [x19, #592]
  402b4c:	ldr	x1, [x0, #88]
  402b50:	cmp	x1, #0x1
  402b54:	b.ne	402a38 <ferror@plt+0x1458>  // b.any
  402b58:	add	x0, x0, #0x50
  402b5c:	mov	x1, #0x0                   	// #0
  402b60:	bl	401c40 <ferror@plt+0x660>
  402b64:	ldrh	w0, [x0]
  402b68:	cbz	w0, 402ae8 <ferror@plt+0x1508>
  402b6c:	b	402a38 <ferror@plt+0x1458>
  402b70:	mov	w23, #0x0                   	// #0
  402b74:	b	402a98 <ferror@plt+0x14b8>
  402b78:	ldr	x1, [x0]
  402b7c:	cbnz	x1, 402b88 <ferror@plt+0x15a8>
  402b80:	ldr	x0, [x0, #32]
  402b84:	cbz	x0, 402bc4 <ferror@plt+0x15e4>
  402b88:	add	x28, x28, #0x1
  402b8c:	ldr	x0, [x27]
  402b90:	ldr	x1, [x0, #624]
  402b94:	cmp	x28, x1
  402b98:	b.cs	402bc4 <ferror@plt+0x15e4>  // b.hs, b.nlast
  402b9c:	mov	x1, x28
  402ba0:	add	x0, x0, #0x268
  402ba4:	bl	401c30 <ferror@plt+0x650>
  402ba8:	str	x0, [sp, #104]
  402bac:	mov	x1, #0x0                   	// #0
  402bb0:	bl	401c40 <ferror@plt+0x660>
  402bb4:	ldr	x2, [sp, #104]
  402bb8:	ldr	x1, [x2, #8]
  402bbc:	cmp	x1, #0x1
  402bc0:	b.eq	402b78 <ferror@plt+0x1598>  // b.none
  402bc4:	ldr	x0, [x19, #592]
  402bc8:	ldr	x0, [x0, #624]
  402bcc:	cmp	x28, x0
  402bd0:	b.ne	402c64 <ferror@plt+0x1684>  // b.any
  402bd4:	mov	x23, #0x0                   	// #0
  402bd8:	b	402bf0 <ferror@plt+0x1610>
  402bdc:	mov	w23, #0x0                   	// #0
  402be0:	b	402aac <ferror@plt+0x14cc>
  402be4:	add	x1, x1, #0x1
  402be8:	b	402c1c <ferror@plt+0x163c>
  402bec:	add	x23, x23, #0x1
  402bf0:	ldr	x0, [x27]
  402bf4:	ldr	x1, [x0, #704]
  402bf8:	cmp	x23, x1
  402bfc:	b.cs	402c54 <ferror@plt+0x1674>  // b.hs, b.nlast
  402c00:	mov	x1, x23
  402c04:	add	x0, x0, #0x2b8
  402c08:	bl	401c30 <ferror@plt+0x650>
  402c0c:	mov	x1, #0x0                   	// #0
  402c10:	bl	401c40 <ferror@plt+0x660>
  402c14:	mov	x28, x0
  402c18:	mov	x1, #0x0                   	// #0
  402c1c:	ldr	x0, [x28, #8]
  402c20:	cmp	x1, x0
  402c24:	b.cs	402c48 <ferror@plt+0x1668>  // b.hs, b.nlast
  402c28:	mov	x0, x28
  402c2c:	str	x1, [sp, #104]
  402c30:	bl	401c30 <ferror@plt+0x650>
  402c34:	ldr	x2, [x0]
  402c38:	ldr	x1, [sp, #104]
  402c3c:	cbnz	x2, 402be4 <ferror@plt+0x1604>
  402c40:	ldr	x0, [x0, #32]
  402c44:	cbnz	x0, 402be4 <ferror@plt+0x1604>
  402c48:	ldr	x0, [x28, #8]
  402c4c:	cmp	x1, x0
  402c50:	b.eq	402bec <ferror@plt+0x160c>  // b.none
  402c54:	ldr	x0, [x19, #592]
  402c58:	ldr	x0, [x0, #704]
  402c5c:	cmp	x0, x23
  402c60:	cset	w23, eq  // eq = none
  402c64:	cbz	w23, 402cfc <ferror@plt+0x171c>
  402c68:	ldr	x0, [x22, #504]
  402c6c:	add	x22, x22, #0x138
  402c70:	cmp	x0, #0x1
  402c74:	b.ne	402cfc <ferror@plt+0x171c>  // b.any
  402c78:	ldr	x0, [x22, #152]
  402c7c:	cbnz	x0, 402cfc <ferror@plt+0x171c>
  402c80:	ldr	x0, [x21, #8]
  402c84:	ldr	x1, [x24, #8]
  402c88:	cmp	x1, x0
  402c8c:	b.ne	402cfc <ferror@plt+0x171c>  // b.any
  402c90:	ldr	x0, [x19, #592]
  402c94:	ldr	x0, [x0, #1248]
  402c98:	ldrb	w0, [x0]
  402c9c:	cmp	w0, #0x64
  402ca0:	b.eq	402cb0 <ferror@plt+0x16d0>  // b.none
  402ca4:	ldr	x1, [x21, #48]
  402ca8:	add	x0, x21, #0x28
  402cac:	bl	401934 <ferror@plt+0x354>
  402cb0:	ldr	x1, [x21, #136]
  402cb4:	add	x0, x21, #0x80
  402cb8:	bl	401934 <ferror@plt+0x354>
  402cbc:	ldr	x1, [x21, #176]
  402cc0:	add	x0, x21, #0xa8
  402cc4:	bl	401934 <ferror@plt+0x354>
  402cc8:	ldr	x1, [x21, #8]
  402ccc:	mov	x0, x21
  402cd0:	bl	401934 <ferror@plt+0x354>
  402cd4:	ldr	x0, [x19, #592]
  402cd8:	ldr	x0, [x0, #1248]
  402cdc:	str	xzr, [x24, #8]
  402ce0:	ldrb	w0, [x0]
  402ce4:	cmp	w0, #0x64
  402ce8:	b.ne	402cfc <ferror@plt+0x171c>  // b.any
  402cec:	ldr	x1, [x25, #8]
  402cf0:	mov	x0, x25
  402cf4:	sub	x1, x1, #0x2
  402cf8:	bl	401934 <ferror@plt+0x354>
  402cfc:	cmp	w20, #0x7
  402d00:	b.eq	402d18 <ferror@plt+0x1738>  // b.none
  402d04:	ldr	x0, [x19, #592]
  402d08:	ldrh	w0, [x0, #1138]
  402d0c:	tbz	w0, #5, 402d18 <ferror@plt+0x1738>
  402d10:	cmp	w26, #0x0
  402d14:	csel	w20, w20, wzr, eq  // eq = none
  402d18:	mov	w0, w20
  402d1c:	ldp	x19, x20, [sp, #16]
  402d20:	ldp	x21, x22, [sp, #32]
  402d24:	ldp	x23, x24, [sp, #48]
  402d28:	ldp	x25, x26, [sp, #64]
  402d2c:	ldp	x27, x28, [sp, #80]
  402d30:	ldp	x29, x30, [sp], #112
  402d34:	ret
  402d38:	stp	x29, x30, [sp, #-352]!
  402d3c:	mov	x29, sp
  402d40:	stp	x19, x20, [sp, #16]
  402d44:	adrp	x20, 429000 <ferror@plt+0x27a20>
  402d48:	stp	x21, x22, [sp, #32]
  402d4c:	mov	x22, x4
  402d50:	mov	w21, w0
  402d54:	add	x0, sp, #0xd0
  402d58:	stp	x23, x24, [sp, #48]
  402d5c:	mov	x24, x3
  402d60:	mov	x23, x1
  402d64:	stp	x25, x26, [sp, #64]
  402d68:	mov	x26, x2
  402d6c:	stp	x27, x28, [sp, #80]
  402d70:	bl	401360 <sigemptyset@plt>
  402d74:	adrp	x0, 402000 <ferror@plt+0xa20>
  402d78:	add	x0, x0, #0x41c
  402d7c:	add	x1, sp, #0xc8
  402d80:	mov	x2, #0x0                   	// #0
  402d84:	str	x0, [sp, #200]
  402d88:	mov	w0, #0x2                   	// #2
  402d8c:	str	wzr, [sp, #336]
  402d90:	bl	401410 <sigaction@plt>
  402d94:	add	x1, sp, #0xc8
  402d98:	mov	x2, #0x0                   	// #0
  402d9c:	mov	w0, #0xf                   	// #15
  402da0:	bl	401410 <sigaction@plt>
  402da4:	add	x1, sp, #0xc8
  402da8:	mov	x2, #0x0                   	// #0
  402dac:	mov	w0, #0x3                   	// #3
  402db0:	bl	401410 <sigaction@plt>
  402db4:	ldr	x19, [x20, #592]
  402db8:	ldr	x0, [x19, #2240]
  402dbc:	str	xzr, [x19, #1112]
  402dc0:	cbnz	x0, 403004 <ferror@plt+0x1a24>
  402dc4:	mov	x0, #0xffffffffffffffff    	// #-1
  402dc8:	str	x0, [x19, #2280]
  402dcc:	bl	4023b0 <ferror@plt+0xdd0>
  402dd0:	mov	x0, x26
  402dd4:	bl	4015a0 <getenv@plt>
  402dd8:	mov	x19, x0
  402ddc:	cbz	x0, 403120 <ferror@plt+0x1b40>
  402de0:	bl	4012a0 <strlen@plt>
  402de4:	mov	x26, x0
  402de8:	mov	w1, #0x1                   	// #1
  402dec:	mov	x25, #0x0                   	// #0
  402df0:	cmp	w1, #0x0
  402df4:	ccmp	x26, x25, #0x0, ne  // ne = any
  402df8:	b.hi	403104 <ferror@plt+0x1b24>  // b.pmore
  402dfc:	cbz	w1, 403120 <ferror@plt+0x1b40>
  402e00:	mov	x0, x19
  402e04:	bl	401330 <atoi@plt>
  402e08:	sxtw	x2, w0
  402e0c:	mov	x0, #0xfffc                	// #65532
  402e10:	sub	x1, x2, #0x3
  402e14:	sub	x2, x2, #0x1
  402e18:	cmp	x1, x0
  402e1c:	mov	x0, #0x45                  	// #69
  402e20:	csel	x2, x2, x0, ls  // ls = plast
  402e24:	ldr	x0, [x20, #592]
  402e28:	mov	x1, #0x8                   	// #8
  402e2c:	add	x0, x0, #0x490
  402e30:	sturh	w2, [x0, #-26]
  402e34:	mov	x2, #0x0                   	// #0
  402e38:	bl	4018a8 <ferror@plt+0x2c8>
  402e3c:	ldr	x0, [x20, #592]
  402e40:	mov	x2, #0x0                   	// #0
  402e44:	mov	x1, #0x1                   	// #1
  402e48:	add	x0, x0, #0x4b8
  402e4c:	bl	4018a8 <ferror@plt+0x2c8>
  402e50:	ldr	x0, [x20, #592]
  402e54:	add	x0, x0, #0x138
  402e58:	bl	4094fc <ferror@plt+0x7f1c>
  402e5c:	ldr	x0, [x20, #592]
  402e60:	mov	x2, #0x0                   	// #0
  402e64:	add	x1, x0, #0x138
  402e68:	bl	403990 <ferror@plt+0x23b0>
  402e6c:	ldr	x0, [x20, #592]
  402e70:	add	x0, x0, #0x4f0
  402e74:	bl	40f974 <ferror@plt+0xe394>
  402e78:	ldr	x0, [x20, #592]
  402e7c:	ldr	x0, [x0, #1248]
  402e80:	ldrb	w0, [x0]
  402e84:	cmp	w0, #0x64
  402e88:	b.eq	402eb0 <ferror@plt+0x18d0>  // b.none
  402e8c:	adrp	x0, 40f000 <ferror@plt+0xda20>
  402e90:	add	x0, x0, #0xb48
  402e94:	bl	4015a0 <getenv@plt>
  402e98:	cmp	x0, #0x0
  402e9c:	ldr	x1, [x20, #592]
  402ea0:	cset	x0, ne  // ne = any
  402ea4:	ldrh	w2, [x1, #1138]
  402ea8:	orr	w0, w2, w0, lsl #2
  402eac:	strh	w0, [x1, #1138]
  402eb0:	mov	x0, x24
  402eb4:	str	x24, [sp, #112]
  402eb8:	bl	4015a0 <getenv@plt>
  402ebc:	cbz	x0, 402f3c <ferror@plt+0x195c>
  402ec0:	bl	4027dc <ferror@plt+0x11fc>
  402ec4:	mov	x24, x0
  402ec8:	mov	x2, #0x0                   	// #0
  402ecc:	add	x0, sp, #0xa0
  402ed0:	mov	x1, #0x8                   	// #8
  402ed4:	str	x24, [sp, #120]
  402ed8:	bl	4018a8 <ferror@plt+0x2c8>
  402edc:	add	x1, sp, #0x70
  402ee0:	add	x0, sp, #0xa0
  402ee4:	bl	4019f4 <ferror@plt+0x414>
  402ee8:	ldr	x25, [sp, #120]
  402eec:	ldrb	w19, [x25]
  402ef0:	cbnz	w19, 403128 <ferror@plt+0x1b48>
  402ef4:	add	x1, sp, #0x78
  402ef8:	add	x0, sp, #0xa0
  402efc:	str	xzr, [sp, #120]
  402f00:	bl	4019f4 <ferror@plt+0x414>
  402f04:	ldr	x19, [sp, #168]
  402f08:	mov	x1, #0x0                   	// #0
  402f0c:	add	x0, sp, #0xa0
  402f10:	bl	401c30 <ferror@plt+0x650>
  402f14:	mov	x1, x0
  402f18:	sub	w19, w19, #0x1
  402f1c:	mov	w0, w19
  402f20:	bl	4080f8 <ferror@plt+0x6b18>
  402f24:	mov	w19, w0
  402f28:	add	x0, sp, #0xa0
  402f2c:	bl	401c5c <ferror@plt+0x67c>
  402f30:	mov	x0, x24
  402f34:	bl	4014c0 <free@plt>
  402f38:	cbnz	w19, 4033d8 <ferror@plt+0x1df8>
  402f3c:	mov	x1, x23
  402f40:	mov	w0, w21
  402f44:	bl	4080f8 <ferror@plt+0x6b18>
  402f48:	mov	w19, w0
  402f4c:	cbnz	w0, 4033d8 <ferror@plt+0x1df8>
  402f50:	bl	401540 <isatty@plt>
  402f54:	mov	w23, w0
  402f58:	mov	w0, #0x1                   	// #1
  402f5c:	bl	401540 <isatty@plt>
  402f60:	mov	w21, w0
  402f64:	mov	w0, #0x2                   	// #2
  402f68:	bl	401540 <isatty@plt>
  402f6c:	ldr	x1, [x20, #592]
  402f70:	cmp	w23, #0x0
  402f74:	cset	w4, ne  // ne = any
  402f78:	cmp	w21, #0x0
  402f7c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402f80:	ldrh	w3, [x1, #1138]
  402f84:	cset	w2, ne  // ne = any
  402f88:	cmp	w0, #0x0
  402f8c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402f90:	orr	w3, w3, w4, lsl #8
  402f94:	cset	w0, ne  // ne = any
  402f98:	orr	w2, w3, w2, lsl #5
  402f9c:	tst	w3, #0x6
  402fa0:	strb	w0, [x1, #1141]
  402fa4:	and	w0, w2, #0xffffffbf
  402fa8:	csel	w2, w0, w2, ne  // ne = any
  402fac:	mov	x0, #0x10                  	// #16
  402fb0:	strh	w2, [x1, #1138]
  402fb4:	str	x0, [x1, #1144]
  402fb8:	mov	x0, #0xca00                	// #51712
  402fbc:	ldr	x2, [x1, #1248]
  402fc0:	movk	x0, #0x3b9a, lsl #16
  402fc4:	str	x0, [x1, #1152]
  402fc8:	mov	x0, #0xfffffffffffffffe    	// #-2
  402fcc:	str	x0, [x1, #1160]
  402fd0:	ldrb	w0, [x2]
  402fd4:	cmp	w0, #0x64
  402fd8:	b.eq	4031a8 <ferror@plt+0x1bc8>  // b.none
  402fdc:	ldrh	w0, [x1, #1138]
  402fe0:	tst	w0, #0x6
  402fe4:	b.eq	403194 <ferror@plt+0x1bb4>  // b.none
  402fe8:	mov	w1, #0x28                  	// #40
  402fec:	and	w0, w0, w1
  402ff0:	cmp	w0, #0x20
  402ff4:	b.ne	4031a8 <ferror@plt+0x1bc8>  // b.any
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	bl	402950 <ferror@plt+0x1370>
  403000:	b	4031a8 <ferror@plt+0x1bc8>
  403004:	mov	w1, #0x1                   	// #1
  403008:	adrp	x0, 414000 <ferror@plt+0x12a20>
  40300c:	add	x0, x0, #0x4df
  403010:	bl	4014e0 <catopen@plt>
  403014:	str	x0, [x19, #2280]
  403018:	ldr	x19, [x20, #592]
  40301c:	ldr	x0, [x19, #2280]
  403020:	cmn	x0, #0x1
  403024:	b.eq	402dcc <ferror@plt+0x17ec>  // b.none
  403028:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40302c:	adrp	x28, 429000 <ferror@plt+0x27a20>
  403030:	add	x27, x20, #0x250
  403034:	add	x28, x28, #0x1e8
  403038:	ldr	x3, [x1, #2000]
  40303c:	mov	w2, #0x1                   	// #1
  403040:	mov	w1, w2
  403044:	bl	4014d0 <catgets@plt>
  403048:	str	x0, [x19, #1808]
  40304c:	mov	x19, #0x0                   	// #0
  403050:	ldr	x25, [x27]
  403054:	add	w2, w19, #0x1
  403058:	ldr	x3, [x28, x19, lsl #3]
  40305c:	mov	w1, #0x2                   	// #2
  403060:	ldr	x0, [x25, #2280]
  403064:	add	x25, x25, w19, sxtw #3
  403068:	add	x19, x19, #0x1
  40306c:	bl	4014d0 <catgets@plt>
  403070:	str	x0, [x25, #1816]
  403074:	cmp	x19, #0x5
  403078:	b.ne	403050 <ferror@plt+0x1a70>  // b.any
  40307c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  403080:	adrp	x5, 412000 <ferror@plt+0x10a20>
  403084:	add	x4, x0, #0x798
  403088:	add	x5, x5, #0x618
  40308c:	ldrb	w25, [x0, #1944]
  403090:	mov	w28, #0x1                   	// #1
  403094:	mov	x19, #0x0                   	// #0
  403098:	add	w1, w25, #0x3
  40309c:	mov	w0, w25
  4030a0:	ldrb	w25, [x19, x4]
  4030a4:	cmp	w25, w0
  4030a8:	b.eq	4030b4 <ferror@plt+0x1ad4>  // b.none
  4030ac:	add	w1, w25, #0x3
  4030b0:	mov	w28, #0x1                   	// #1
  4030b4:	ldr	x6, [x27]
  4030b8:	mov	w2, w28
  4030bc:	ldr	x3, [x5, x19, lsl #3]
  4030c0:	str	x6, [sp, #96]
  4030c4:	ldr	x0, [x6, #2280]
  4030c8:	str	w1, [sp, #108]
  4030cc:	add	w28, w28, #0x1
  4030d0:	bl	4014d0 <catgets@plt>
  4030d4:	ldr	x6, [sp, #96]
  4030d8:	add	x2, x19, #0xe8
  4030dc:	add	x19, x19, #0x1
  4030e0:	ldr	w1, [sp, #108]
  4030e4:	cmp	x19, #0x30
  4030e8:	str	x0, [x6, x2, lsl #3]
  4030ec:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4030f0:	add	x5, x0, #0x618
  4030f4:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4030f8:	add	x4, x0, #0x798
  4030fc:	b.ne	40309c <ferror@plt+0x1abc>  // b.any
  403100:	b	402dd0 <ferror@plt+0x17f0>
  403104:	bl	4014a0 <__ctype_b_loc@plt>
  403108:	ldrb	w1, [x19, x25]
  40310c:	add	x25, x25, #0x1
  403110:	ldr	x0, [x0]
  403114:	ldrh	w1, [x0, x1, lsl #1]
  403118:	and	w1, w1, #0x800
  40311c:	b	402df0 <ferror@plt+0x1810>
  403120:	mov	x2, #0x45                  	// #69
  403124:	b	402e24 <ferror@plt+0x1844>
  403128:	bl	4014a0 <__ctype_b_loc@plt>
  40312c:	mov	x26, x0
  403130:	ldr	x0, [x0]
  403134:	ubfiz	x19, x19, #1, #8
  403138:	ldrh	w0, [x0, x19]
  40313c:	tbnz	w0, #13, 403188 <ferror@plt+0x1ba8>
  403140:	add	x1, sp, #0x78
  403144:	add	x0, sp, #0xa0
  403148:	bl	4019f4 <ferror@plt+0x414>
  40314c:	ldr	x1, [sp, #120]
  403150:	ldrb	w2, [x1]
  403154:	cbz	w2, 402ee8 <ferror@plt+0x1908>
  403158:	ldr	x0, [x26]
  40315c:	ubfiz	x2, x2, #1, #8
  403160:	ldrh	w0, [x0, x2]
  403164:	tbz	w0, #13, 40317c <ferror@plt+0x1b9c>
  403168:	strb	wzr, [x1]
  40316c:	ldr	x0, [sp, #120]
  403170:	add	x0, x0, #0x1
  403174:	str	x0, [sp, #120]
  403178:	b	402ee8 <ferror@plt+0x1908>
  40317c:	add	x1, x1, #0x1
  403180:	str	x1, [sp, #120]
  403184:	b	40314c <ferror@plt+0x1b6c>
  403188:	add	x25, x25, #0x1
  40318c:	str	x25, [sp, #120]
  403190:	b	402ee8 <ferror@plt+0x1908>
  403194:	mov	x3, #0x24                  	// #36
  403198:	str	x3, [x1, #1144]
  40319c:	ldrb	w1, [x2]
  4031a0:	cmp	w1, #0x64
  4031a4:	b.ne	402fe8 <ferror@plt+0x1a08>  // b.any
  4031a8:	ldr	x0, [x20, #592]
  4031ac:	ldr	x1, [x0, #1248]
  4031b0:	ldrb	w1, [x1]
  4031b4:	cmp	w1, #0x64
  4031b8:	b.ne	4032f0 <ferror@plt+0x1d10>  // b.any
  4031bc:	ldr	x0, [x20, #592]
  4031c0:	ldr	x1, [x0, #1216]
  4031c4:	cbz	x1, 4031f4 <ferror@plt+0x1c14>
  4031c8:	adrp	x1, 410000 <ferror@plt+0xea20>
  4031cc:	add	x1, x1, #0x4fe
  4031d0:	bl	4022c0 <ferror@plt+0xce0>
  4031d4:	ldr	x0, [x20, #592]
  4031d8:	mov	w1, #0x0                   	// #0
  4031dc:	ldr	x0, [x0, #1208]
  4031e0:	bl	402a00 <ferror@plt+0x1420>
  4031e4:	cbnz	w0, 403338 <ferror@plt+0x1d58>
  4031e8:	mov	x0, x22
  4031ec:	bl	4015a0 <getenv@plt>
  4031f0:	cbnz	x0, 4033d8 <ferror@plt+0x1df8>
  4031f4:	add	x23, x20, #0x250
  4031f8:	mov	w24, #0x0                   	// #0
  4031fc:	mov	x22, #0x0                   	// #0
  403200:	ldr	x0, [x23]
  403204:	ldr	x1, [x0, #1176]
  403208:	cmp	x1, x22
  40320c:	b.hi	403340 <ferror@plt+0x1d60>  // b.pmore
  403210:	ldr	x1, [x0, #1248]
  403214:	ldrb	w1, [x1]
  403218:	cmp	w1, #0x64
  40321c:	b.ne	403224 <ferror@plt+0x1c44>  // b.any
  403220:	cbnz	w24, 4033d8 <ferror@plt+0x1df8>
  403224:	adrp	x1, 410000 <ferror@plt+0xea20>
  403228:	add	x1, x1, #0x4f6
  40322c:	bl	4022c0 <ferror@plt+0xce0>
  403230:	adrp	x26, 40f000 <ferror@plt+0xda20>
  403234:	add	x0, sp, #0xa0
  403238:	mov	x2, #0x0                   	// #0
  40323c:	mov	x1, #0x1                   	// #1
  403240:	bl	4018a8 <ferror@plt+0x2c8>
  403244:	mov	x2, #0x0                   	// #0
  403248:	add	x0, sp, #0x78
  40324c:	mov	x1, #0x1                   	// #1
  403250:	bl	4018a8 <ferror@plt+0x2c8>
  403254:	add	x0, sp, #0xa0
  403258:	mov	w1, #0x0                   	// #0
  40325c:	add	x26, x26, #0xb58
  403260:	bl	401a00 <ferror@plt+0x420>
  403264:	mov	x1, x26
  403268:	add	x0, sp, #0x78
  40326c:	bl	403c50 <ferror@plt+0x2670>
  403270:	mov	w19, w0
  403274:	mov	w25, #0x0                   	// #0
  403278:	mov	x21, #0x0                   	// #0
  40327c:	sub	w0, w19, #0x1
  403280:	cmp	w0, #0x3
  403284:	b.ls	4032b0 <ferror@plt+0x1cd0>  // b.plast
  403288:	ldr	x28, [sp, #128]
  40328c:	cmp	x28, #0x1
  403290:	b.ls	4032b0 <ferror@plt+0x1cd0>  // b.plast
  403294:	ldr	x0, [x23]
  403298:	ldr	w2, [x0, #1128]
  40329c:	ldr	w1, [x0, #1132]
  4032a0:	cmp	w2, w1
  4032a4:	b.ne	4032b0 <ferror@plt+0x1cd0>  // b.any
  4032a8:	cmp	w19, #0x8
  4032ac:	b.ne	403428 <ferror@plt+0x1e48>  // b.any
  4032b0:	cmp	w19, #0x0
  4032b4:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  4032b8:	b.ne	4035a0 <ferror@plt+0x1fc0>  // b.any
  4032bc:	cbnz	w19, 403594 <ferror@plt+0x1fb4>
  4032c0:	ldr	x0, [x20, #592]
  4032c4:	ldr	w1, [x0, #1128]
  4032c8:	ldr	w0, [x0, #1132]
  4032cc:	cmp	w1, w0
  4032d0:	b.ne	403608 <ferror@plt+0x2028>  // b.any
  4032d4:	ldr	x0, [x20, #592]
  4032d8:	cbz	w25, 4035b4 <ferror@plt+0x1fd4>
  4032dc:	ldr	x1, [x0, #16]
  4032e0:	mov	w0, #0x17                  	// #23
  4032e4:	bl	402510 <ferror@plt+0xf30>
  4032e8:	mov	w19, w0
  4032ec:	b	4035a0 <ferror@plt+0x1fc0>
  4032f0:	ldrh	w0, [x0, #1138]
  4032f4:	tbz	w0, #4, 4031bc <ferror@plt+0x1bdc>
  4032f8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4032fc:	adrp	x1, 413000 <ferror@plt+0x11a20>
  403300:	add	x1, x1, #0xe96
  403304:	ldr	x0, [x0, #528]
  403308:	bl	4024b8 <ferror@plt+0xed8>
  40330c:	cbnz	w0, 403338 <ferror@plt+0x1d58>
  403310:	ldr	x0, [x20, #592]
  403314:	ldrh	w0, [x0, #1138]
  403318:	tst	w0, #0x6
  40331c:	b.ne	4031bc <ferror@plt+0x1bdc>  // b.any
  403320:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403324:	adrp	x1, 414000 <ferror@plt+0x12a20>
  403328:	add	x1, x1, #0x4e2
  40332c:	ldr	x0, [x0, #536]
  403330:	bl	4024b8 <ferror@plt+0xed8>
  403334:	cbz	w0, 4031bc <ferror@plt+0x1bdc>
  403338:	mov	w19, w0
  40333c:	b	4033d8 <ferror@plt+0x1df8>
  403340:	mov	x1, x22
  403344:	add	x0, x0, #0x490
  403348:	bl	401c30 <ferror@plt+0x650>
  40334c:	ldr	x21, [x0]
  403350:	ldrb	w0, [x21]
  403354:	cbz	w0, 403420 <ferror@plt+0x1e40>
  403358:	ldr	x0, [x23]
  40335c:	mov	x1, x21
  403360:	bl	4022c0 <ferror@plt+0xce0>
  403364:	mov	x0, x21
  403368:	add	x1, sp, #0xa0
  40336c:	bl	403cd8 <ferror@plt+0x26f8>
  403370:	mov	w21, w0
  403374:	cbnz	w0, 4033c8 <ferror@plt+0x1de8>
  403378:	ldr	x0, [sp, #160]
  40337c:	mov	w1, #0x0                   	// #0
  403380:	bl	402a00 <ferror@plt+0x1420>
  403384:	mov	w21, w0
  403388:	cbnz	w0, 4033c0 <ferror@plt+0x1de0>
  40338c:	ldr	x0, [x23]
  403390:	ldr	x1, [x0, #1248]
  403394:	ldrb	w1, [x1]
  403398:	cmp	w1, #0x64
  40339c:	b.eq	4033c0 <ferror@plt+0x1de0>  // b.none
  4033a0:	ldr	x1, [x0, #88]
  4033a4:	cmp	x1, #0x1
  4033a8:	b.eq	403408 <ferror@plt+0x1e28>  // b.none
  4033ac:	ldr	x0, [x23]
  4033b0:	ldr	x1, [x0, #16]
  4033b4:	mov	w0, #0x20                  	// #32
  4033b8:	bl	402510 <ferror@plt+0xf30>
  4033bc:	mov	w21, w0
  4033c0:	ldr	x0, [sp, #160]
  4033c4:	bl	4014c0 <free@plt>
  4033c8:	mov	w24, #0x1                   	// #1
  4033cc:	add	x22, x22, #0x1
  4033d0:	cbz	w21, 403200 <ferror@plt+0x1c20>
  4033d4:	mov	w19, w21
  4033d8:	bl	4026dc <ferror@plt+0x10fc>
  4033dc:	sub	w0, w19, #0x1
  4033e0:	cmp	w0, #0x4
  4033e4:	csel	w19, w19, wzr, cc  // cc = lo, ul, last
  4033e8:	mov	w0, w19
  4033ec:	ldp	x19, x20, [sp, #16]
  4033f0:	ldp	x21, x22, [sp, #32]
  4033f4:	ldp	x23, x24, [sp, #48]
  4033f8:	ldp	x25, x26, [sp, #64]
  4033fc:	ldp	x27, x28, [sp, #80]
  403400:	ldp	x29, x30, [sp], #352
  403404:	ret
  403408:	add	x0, x0, #0x50
  40340c:	mov	x1, #0x0                   	// #0
  403410:	bl	401c40 <ferror@plt+0x660>
  403414:	ldrh	w0, [x0]
  403418:	cbnz	w0, 4033ac <ferror@plt+0x1dcc>
  40341c:	b	4033c0 <ferror@plt+0x1de0>
  403420:	mov	w21, #0x0                   	// #0
  403424:	b	4033cc <ferror@plt+0x1dec>
  403428:	ldr	x0, [x0, #1248]
  40342c:	sub	x27, x28, #0x1
  403430:	ldr	x24, [sp, #120]
  403434:	mov	w22, w25
  403438:	ldrb	w6, [x0]
  40343c:	mov	x0, #0x0                   	// #0
  403440:	ldrb	w1, [x24, x0]
  403444:	cbnz	w22, 403508 <ferror@plt+0x1f28>
  403448:	sub	x2, x0, #0x1
  40344c:	cmp	x27, x2
  403450:	b.cc	403460 <ferror@plt+0x1e80>  // b.lo, b.ul, b.last
  403454:	ldrb	w2, [x24, x2]
  403458:	cmp	w2, #0x5c
  40345c:	b.eq	403508 <ferror@plt+0x1f28>  // b.none
  403460:	cmp	w6, #0x64
  403464:	b.eq	4034b0 <ferror@plt+0x1ed0>  // b.none
  403468:	cmp	w1, #0x22
  40346c:	cset	x2, eq  // eq = none
  403470:	eor	x21, x21, x2
  403474:	add	x3, x0, #0x1
  403478:	cmp	x21, #0x0
  40347c:	ccmp	x27, x3, #0x0, eq  // eq = none
  403480:	b.ls	4034bc <ferror@plt+0x1edc>  // b.plast
  403484:	cmp	w1, #0x2f
  403488:	eor	w5, w22, #0x1
  40348c:	cset	w4, eq  // eq = none
  403490:	ldrb	w2, [x24, x3]
  403494:	ands	w4, w4, w5
  403498:	b.eq	403514 <ferror@plt+0x1f34>  // b.none
  40349c:	cmp	w2, #0x2a
  4034a0:	mov	x21, #0x0                   	// #0
  4034a4:	csel	w22, w4, wzr, eq  // eq = none
  4034a8:	csel	x0, x3, x0, eq  // eq = none
  4034ac:	b	4034bc <ferror@plt+0x1edc>
  4034b0:	cmp	w1, #0x5d
  4034b4:	b.ne	4034f8 <ferror@plt+0x1f18>  // b.any
  4034b8:	sub	x21, x21, #0x1
  4034bc:	add	x0, x0, #0x1
  4034c0:	cmp	x27, x0
  4034c4:	b.hi	403440 <ferror@plt+0x1e60>  // b.pmore
  4034c8:	mov	x1, x24
  4034cc:	add	x0, sp, #0xa0
  4034d0:	bl	401b00 <ferror@plt+0x520>
  4034d4:	cmp	x21, #0x0
  4034d8:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4034dc:	b.eq	403538 <ferror@plt+0x1f58>  // b.none
  4034e0:	mov	x1, x26
  4034e4:	add	x0, sp, #0x78
  4034e8:	mov	w25, w22
  4034ec:	bl	403c50 <ferror@plt+0x2670>
  4034f0:	mov	w19, w0
  4034f4:	b	40327c <ferror@plt+0x1c9c>
  4034f8:	cmp	w1, #0x5b
  4034fc:	b.ne	4034bc <ferror@plt+0x1edc>  // b.any
  403500:	add	x21, x21, #0x1
  403504:	b	4034bc <ferror@plt+0x1edc>
  403508:	cmp	w6, #0x64
  40350c:	b.ne	403474 <ferror@plt+0x1e94>  // b.any
  403510:	b	4034bc <ferror@plt+0x1edc>
  403514:	cmp	w1, #0x2a
  403518:	cset	w1, eq  // eq = none
  40351c:	ands	w1, w22, w1
  403520:	b.eq	403530 <ferror@plt+0x1f50>  // b.none
  403524:	cmp	w2, #0x2f
  403528:	csel	x0, x0, x3, ne  // ne = any
  40352c:	csel	w22, w1, wzr, ne  // ne = any
  403530:	mov	x21, #0x0                   	// #0
  403534:	b	4034bc <ferror@plt+0x1edc>
  403538:	cmp	x27, #0x1
  40353c:	b.eq	40355c <ferror@plt+0x1f7c>  // b.none
  403540:	add	x24, x24, x28
  403544:	ldurb	w0, [x24, #-3]
  403548:	cmp	w0, #0x5c
  40354c:	b.ne	40355c <ferror@plt+0x1f7c>  // b.any
  403550:	ldurb	w0, [x24, #-2]
  403554:	cmp	w0, #0xa
  403558:	b.eq	4034e0 <ferror@plt+0x1f00>  // b.none
  40355c:	ldr	x0, [x23]
  403560:	ldrb	w25, [x0, #1776]
  403564:	cbnz	w25, 4034e0 <ferror@plt+0x1f00>
  403568:	ldr	x0, [sp, #160]
  40356c:	mov	w1, #0x1                   	// #1
  403570:	bl	402a00 <ferror@plt+0x1420>
  403574:	cbnz	w0, 4032e8 <ferror@plt+0x1d08>
  403578:	add	x0, sp, #0xa0
  40357c:	bl	401b44 <ferror@plt+0x564>
  403580:	cmp	w19, #0x5
  403584:	b.ne	4034e0 <ferror@plt+0x1f00>  // b.any
  403588:	mov	w19, #0x0                   	// #0
  40358c:	mov	x21, #0x0                   	// #0
  403590:	b	4032b0 <ferror@plt+0x1cd0>
  403594:	sub	w0, w19, #0x1
  403598:	cmp	w0, #0x3
  40359c:	b.hi	4032d4 <ferror@plt+0x1cf4>  // b.pmore
  4035a0:	add	x0, sp, #0x78
  4035a4:	bl	401c5c <ferror@plt+0x67c>
  4035a8:	add	x0, sp, #0xa0
  4035ac:	bl	401c5c <ferror@plt+0x67c>
  4035b0:	b	4033d8 <ferror@plt+0x1df8>
  4035b4:	cbz	x21, 4035c4 <ferror@plt+0x1fe4>
  4035b8:	ldr	x1, [x0, #16]
  4035bc:	mov	w0, #0x16                  	// #22
  4035c0:	b	4032e4 <ferror@plt+0x1d04>
  4035c4:	ldr	x1, [x0, #1248]
  4035c8:	ldrb	w1, [x1]
  4035cc:	cmp	w1, #0x64
  4035d0:	b.eq	4035a0 <ferror@plt+0x1fc0>  // b.none
  4035d4:	ldr	x1, [x0, #88]
  4035d8:	cmp	x1, #0x1
  4035dc:	b.eq	4035f0 <ferror@plt+0x2010>  // b.none
  4035e0:	ldr	x0, [x20, #592]
  4035e4:	ldr	x1, [x0, #16]
  4035e8:	mov	w0, #0x20                  	// #32
  4035ec:	b	4032e4 <ferror@plt+0x1d04>
  4035f0:	add	x0, x0, #0x50
  4035f4:	mov	x1, #0x0                   	// #0
  4035f8:	bl	401c40 <ferror@plt+0x660>
  4035fc:	ldrh	w0, [x0]
  403600:	cbnz	w0, 4035e0 <ferror@plt+0x2000>
  403604:	b	4035a0 <ferror@plt+0x1fc0>
  403608:	mov	w19, #0x8                   	// #8
  40360c:	b	4035a0 <ferror@plt+0x1fc0>
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	mov	x29, sp
  403618:	str	x19, [sp, #16]
  40361c:	mov	x19, x0
  403620:	ldr	x0, [x0, #280]
  403624:	str	x1, [x19, #296]
  403628:	add	x0, x0, #0xe0
  40362c:	bl	401c30 <ferror@plt+0x650>
  403630:	str	x0, [x19, #288]
  403634:	ldr	x19, [sp, #16]
  403638:	ldp	x29, x30, [sp], #32
  40363c:	ret
  403640:	stp	x29, x30, [sp, #-32]!
  403644:	mov	x29, sp
  403648:	str	x19, [sp, #16]
  40364c:	mov	x19, x0
  403650:	ldr	x0, [x0, #280]
  403654:	bl	409304 <ferror@plt+0x7d24>
  403658:	mov	x1, x0
  40365c:	ldr	x0, [x19, #288]
  403660:	ldr	x19, [sp, #16]
  403664:	ldp	x29, x30, [sp], #32
  403668:	b	401a1c <ferror@plt+0x43c>
  40366c:	stp	x29, x30, [sp, #-128]!
  403670:	mov	x29, sp
  403674:	stp	x19, x20, [sp, #16]
  403678:	mov	x20, x0
  40367c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403680:	stp	x21, x22, [sp, #32]
  403684:	mov	x21, x1
  403688:	and	w22, w2, #0xff
  40368c:	ldr	x0, [x0, #592]
  403690:	ldr	x0, [x0, #1248]
  403694:	str	x23, [sp, #48]
  403698:	ldrb	w0, [x0]
  40369c:	cmp	w0, #0x64
  4036a0:	b.eq	403708 <ferror@plt+0x2128>  // b.none
  4036a4:	ldr	x0, [x20, #288]
  4036a8:	add	x1, x0, #0xa8
  4036ac:	add	x19, x0, #0x80
  4036b0:	cmp	w22, #0x2e
  4036b4:	csel	x19, x19, x1, ne  // ne = any
  4036b8:	ldr	x23, [x19, #8]
  4036bc:	b.ne	403770 <ferror@plt+0x2190>  // b.any
  4036c0:	adrp	x0, 410000 <ferror@plt+0xea20>
  4036c4:	add	x1, x0, #0x611
  4036c8:	ldrb	w2, [x0, #1553]
  4036cc:	ldrb	w0, [x21]
  4036d0:	cmp	w2, w0
  4036d4:	b.ne	40371c <ferror@plt+0x213c>  // b.any
  4036d8:	ldrb	w1, [x1, #1]
  4036dc:	ldrb	w0, [x21, #1]
  4036e0:	cmp	w1, w0
  4036e4:	b.ne	40371c <ferror@plt+0x213c>  // b.any
  4036e8:	ldr	x0, [x20, #288]
  4036ec:	mov	w1, #0x32                  	// #50
  4036f0:	bl	401a00 <ferror@plt+0x420>
  4036f4:	ldp	x19, x20, [sp, #16]
  4036f8:	ldp	x21, x22, [sp, #32]
  4036fc:	ldr	x23, [sp, #48]
  403700:	ldp	x29, x30, [sp], #128
  403704:	ret
  403708:	ldr	x0, [x20, #280]
  40370c:	mov	x1, #0x0                   	// #0
  403710:	add	x0, x0, #0xe0
  403714:	bl	401c30 <ferror@plt+0x650>
  403718:	b	4036a8 <ferror@plt+0x20c8>
  40371c:	mov	x0, x21
  403720:	bl	4027dc <ferror@plt+0x11fc>
  403724:	str	x0, [sp, #64]
  403728:	mov	x0, #0xffffffffffffffff    	// #-1
  40372c:	str	x0, [sp, #72]
  403730:	stp	xzr, xzr, [sp, #80]
  403734:	stp	xzr, xzr, [sp, #96]
  403738:	stp	xzr, xzr, [sp, #112]
  40373c:	add	x1, sp, #0x40
  403740:	mov	x0, x19
  403744:	bl	4019f4 <ferror@plt+0x414>
  403748:	ldr	x1, [x20, #296]
  40374c:	mov	x0, x20
  403750:	bl	403610 <ferror@plt+0x2030>
  403754:	ldr	x0, [x20, #288]
  403758:	mov	w1, w22
  40375c:	bl	401a00 <ferror@plt+0x420>
  403760:	ldr	x0, [x20, #288]
  403764:	mov	x1, x23
  403768:	bl	401a1c <ferror@plt+0x43c>
  40376c:	b	4036f4 <ferror@plt+0x2114>
  403770:	mov	x0, x21
  403774:	bl	4027dc <ferror@plt+0x11fc>
  403778:	str	x0, [sp, #64]
  40377c:	b	40373c <ferror@plt+0x215c>
  403780:	stp	x29, x30, [sp, #-48]!
  403784:	mov	w1, #0x65                  	// #101
  403788:	mov	x29, sp
  40378c:	stp	x19, x20, [sp, #16]
  403790:	mov	x19, x0
  403794:	ldr	x20, [x0, #40]
  403798:	stp	x21, x22, [sp, #32]
  40379c:	mov	x0, x20
  4037a0:	bl	4014f0 <strchr@plt>
  4037a4:	mov	x21, x0
  4037a8:	cbz	x0, 40383c <ferror@plt+0x225c>
  4037ac:	sub	x20, x0, x20
  4037b0:	strb	wzr, [x0]
  4037b4:	ldr	x1, [x19, #40]
  4037b8:	mov	x0, x19
  4037bc:	mov	w2, #0x2e                  	// #46
  4037c0:	bl	40366c <ferror@plt+0x208c>
  4037c4:	cbz	x21, 403844 <ferror@plt+0x2264>
  4037c8:	add	x22, x19, #0x28
  4037cc:	add	x20, x20, #0x1
  4037d0:	mov	x1, x20
  4037d4:	mov	x0, x22
  4037d8:	bl	401c30 <ferror@plt+0x650>
  4037dc:	ldrb	w1, [x0]
  4037e0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4037e4:	mov	w2, #0x5f                  	// #95
  4037e8:	ldr	x0, [x0, #592]
  4037ec:	ldr	x0, [x0, #1248]
  4037f0:	ldrb	w0, [x0]
  4037f4:	cmp	w0, #0x64
  4037f8:	mov	w0, #0x2d                  	// #45
  4037fc:	csel	w0, w0, w2, ne  // ne = any
  403800:	cmp	w1, w0
  403804:	mov	x0, x22
  403808:	cset	w21, eq  // eq = none
  40380c:	cinc	x1, x20, eq  // eq = none
  403810:	bl	401c30 <ferror@plt+0x650>
  403814:	mov	x1, x0
  403818:	mov	w2, #0x2e                  	// #46
  40381c:	mov	x0, x19
  403820:	bl	40366c <ferror@plt+0x208c>
  403824:	add	w1, w21, #0xe
  403828:	ldp	x21, x22, [sp, #32]
  40382c:	ldr	x0, [x19, #288]
  403830:	ldp	x19, x20, [sp, #16]
  403834:	ldp	x29, x30, [sp], #48
  403838:	b	401a00 <ferror@plt+0x420>
  40383c:	mov	x20, #0xffffffffffffffff    	// #-1
  403840:	b	4037b4 <ferror@plt+0x21d4>
  403844:	ldp	x19, x20, [sp, #16]
  403848:	ldp	x21, x22, [sp, #32]
  40384c:	ldp	x29, x30, [sp], #48
  403850:	ret
  403854:	stp	x29, x30, [sp, #-32]!
  403858:	mov	x29, sp
  40385c:	stp	x19, x20, [sp, #16]
  403860:	mov	x19, x0
  403864:	mov	x20, x1
  403868:	ldr	x0, [x0, #280]
  40386c:	ldr	x1, [x19, #296]
  403870:	add	x0, x0, #0xe0
  403874:	bl	401c30 <ferror@plt+0x650>
  403878:	str	x0, [x19, #288]
  40387c:	mov	x1, x20
  403880:	mov	x0, x19
  403884:	ldp	x19, x20, [sp, #16]
  403888:	ldp	x29, x30, [sp], #32
  40388c:	b	402378 <ferror@plt+0xd98>
  403890:	stp	x29, x30, [sp, #-32]!
  403894:	mov	x29, sp
  403898:	stp	x19, x20, [sp, #16]
  40389c:	mov	x19, x0
  4038a0:	mov	w20, w1
  4038a4:	ldr	x0, [x0, #296]
  4038a8:	cbz	x0, 4038c0 <ferror@plt+0x22e0>
  4038ac:	ldr	x0, [x19, #288]
  4038b0:	bl	40ad80 <ferror@plt+0x97a0>
  4038b4:	mov	x0, x19
  4038b8:	mov	x1, #0x0                   	// #0
  4038bc:	bl	403610 <ferror@plt+0x2030>
  4038c0:	ldr	x0, [x19, #24]
  4038c4:	str	x0, [x19, #8]
  4038c8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4038cc:	str	wzr, [x19, #32]
  4038d0:	strb	wzr, [x19, #304]
  4038d4:	ldr	x0, [x0, #592]
  4038d8:	ldr	x0, [x0, #1248]
  4038dc:	ldrb	w0, [x0]
  4038e0:	cmp	w0, #0x64
  4038e4:	b.eq	40391c <ferror@plt+0x233c>  // b.none
  4038e8:	ldr	x1, [x19, #88]
  4038ec:	add	x0, x19, #0x50
  4038f0:	sub	x1, x1, #0x1
  4038f4:	bl	401934 <ferror@plt+0x354>
  4038f8:	ldr	x1, [x19, #128]
  4038fc:	add	x0, x19, #0x78
  403900:	bl	401934 <ferror@plt+0x354>
  403904:	ldr	x1, [x19, #168]
  403908:	add	x0, x19, #0xa0
  40390c:	bl	401934 <ferror@plt+0x354>
  403910:	ldr	x1, [x19, #208]
  403914:	add	x0, x19, #0xc8
  403918:	bl	401934 <ferror@plt+0x354>
  40391c:	mov	w1, w20
  403920:	ldr	x0, [x19, #280]
  403924:	ldp	x19, x20, [sp, #16]
  403928:	ldp	x29, x30, [sp], #32
  40392c:	b	40970c <ferror@plt+0x812c>
  403930:	stp	x29, x30, [sp, #-32]!
  403934:	mov	x29, sp
  403938:	str	x19, [sp, #16]
  40393c:	mov	x19, x0
  403940:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403944:	ldr	x0, [x0, #592]
  403948:	ldr	x0, [x0, #1248]
  40394c:	ldrb	w0, [x0]
  403950:	cmp	w0, #0x64
  403954:	b.eq	403980 <ferror@plt+0x23a0>  // b.none
  403958:	add	x0, x19, #0x50
  40395c:	bl	401c5c <ferror@plt+0x67c>
  403960:	add	x0, x19, #0x78
  403964:	bl	401c5c <ferror@plt+0x67c>
  403968:	add	x0, x19, #0xa0
  40396c:	bl	401c5c <ferror@plt+0x67c>
  403970:	add	x0, x19, #0xc8
  403974:	bl	401c5c <ferror@plt+0x67c>
  403978:	add	x0, x19, #0xf0
  40397c:	bl	401c5c <ferror@plt+0x67c>
  403980:	mov	x0, x19
  403984:	ldr	x19, [sp, #16]
  403988:	ldp	x29, x30, [sp], #32
  40398c:	b	4022b8 <ferror@plt+0xcd8>
  403990:	stp	x29, x30, [sp, #-64]!
  403994:	mov	x29, sp
  403998:	stp	x19, x20, [sp, #16]
  40399c:	mov	x19, x0
  4039a0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4039a4:	stp	x21, x22, [sp, #32]
  4039a8:	mov	x22, x1
  4039ac:	mov	x21, x2
  4039b0:	ldr	x0, [x0, #592]
  4039b4:	strh	wzr, [sp, #62]
  4039b8:	ldr	x0, [x0, #1248]
  4039bc:	ldrb	w0, [x0]
  4039c0:	cmp	w0, #0x64
  4039c4:	b.eq	403a28 <ferror@plt+0x2448>  // b.none
  4039c8:	mov	x2, #0x0                   	// #0
  4039cc:	add	x20, x19, #0x50
  4039d0:	mov	x0, x20
  4039d4:	mov	x1, #0x2                   	// #2
  4039d8:	bl	4018a8 <ferror@plt+0x2c8>
  4039dc:	add	x1, sp, #0x3e
  4039e0:	mov	x0, x20
  4039e4:	bl	4019f4 <ferror@plt+0x414>
  4039e8:	add	x0, x19, #0x78
  4039ec:	mov	x2, #0x0                   	// #0
  4039f0:	mov	x1, #0x18                  	// #24
  4039f4:	bl	4018a8 <ferror@plt+0x2c8>
  4039f8:	add	x0, x19, #0xa0
  4039fc:	mov	x2, #0x0                   	// #0
  403a00:	mov	x1, #0x8                   	// #8
  403a04:	bl	4018a8 <ferror@plt+0x2c8>
  403a08:	add	x0, x19, #0xc8
  403a0c:	mov	x2, #0x0                   	// #0
  403a10:	mov	x1, #0x4                   	// #4
  403a14:	bl	4018a8 <ferror@plt+0x2c8>
  403a18:	add	x0, x19, #0xf0
  403a1c:	mov	x2, #0x0                   	// #0
  403a20:	mov	x1, #0x1                   	// #1
  403a24:	bl	4018a8 <ferror@plt+0x2c8>
  403a28:	mov	x0, x19
  403a2c:	bl	4022a8 <ferror@plt+0xcc8>
  403a30:	str	x22, [x19, #280]
  403a34:	mov	x1, x21
  403a38:	strb	wzr, [x19, #304]
  403a3c:	mov	x0, x19
  403a40:	bl	403610 <ferror@plt+0x2030>
  403a44:	ldp	x19, x20, [sp, #16]
  403a48:	ldp	x21, x22, [sp, #32]
  403a4c:	ldp	x29, x30, [sp], #64
  403a50:	ret
  403a54:	stp	x29, x30, [sp, #-48]!
  403a58:	mov	x29, sp
  403a5c:	stp	x19, x20, [sp, #16]
  403a60:	mov	x19, x0
  403a64:	str	x21, [sp, #32]
  403a68:	add	x21, x0, x1
  403a6c:	cmp	x19, x21
  403a70:	b.ne	403a88 <ferror@plt+0x24a8>  // b.any
  403a74:	mov	w0, #0x0                   	// #0
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldr	x21, [sp, #32]
  403a80:	ldp	x29, x30, [sp], #48
  403a84:	ret
  403a88:	ldrb	w20, [x19]
  403a8c:	cmp	w20, #0x1f
  403a90:	b.hi	403ab0 <ferror@plt+0x24d0>  // b.pmore
  403a94:	bl	4014a0 <__ctype_b_loc@plt>
  403a98:	ubfiz	x20, x20, #1, #8
  403a9c:	ldr	x0, [x0]
  403aa0:	ldrh	w0, [x0, x20]
  403aa4:	tbnz	w0, #13, 403ab8 <ferror@plt+0x24d8>
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	b	403a78 <ferror@plt+0x2498>
  403ab0:	cmp	w20, #0x7e
  403ab4:	b.hi	403aa8 <ferror@plt+0x24c8>  // b.pmore
  403ab8:	add	x19, x19, #0x1
  403abc:	b	403a6c <ferror@plt+0x248c>
  403ac0:	stp	x29, x30, [sp, #-80]!
  403ac4:	mov	x29, sp
  403ac8:	stp	x21, x22, [sp, #32]
  403acc:	mov	x22, x1
  403ad0:	ldr	x1, [x0, #8]
  403ad4:	stp	x19, x20, [sp, #16]
  403ad8:	adrp	x19, 429000 <ferror@plt+0x27a20>
  403adc:	mov	x20, x0
  403ae0:	str	x23, [sp, #48]
  403ae4:	strb	wzr, [sp, #79]
  403ae8:	bl	401934 <ferror@plt+0x354>
  403aec:	ldr	x1, [x19, #592]
  403af0:	ldrh	w0, [x1, #1138]
  403af4:	tbnz	w0, #7, 403b20 <ferror@plt+0x2540>
  403af8:	ldrb	w1, [x1, #1141]
  403afc:	cbz	w1, 403b20 <ferror@plt+0x2540>
  403b00:	tst	w0, #0x6
  403b04:	b.ne	403b20 <ferror@plt+0x2540>  // b.any
  403b08:	adrp	x21, 429000 <ferror@plt+0x27a20>
  403b0c:	mov	x0, x22
  403b10:	ldr	x1, [x21, #544]
  403b14:	bl	4028b4 <ferror@plt+0x12d4>
  403b18:	ldr	x0, [x21, #544]
  403b1c:	bl	4029c8 <ferror@plt+0x13e8>
  403b20:	adrp	x21, 429000 <ferror@plt+0x27a20>
  403b24:	adrp	x23, 410000 <ferror@plt+0xea20>
  403b28:	add	x21, x21, #0x220
  403b2c:	add	x23, x23, #0x4e0
  403b30:	ldr	x0, [x19, #592]
  403b34:	ldr	w1, [x0, #1128]
  403b38:	ldr	w0, [x0, #1132]
  403b3c:	cmp	w1, w0
  403b40:	b.ne	403b50 <ferror@plt+0x2570>  // b.any
  403b44:	ldrsb	w0, [sp, #79]
  403b48:	cmp	w0, #0xa
  403b4c:	b.ne	403b78 <ferror@plt+0x2598>  // b.any
  403b50:	mov	x0, x20
  403b54:	mov	w1, #0x0                   	// #0
  403b58:	bl	401a00 <ferror@plt+0x420>
  403b5c:	ldr	x0, [x19, #592]
  403b60:	ldr	w1, [x0, #1128]
  403b64:	ldr	w0, [x0, #1132]
  403b68:	cmp	w1, w0
  403b6c:	b.eq	403c48 <ferror@plt+0x2668>  // b.none
  403b70:	mov	w0, #0x8                   	// #8
  403b74:	b	403c18 <ferror@plt+0x2638>
  403b78:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403b7c:	ldr	x0, [x0, #576]
  403b80:	bl	401390 <fgetc@plt>
  403b84:	cmn	w0, #0x1
  403b88:	b.ne	403c2c <ferror@plt+0x264c>  // b.any
  403b8c:	bl	401590 <__errno_location@plt>
  403b90:	ldr	w0, [x0]
  403b94:	cmp	w0, #0x4
  403b98:	b.ne	403c08 <ferror@plt+0x2628>  // b.any
  403b9c:	ldr	x0, [x19, #592]
  403ba0:	mov	w1, #0x7fffffff            	// #2147483647
  403ba4:	ldr	w2, [x0, #1128]
  403ba8:	cmp	w2, w1
  403bac:	b.eq	403c40 <ferror@plt+0x2660>  // b.none
  403bb0:	ldr	w1, [x0, #1128]
  403bb4:	str	w1, [x0, #1132]
  403bb8:	ldrh	w0, [x0, #1138]
  403bbc:	mov	w1, #0x120                 	// #288
  403bc0:	tst	w1, w0
  403bc4:	b.eq	403b70 <ferror@plt+0x2590>  // b.none
  403bc8:	ldr	x1, [x21]
  403bcc:	mov	x0, x23
  403bd0:	bl	4028b4 <ferror@plt+0x12d4>
  403bd4:	ldr	x1, [x19, #592]
  403bd8:	ldrh	w0, [x1, #1138]
  403bdc:	tbnz	w0, #7, 403bfc <ferror@plt+0x261c>
  403be0:	ldrb	w1, [x1, #1141]
  403be4:	cbz	w1, 403bfc <ferror@plt+0x261c>
  403be8:	tst	w0, #0x6
  403bec:	b.ne	403bfc <ferror@plt+0x261c>  // b.any
  403bf0:	ldr	x1, [x21]
  403bf4:	mov	x0, x22
  403bf8:	bl	4028b4 <ferror@plt+0x12d4>
  403bfc:	ldr	x0, [x21]
  403c00:	bl	4029c8 <ferror@plt+0x13e8>
  403c04:	b	403b30 <ferror@plt+0x2550>
  403c08:	mov	x0, x20
  403c0c:	mov	w1, #0x0                   	// #0
  403c10:	bl	401a00 <ferror@plt+0x420>
  403c14:	mov	w0, #0x5                   	// #5
  403c18:	ldp	x19, x20, [sp, #16]
  403c1c:	ldp	x21, x22, [sp, #32]
  403c20:	ldr	x23, [sp, #48]
  403c24:	ldp	x29, x30, [sp], #80
  403c28:	ret
  403c2c:	add	x1, sp, #0x4f
  403c30:	strb	w0, [sp, #79]
  403c34:	mov	x0, x20
  403c38:	bl	4019f4 <ferror@plt+0x414>
  403c3c:	b	403b30 <ferror@plt+0x2550>
  403c40:	mov	w0, #0x7                   	// #7
  403c44:	b	403c18 <ferror@plt+0x2638>
  403c48:	mov	w0, #0x0                   	// #0
  403c4c:	b	403c18 <ferror@plt+0x2638>
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	mov	x29, sp
  403c58:	stp	x19, x20, [sp, #16]
  403c5c:	mov	x20, x0
  403c60:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403c64:	mov	x19, x1
  403c68:	ldr	x0, [x0, #568]
  403c6c:	bl	4029c8 <ferror@plt+0x13e8>
  403c70:	adrp	x0, 429000 <ferror@plt+0x27a20>
  403c74:	mov	x2, x19
  403c78:	mov	x1, x20
  403c7c:	ldr	x0, [x0, #592]
  403c80:	add	x0, x0, #0x4f0
  403c84:	bl	40f13c <ferror@plt+0xdb5c>
  403c88:	cmp	w0, #0x0
  403c8c:	mov	w19, w0
  403c90:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  403c94:	b.ne	403cc8 <ferror@plt+0x26e8>  // b.any
  403c98:	ldp	x0, x1, [x20]
  403c9c:	sub	x1, x1, #0x1
  403ca0:	bl	403a54 <ferror@plt+0x2474>
  403ca4:	tst	w0, #0xff
  403ca8:	b.eq	403cc8 <ferror@plt+0x26e8>  // b.none
  403cac:	ldp	x19, x20, [sp, #16]
  403cb0:	adrp	x2, 410000 <ferror@plt+0xea20>
  403cb4:	ldp	x29, x30, [sp], #32
  403cb8:	add	x2, x2, #0x4f6
  403cbc:	mov	x1, #0x0                   	// #0
  403cc0:	mov	w0, #0x7                   	// #7
  403cc4:	b	402510 <ferror@plt+0xf30>
  403cc8:	mov	w0, w19
  403ccc:	ldp	x19, x20, [sp, #16]
  403cd0:	ldp	x29, x30, [sp], #32
  403cd4:	ret
  403cd8:	stp	x29, x30, [sp, #-176]!
  403cdc:	mov	x29, sp
  403ce0:	stp	x19, x20, [sp, #16]
  403ce4:	stp	x21, x22, [sp, #32]
  403ce8:	mov	x21, x1
  403cec:	mov	x22, x0
  403cf0:	adrp	x1, 40f000 <ferror@plt+0xda20>
  403cf4:	add	x1, x1, #0xdda
  403cf8:	bl	401340 <fopen@plt>
  403cfc:	cbnz	x0, 403d14 <ferror@plt+0x2734>
  403d00:	mov	x2, x22
  403d04:	mov	x1, #0x0                   	// #0
  403d08:	mov	w0, #0x6                   	// #6
  403d0c:	bl	402510 <ferror@plt+0xf30>
  403d10:	b	403de4 <ferror@plt+0x2804>
  403d14:	mov	x19, x0
  403d18:	bl	401310 <fileno@plt>
  403d1c:	add	x1, sp, #0x30
  403d20:	bl	40fae8 <ferror@plt+0xe508>
  403d24:	cmn	w0, #0x1
  403d28:	b.ne	403d48 <ferror@plt+0x2768>  // b.any
  403d2c:	mov	w20, #0x5                   	// #5
  403d30:	mov	x0, x19
  403d34:	bl	401320 <fclose@plt>
  403d38:	mov	x2, x22
  403d3c:	mov	w0, w20
  403d40:	mov	x1, #0x0                   	// #0
  403d44:	b	403d0c <ferror@plt+0x272c>
  403d48:	ldr	w0, [sp, #64]
  403d4c:	and	w0, w0, #0xf000
  403d50:	cmp	w0, #0x4, lsl #12
  403d54:	b.eq	403e0c <ferror@plt+0x282c>  // b.none
  403d58:	mov	x0, x19
  403d5c:	mov	w2, #0x2                   	// #2
  403d60:	mov	x1, #0x0                   	// #0
  403d64:	bl	401450 <fseek@plt>
  403d68:	cmn	w0, #0x1
  403d6c:	b.eq	403d2c <ferror@plt+0x274c>  // b.none
  403d70:	mov	x0, x19
  403d74:	bl	4012d0 <ftell@plt>
  403d78:	mov	x20, x0
  403d7c:	tbnz	x0, #63, 403d2c <ferror@plt+0x274c>
  403d80:	mov	x0, x19
  403d84:	mov	w2, #0x0                   	// #0
  403d88:	mov	x1, #0x0                   	// #0
  403d8c:	bl	401450 <fseek@plt>
  403d90:	cmn	w0, #0x1
  403d94:	b.eq	403d2c <ferror@plt+0x274c>  // b.none
  403d98:	add	x0, x20, #0x1
  403d9c:	bl	40279c <ferror@plt+0x11bc>
  403da0:	str	x0, [x21]
  403da4:	mov	x3, x19
  403da8:	mov	x2, x20
  403dac:	mov	x1, #0x1                   	// #1
  403db0:	bl	4014b0 <fread@plt>
  403db4:	cmp	x20, x0
  403db8:	b.ne	403df4 <ferror@plt+0x2814>  // b.any
  403dbc:	ldr	x0, [x21]
  403dc0:	mov	x1, x20
  403dc4:	strb	wzr, [x0, x20]
  403dc8:	ldr	x0, [x21]
  403dcc:	bl	403a54 <ferror@plt+0x2474>
  403dd0:	tst	w0, #0xff
  403dd4:	b.ne	403e04 <ferror@plt+0x2824>  // b.any
  403dd8:	mov	x0, x19
  403ddc:	bl	401320 <fclose@plt>
  403de0:	mov	w0, #0x0                   	// #0
  403de4:	ldp	x19, x20, [sp, #16]
  403de8:	ldp	x21, x22, [sp, #32]
  403dec:	ldp	x29, x30, [sp], #176
  403df0:	ret
  403df4:	mov	w20, #0x5                   	// #5
  403df8:	ldr	x0, [x21]
  403dfc:	bl	4014c0 <free@plt>
  403e00:	b	403d30 <ferror@plt+0x2750>
  403e04:	mov	w20, #0x7                   	// #7
  403e08:	b	403df8 <ferror@plt+0x2818>
  403e0c:	mov	w20, #0x8                   	// #8
  403e10:	b	403d30 <ferror@plt+0x2750>
  403e14:	mov	x1, x0
  403e18:	ldr	x0, [x0, #24]
  403e1c:	cbz	x0, 403e28 <ferror@plt+0x2848>
  403e20:	ldr	x1, [x1, #8]
  403e24:	sub	x0, x0, x1
  403e28:	ret
  403e2c:	ldr	x1, [x0, #24]
  403e30:	cbz	x1, 403e64 <ferror@plt+0x2884>
  403e34:	ldr	x2, [x0]
  403e38:	add	x2, x2, x1, lsl #2
  403e3c:	ldur	w2, [x2, #-4]
  403e40:	cbz	w2, 403e58 <ferror@plt+0x2878>
  403e44:	ldr	x2, [x0, #8]
  403e48:	cmp	x1, x2
  403e4c:	b.cs	403e54 <ferror@plt+0x2874>  // b.hs, b.nlast
  403e50:	str	x2, [x0, #24]
  403e54:	ret
  403e58:	sub	x1, x1, #0x1
  403e5c:	str	x1, [x0, #24]
  403e60:	b	403e2c <ferror@plt+0x284c>
  403e64:	str	xzr, [x0, #8]
  403e68:	strb	wzr, [x0, #40]
  403e6c:	b	403e54 <ferror@plt+0x2874>
  403e70:	ldr	x2, [x0, #24]
  403e74:	sub	x1, x2, #0x1
  403e78:	cmp	x1, x2
  403e7c:	b.cc	403e88 <ferror@plt+0x28a8>  // b.lo, b.ul, b.last
  403e80:	add	x0, x1, #0x1
  403e84:	ret
  403e88:	ldr	x3, [x0]
  403e8c:	ldr	w3, [x3, x1, lsl #2]
  403e90:	cbnz	w3, 403e80 <ferror@plt+0x28a0>
  403e94:	sub	x1, x1, #0x1
  403e98:	b	403e78 <ferror@plt+0x2898>
  403e9c:	ldrb	w3, [x2]
  403ea0:	add	w3, w3, w1
  403ea4:	mov	w1, #0xc9ff                	// #51711
  403ea8:	add	w0, w3, w0
  403eac:	movk	w1, #0x3b9a, lsl #16
  403eb0:	cmp	w0, w1
  403eb4:	cset	w3, gt
  403eb8:	strb	w3, [x2]
  403ebc:	b.le	403ecc <ferror@plt+0x28ec>
  403ec0:	mov	w1, #0x3600                	// #13824
  403ec4:	movk	w1, #0xc465, lsl #16
  403ec8:	add	w0, w0, w1
  403ecc:	ret
  403ed0:	stp	x29, x30, [sp, #-32]!
  403ed4:	adrp	x6, 429000 <ferror@plt+0x27a20>
  403ed8:	mov	x5, x0
  403edc:	mov	x29, sp
  403ee0:	mov	x8, x1
  403ee4:	mov	x7, x2
  403ee8:	add	x6, x6, #0x250
  403eec:	mov	x4, #0x0                   	// #0
  403ef0:	strb	wzr, [sp, #31]
  403ef4:	ldr	x0, [x6]
  403ef8:	ldr	w1, [x0, #1128]
  403efc:	ldr	w0, [x0, #1132]
  403f00:	cmp	w1, w0
  403f04:	b.eq	403f38 <ferror@plt+0x2958>  // b.none
  403f08:	add	x4, x5, x4, lsl #2
  403f0c:	ldr	x0, [x6]
  403f10:	ldr	w2, [x0, #1128]
  403f14:	ldr	w1, [x0, #1132]
  403f18:	cmp	w2, w1
  403f1c:	b.eq	403f5c <ferror@plt+0x297c>  // b.none
  403f20:	ldr	w0, [x0, #1128]
  403f24:	ldp	x29, x30, [sp], #32
  403f28:	cmp	w1, w0
  403f2c:	cset	w0, ne  // ne = any
  403f30:	lsl	w0, w0, #3
  403f34:	ret
  403f38:	cmp	x4, x7
  403f3c:	b.eq	403f08 <ferror@plt+0x2928>  // b.none
  403f40:	ldr	w1, [x8, x4, lsl #2]
  403f44:	add	x2, sp, #0x1f
  403f48:	ldr	w0, [x5, x4, lsl #2]
  403f4c:	bl	403e9c <ferror@plt+0x28bc>
  403f50:	str	w0, [x5, x4, lsl #2]
  403f54:	add	x4, x4, #0x1
  403f58:	b	403ef4 <ferror@plt+0x2914>
  403f5c:	ldrb	w2, [sp, #31]
  403f60:	cbz	w2, 403f20 <ferror@plt+0x2940>
  403f64:	ldr	w0, [x4]
  403f68:	add	x2, sp, #0x1f
  403f6c:	mov	w1, #0x0                   	// #0
  403f70:	bl	403e9c <ferror@plt+0x28bc>
  403f74:	str	w0, [x4], #4
  403f78:	b	403f0c <ferror@plt+0x292c>
  403f7c:	mov	x6, x0
  403f80:	stp	x29, x30, [sp, #-16]!
  403f84:	adrp	x5, 429000 <ferror@plt+0x27a20>
  403f88:	mov	x29, sp
  403f8c:	ldr	x7, [x6, #24]
  403f90:	mov	x0, x2
  403f94:	ldr	x8, [x5, #592]
  403f98:	mov	x10, #0xca00                	// #51712
  403f9c:	sub	x2, x7, #0x1
  403fa0:	mov	x4, #0x0                   	// #0
  403fa4:	movk	x10, #0x3b9a, lsl #16
  403fa8:	ldr	w11, [x8, #1128]
  403fac:	ldr	w9, [x8, #1132]
  403fb0:	cmp	w11, w9
  403fb4:	b.eq	403fe4 <ferror@plt+0x2a04>  // b.none
  403fb8:	str	x7, [x0, #24]
  403fbc:	bl	403e2c <ferror@plt+0x284c>
  403fc0:	ldr	x0, [x5, #592]
  403fc4:	ldp	x29, x30, [sp], #16
  403fc8:	ldr	w1, [x0, #1128]
  403fcc:	ldr	w0, [x0, #1132]
  403fd0:	str	x4, [x3]
  403fd4:	cmp	w1, w0
  403fd8:	cset	w0, ne  // ne = any
  403fdc:	lsl	w0, w0, #3
  403fe0:	ret
  403fe4:	cmp	x7, x2
  403fe8:	b.ls	403fb8 <ferror@plt+0x29d8>  // b.plast
  403fec:	ldr	x9, [x6]
  403ff0:	ldr	x11, [x0]
  403ff4:	ldrsw	x9, [x9, x2, lsl #2]
  403ff8:	madd	x4, x4, x10, x9
  403ffc:	udiv	x9, x4, x1
  404000:	msub	x4, x9, x1, x4
  404004:	str	w9, [x11, x2, lsl #2]
  404008:	sub	x2, x2, #0x1
  40400c:	b	403fa8 <ferror@plt+0x29c8>
  404010:	adrp	x3, 429000 <ferror@plt+0x27a20>
  404014:	sub	x4, x2, #0x1
  404018:	ldr	x5, [x3, #592]
  40401c:	ldr	w6, [x5, #1132]
  404020:	ldr	w3, [x5, #1128]
  404024:	cmp	w3, w6
  404028:	b.ne	404074 <ferror@plt+0x2a94>  // b.any
  40402c:	cmp	x4, x2
  404030:	b.cs	404074 <ferror@plt+0x2a94>  // b.hs, b.nlast
  404034:	ldr	w3, [x0, x4, lsl #2]
  404038:	ldr	w7, [x1, x4, lsl #2]
  40403c:	subs	w3, w3, w7
  404040:	b.eq	40406c <ferror@plt+0x2a8c>  // b.none
  404044:	lsr	w0, w3, #31
  404048:	ldr	w1, [x5, #1128]
  40404c:	add	x4, x4, #0x1
  404050:	sbfx	x3, x3, #31, #1
  404054:	eor	x3, x3, x4
  404058:	cmp	w6, w1
  40405c:	add	x3, x3, x0
  404060:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  404064:	csel	x0, x3, x0, eq  // eq = none
  404068:	ret
  40406c:	sub	x4, x4, #0x1
  404070:	b	404020 <ferror@plt+0x2a40>
  404074:	mov	w3, #0x0                   	// #0
  404078:	b	404044 <ferror@plt+0x2a64>
  40407c:	mov	x1, x0
  404080:	mov	x0, #0x0                   	// #0
  404084:	ldr	x3, [x1]
  404088:	ldr	x2, [x1, #24]
  40408c:	lsl	x5, x0, #2
  404090:	add	x4, x3, x0, lsl #2
  404094:	cmp	x2, x0
  404098:	b.eq	4040a4 <ferror@plt+0x2ac4>  // b.none
  40409c:	ldr	w5, [x3, x5]
  4040a0:	cbz	w5, 4040b4 <ferror@plt+0x2ad4>
  4040a4:	sub	x2, x2, x0
  4040a8:	str	x4, [x1]
  4040ac:	str	x2, [x1, #24]
  4040b0:	ret
  4040b4:	add	x0, x0, #0x1
  4040b8:	b	40408c <ferror@plt+0x2aac>
  4040bc:	ldr	x6, [x0]
  4040c0:	mov	x2, #0x9                   	// #9
  4040c4:	ldr	x4, [x0, #24]
  4040c8:	adrp	x0, 410000 <ferror@plt+0xea20>
  4040cc:	add	x0, x0, #0x5b0
  4040d0:	mov	x5, #0x0                   	// #0
  4040d4:	ldr	x7, [x0, x1, lsl #3]
  4040d8:	sub	x1, x2, x1
  4040dc:	ldr	x9, [x0, x1, lsl #3]
  4040e0:	adrp	x1, 429000 <ferror@plt+0x27a20>
  4040e4:	sub	x0, x4, #0x1
  4040e8:	ldr	x2, [x1, #592]
  4040ec:	ldr	w3, [x2, #1132]
  4040f0:	ldr	w1, [x2, #1128]
  4040f4:	cmp	w1, w3
  4040f8:	b.ne	404104 <ferror@plt+0x2b24>  // b.any
  4040fc:	cmp	x0, x4
  404100:	b.cc	404118 <ferror@plt+0x2b38>  // b.lo, b.ul, b.last
  404104:	ldr	w0, [x2, #1128]
  404108:	cmp	w3, w0
  40410c:	cset	w0, ne  // ne = any
  404110:	lsl	w0, w0, #3
  404114:	ret
  404118:	ldrsw	x8, [x6, x0, lsl #2]
  40411c:	mul	x10, x5, x9
  404120:	udiv	x1, x8, x7
  404124:	msub	x5, x1, x7, x8
  404128:	add	w1, w1, w10
  40412c:	str	w1, [x6, x0, lsl #2]
  404130:	sub	x0, x0, #0x1
  404134:	b	4040f0 <ferror@plt+0x2b10>
  404138:	and	w0, w0, #0xff
  40413c:	b	4028ec <ferror@plt+0x130c>
  404140:	stp	x29, x30, [sp, #-32]!
  404144:	cmp	x1, #0x2
  404148:	mov	x29, sp
  40414c:	stp	x19, x20, [sp, #16]
  404150:	mov	x20, x0
  404154:	mov	x19, #0x2                   	// #2
  404158:	ldr	x0, [x0, #32]
  40415c:	csel	x19, x1, x19, cs  // cs = hs, nlast
  404160:	cmp	x0, x19
  404164:	b.cs	40417c <ferror@plt+0x2b9c>  // b.hs, b.nlast
  404168:	ldr	x0, [x20]
  40416c:	lsl	x1, x19, #2
  404170:	bl	4027bc <ferror@plt+0x11dc>
  404174:	str	x0, [x20]
  404178:	str	x19, [x20, #32]
  40417c:	ldp	x19, x20, [sp, #16]
  404180:	ldp	x29, x30, [sp], #32
  404184:	ret
  404188:	stp	x29, x30, [sp, #-48]!
  40418c:	mov	x29, sp
  404190:	str	x21, [sp, #32]
  404194:	mov	x21, x1
  404198:	ldr	x1, [x0, #24]
  40419c:	stp	x19, x20, [sp, #16]
  4041a0:	mov	x20, x0
  4041a4:	ldr	x0, [x2, #32]
  4041a8:	add	x1, x1, #0x1
  4041ac:	mov	x19, x2
  4041b0:	cmp	x1, x0
  4041b4:	b.ls	4041c0 <ferror@plt+0x2be0>  // b.plast
  4041b8:	mov	x0, x2
  4041bc:	bl	404140 <ferror@plt+0x2b60>
  4041c0:	ldr	x0, [x19]
  4041c4:	mov	w1, #0x0                   	// #0
  4041c8:	ldr	x2, [x19, #32]
  4041cc:	lsl	x2, x2, #2
  4041d0:	bl	4013a0 <memset@plt>
  4041d4:	adrp	x3, 429000 <ferror@plt+0x27a20>
  4041d8:	mov	x5, #0xca00                	// #51712
  4041dc:	mov	x4, x3
  4041e0:	mov	x2, #0x0                   	// #0
  4041e4:	ldr	x1, [x3, #592]
  4041e8:	mov	x0, #0x0                   	// #0
  4041ec:	movk	x5, #0x3b9a, lsl #16
  4041f0:	ldr	w6, [x1, #1128]
  4041f4:	ldr	w3, [x1, #1132]
  4041f8:	cmp	w6, w3
  4041fc:	b.eq	404254 <ferror@plt+0x2c74>  // b.none
  404200:	ldr	w1, [x1, #1128]
  404204:	cmp	w3, w1
  404208:	b.ne	404224 <ferror@plt+0x2c44>  // b.any
  40420c:	ldr	x1, [x19]
  404210:	cmp	x2, #0x0
  404214:	str	w2, [x1, x0, lsl #2]
  404218:	ldr	x0, [x20, #24]
  40421c:	cinc	x0, x0, ne  // ne = any
  404220:	str	x0, [x19, #24]
  404224:	mov	x0, x19
  404228:	bl	403e2c <ferror@plt+0x284c>
  40422c:	ldr	x0, [x4, #592]
  404230:	ldp	x19, x20, [sp, #16]
  404234:	ldr	w1, [x0, #1128]
  404238:	ldr	w0, [x0, #1132]
  40423c:	ldr	x21, [sp, #32]
  404240:	cmp	w1, w0
  404244:	cset	w0, ne  // ne = any
  404248:	ldp	x29, x30, [sp], #48
  40424c:	lsl	w0, w0, #3
  404250:	ret
  404254:	ldr	x6, [x20, #24]
  404258:	cmp	x6, x0
  40425c:	b.ls	404200 <ferror@plt+0x2c20>  // b.plast
  404260:	ldr	x3, [x20]
  404264:	ldr	x6, [x19]
  404268:	ldrsw	x3, [x3, x0, lsl #2]
  40426c:	madd	x3, x3, x21, x2
  404270:	udiv	x2, x3, x5
  404274:	msub	x3, x2, x5, x3
  404278:	str	w3, [x6, x0, lsl #2]
  40427c:	add	x0, x0, #0x1
  404280:	b	4041f0 <ferror@plt+0x2c10>
  404284:	stp	x29, x30, [sp, #-32]!
  404288:	mov	x29, sp
  40428c:	stp	x19, x20, [sp, #16]
  404290:	and	w19, w0, #0xff
  404294:	mov	x20, x1
  404298:	bl	4014a0 <__ctype_b_loc@plt>
  40429c:	ldr	x0, [x0]
  4042a0:	ubfiz	x1, x19, #1, #8
  4042a4:	ldrh	w0, [x0, x1]
  4042a8:	tbz	w0, #8, 4042d4 <ferror@plt+0x2cf4>
  4042ac:	sub	w19, w19, #0x37
  4042b0:	and	w0, w19, #0xff
  4042b4:	cmp	x20, w19, uxtb
  4042b8:	b.hi	4042c4 <ferror@plt+0x2ce4>  // b.pmore
  4042bc:	sub	w0, w20, #0x1
  4042c0:	and	w0, w0, #0xff
  4042c4:	and	x0, x0, #0xff
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x29, x30, [sp], #32
  4042d0:	ret
  4042d4:	sub	w0, w19, #0x30
  4042d8:	b	4042c0 <ferror@plt+0x2ce0>
  4042dc:	ldr	x5, [x1, #24]
  4042e0:	ldr	w4, [x0, x2, lsl #2]
  4042e4:	cmp	x5, x2
  4042e8:	b.ls	4042fc <ferror@plt+0x2d1c>  // b.plast
  4042ec:	cbz	w4, 404308 <ferror@plt+0x2d28>
  4042f0:	add	x2, x2, #0x1
  4042f4:	ldr	x1, [x1]
  4042f8:	b	404010 <ferror@plt+0x2a30>
  4042fc:	cbz	w4, 4042f4 <ferror@plt+0x2d14>
  404300:	mov	x0, #0x1                   	// #1
  404304:	b	40430c <ferror@plt+0x2d2c>
  404308:	mov	x0, #0xffffffffffffffff    	// #-1
  40430c:	ret
  404310:	adrp	x0, 429000 <ferror@plt+0x27a20>
  404314:	ldr	x1, [x0, #592]
  404318:	ldrh	w0, [x1, #1142]
  40431c:	ldr	x1, [x1, #1104]
  404320:	sub	w0, w0, #0x1
  404324:	cmp	x1, w0, sxtw
  404328:	b.cc	404348 <ferror@plt+0x2d68>  // b.lo, b.ul, b.last
  40432c:	stp	x29, x30, [sp, #-16]!
  404330:	mov	w0, #0x5c                  	// #92
  404334:	mov	x29, sp
  404338:	bl	4028ec <ferror@plt+0x130c>
  40433c:	ldp	x29, x30, [sp], #16
  404340:	mov	w0, #0xa                   	// #10
  404344:	b	4028ec <ferror@plt+0x130c>
  404348:	ret
  40434c:	stp	x29, x30, [sp, #-32]!
  404350:	cmp	w0, #0xa
  404354:	mov	x29, sp
  404358:	str	x19, [sp, #16]
  40435c:	mov	w19, w0
  404360:	b.eq	404368 <ferror@plt+0x2d88>  // b.none
  404364:	bl	404310 <ferror@plt+0x2d30>
  404368:	mov	w0, w19
  40436c:	ldr	x19, [sp, #16]
  404370:	ldp	x29, x30, [sp], #32
  404374:	b	4028ec <ferror@plt+0x130c>
  404378:	stp	x29, x30, [sp, #-32]!
  40437c:	tst	w2, #0xff
  404380:	mov	x29, sp
  404384:	str	x19, [sp, #16]
  404388:	mov	x19, x0
  40438c:	b.eq	404398 <ferror@plt+0x2db8>  // b.none
  404390:	mov	w0, #0x2e                  	// #46
  404394:	bl	40434c <ferror@plt+0x2d6c>
  404398:	adrp	x0, 410000 <ferror@plt+0xea20>
  40439c:	add	x0, x0, #0x600
  4043a0:	ldrb	w0, [x0, x19]
  4043a4:	ldr	x19, [sp, #16]
  4043a8:	ldp	x29, x30, [sp], #32
  4043ac:	b	40434c <ferror@plt+0x2d6c>
  4043b0:	stp	x29, x30, [sp, #-64]!
  4043b4:	tst	w2, #0xff
  4043b8:	mov	x29, sp
  4043bc:	stp	x21, x22, [sp, #32]
  4043c0:	mov	x21, x1
  4043c4:	mov	w1, #0x2e                  	// #46
  4043c8:	stp	x19, x20, [sp, #16]
  4043cc:	mov	x20, x0
  4043d0:	mov	w0, #0x20                  	// #32
  4043d4:	csel	w0, w1, w0, ne  // ne = any
  4043d8:	str	x23, [sp, #48]
  4043dc:	bl	40434c <ferror@plt+0x2d6c>
  4043e0:	mov	x19, #0x1                   	// #1
  4043e4:	sub	x1, x21, #0x1
  4043e8:	mov	x0, #0x0                   	// #0
  4043ec:	mov	x2, #0xa                   	// #10
  4043f0:	cmp	x1, x0
  4043f4:	b.hi	40441c <ferror@plt+0x2e3c>  // b.pmore
  4043f8:	mov	x22, #0x0                   	// #0
  4043fc:	mov	x23, #0xa                   	// #10
  404400:	cmp	x22, x21
  404404:	b.ne	404428 <ferror@plt+0x2e48>  // b.any
  404408:	ldp	x19, x20, [sp, #16]
  40440c:	ldp	x21, x22, [sp, #32]
  404410:	ldr	x23, [sp, #48]
  404414:	ldp	x29, x30, [sp], #64
  404418:	ret
  40441c:	mul	x19, x19, x2
  404420:	add	x0, x0, #0x1
  404424:	b	4043f0 <ferror@plt+0x2e10>
  404428:	udiv	x0, x20, x19
  40442c:	add	x22, x22, #0x1
  404430:	msub	x20, x0, x19, x20
  404434:	and	w0, w0, #0xff
  404438:	add	w0, w0, #0x30
  40443c:	bl	40434c <ferror@plt+0x2d6c>
  404440:	udiv	x19, x19, x23
  404444:	b	404400 <ferror@plt+0x2e20>
  404448:	stp	x29, x30, [sp, #-176]!
  40444c:	mov	x29, sp
  404450:	stp	x19, x20, [sp, #16]
  404454:	mov	x20, x0
  404458:	stp	x23, x24, [sp, #48]
  40445c:	ldr	x23, [x0, #8]
  404460:	stp	x21, x22, [sp, #32]
  404464:	ldrb	w0, [x0, #40]
  404468:	stp	x25, x26, [sp, #64]
  40446c:	str	x27, [sp, #80]
  404470:	cbz	w0, 40447c <ferror@plt+0x2e9c>
  404474:	mov	w0, #0x2d                  	// #45
  404478:	bl	40434c <ferror@plt+0x2d6c>
  40447c:	ldr	x19, [x20, #24]
  404480:	sub	x23, x23, #0x1
  404484:	add	x21, sp, #0x68
  404488:	mov	w2, #0x1                   	// #1
  40448c:	sub	x19, x19, #0x1
  404490:	mov	x25, #0x9                   	// #9
  404494:	mov	w26, #0xa                   	// #10
  404498:	ldr	x0, [x20, #24]
  40449c:	cmp	x0, x19
  4044a0:	b.hi	4044c0 <ferror@plt+0x2ee0>  // b.pmore
  4044a4:	ldp	x19, x20, [sp, #16]
  4044a8:	ldp	x21, x22, [sp, #32]
  4044ac:	ldp	x23, x24, [sp, #48]
  4044b0:	ldp	x25, x26, [sp, #64]
  4044b4:	ldr	x27, [sp, #80]
  4044b8:	ldp	x29, x30, [sp], #176
  4044bc:	ret
  4044c0:	ldr	x1, [x20, #16]
  4044c4:	cmp	x23, x19
  4044c8:	ldr	x0, [x20]
  4044cc:	cset	w27, eq  // eq = none
  4044d0:	udiv	x3, x1, x25
  4044d4:	csel	w2, w2, wzr, ne  // ne = any
  4044d8:	cmp	x19, #0x0
  4044dc:	stp	xzr, xzr, [x21]
  4044e0:	ldr	w0, [x0, x19, lsl #2]
  4044e4:	stp	xzr, xzr, [x21, #16]
  4044e8:	add	x3, x3, x3, lsl #3
  4044ec:	sub	x1, x1, x3
  4044f0:	stp	xzr, xzr, [x21, #32]
  4044f4:	sub	x24, x25, x1
  4044f8:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4044fc:	mov	x1, #0x0                   	// #0
  404500:	csel	x24, x24, xzr, ne  // ne = any
  404504:	stp	xzr, xzr, [x21, #48]
  404508:	str	xzr, [x21, #64]
  40450c:	cmp	w0, #0x0
  404510:	cset	w4, ne  // ne = any
  404514:	cmp	x1, #0x8
  404518:	cset	w3, ls  // ls = plast
  40451c:	tst	w4, w3
  404520:	b.ne	404564 <ferror@plt+0x2f84>  // b.any
  404524:	mov	x22, #0x8                   	// #8
  404528:	ldr	x0, [x21, x22, lsl #3]
  40452c:	cbz	w2, 404534 <ferror@plt+0x2f54>
  404530:	cbz	x0, 40454c <ferror@plt+0x2f6c>
  404534:	cmp	w27, #0x0
  404538:	mov	x1, #0x1                   	// #1
  40453c:	ccmp	x22, #0x8, #0x0, ne  // ne = any
  404540:	cset	w2, eq  // eq = none
  404544:	bl	404378 <ferror@plt+0x2d98>
  404548:	mov	w2, #0x0                   	// #0
  40454c:	sub	x22, x22, #0x1
  404550:	cmp	x22, #0x8
  404554:	ccmp	x24, x22, #0x2, ls  // ls = plast
  404558:	b.ls	404528 <ferror@plt+0x2f48>  // b.plast
  40455c:	sub	x19, x19, #0x1
  404560:	b	404498 <ferror@plt+0x2eb8>
  404564:	sdiv	w3, w0, w26
  404568:	msub	w0, w3, w26, w0
  40456c:	sxtw	x0, w0
  404570:	str	x0, [x21, x1, lsl #3]
  404574:	mov	w0, w3
  404578:	add	x1, x1, #0x1
  40457c:	b	40450c <ferror@plt+0x2f2c>
  404580:	cbz	x1, 404638 <ferror@plt+0x3058>
  404584:	stp	x29, x30, [sp, #-48]!
  404588:	mov	x29, sp
  40458c:	stp	x19, x20, [sp, #16]
  404590:	mov	x19, x0
  404594:	stp	x21, x22, [sp, #32]
  404598:	mov	x21, x1
  40459c:	ldp	x0, x1, [x0, #16]
  4045a0:	add	x0, x21, x0
  4045a4:	cbnz	x1, 4045bc <ferror@plt+0x2fdc>
  4045a8:	str	x0, [x19, #16]
  4045ac:	ldp	x19, x20, [sp, #16]
  4045b0:	ldp	x21, x22, [sp, #32]
  4045b4:	ldp	x29, x30, [sp], #48
  4045b8:	ret
  4045bc:	mov	x20, #0x9                   	// #9
  4045c0:	mov	x1, #0x8                   	// #8
  4045c4:	bl	402770 <ferror@plt+0x1190>
  4045c8:	udiv	x20, x0, x20
  4045cc:	ldr	x0, [x19, #8]
  4045d0:	subs	x20, x20, x0
  4045d4:	b.eq	404618 <ferror@plt+0x3038>  // b.none
  4045d8:	ldr	x0, [x19, #24]
  4045dc:	mov	x1, x20
  4045e0:	lsl	x22, x20, #2
  4045e4:	bl	402770 <ferror@plt+0x1190>
  4045e8:	mov	x1, x0
  4045ec:	mov	x0, x19
  4045f0:	bl	404140 <ferror@plt+0x2b60>
  4045f4:	ldr	x1, [x19]
  4045f8:	ldr	x2, [x19, #24]
  4045fc:	add	x0, x1, x20, lsl #2
  404600:	lsl	x2, x2, #2
  404604:	bl	401290 <memmove@plt>
  404608:	ldr	x0, [x19]
  40460c:	mov	x2, x22
  404610:	mov	w1, #0x0                   	// #0
  404614:	bl	4013a0 <memset@plt>
  404618:	ldp	x0, x1, [x19, #8]
  40461c:	add	x0, x0, x20
  404620:	add	x21, x1, x21
  404624:	stp	x0, x21, [x19, #8]
  404628:	ldr	x0, [x19, #24]
  40462c:	add	x20, x0, x20
  404630:	str	x20, [x19, #24]
  404634:	b	4045ac <ferror@plt+0x2fcc>
  404638:	ret
  40463c:	stp	x29, x30, [sp, #-64]!
  404640:	mov	x29, sp
  404644:	stp	x19, x20, [sp, #16]
  404648:	stp	x21, x22, [sp, #32]
  40464c:	stp	x23, x24, [sp, #48]
  404650:	cbz	x1, 404688 <ferror@plt+0x30a8>
  404654:	mov	x3, x1
  404658:	mov	x19, x0
  40465c:	ldp	x2, x1, [x0, #16]
  404660:	add	x22, x3, x2
  404664:	cbnz	x1, 404690 <ferror@plt+0x30b0>
  404668:	str	x22, [x19, #16]
  40466c:	mov	x1, #0x8                   	// #8
  404670:	mov	x0, x22
  404674:	bl	402770 <ferror@plt+0x1190>
  404678:	mov	x1, #0x9                   	// #9
  40467c:	udiv	x1, x0, x1
  404680:	mov	x0, x19
  404684:	bl	404140 <ferror@plt+0x2b60>
  404688:	mov	w20, #0x0                   	// #0
  40468c:	b	404794 <ferror@plt+0x31b4>
  404690:	mov	x24, #0x9                   	// #9
  404694:	udiv	x20, x2, x24
  404698:	udiv	x21, x3, x24
  40469c:	add	x20, x20, x20, lsl #3
  4046a0:	subs	x20, x2, x20
  4046a4:	add	x21, x21, x21, lsl #3
  4046a8:	csel	x20, x20, x24, ne  // ne = any
  4046ac:	sub	x21, x3, x21
  4046b0:	bl	403e14 <ferror@plt+0x2834>
  4046b4:	mov	x23, x0
  4046b8:	mov	x1, #0x8                   	// #8
  4046bc:	mov	x0, x3
  4046c0:	bl	402770 <ferror@plt+0x1190>
  4046c4:	udiv	x3, x0, x24
  4046c8:	add	x2, x21, x20
  4046cc:	cmp	x2, x24
  4046d0:	b.ls	4047ac <ferror@plt+0x31cc>  // b.plast
  4046d4:	sub	x3, x3, #0x1
  4046d8:	mov	x0, #0x1                   	// #1
  4046dc:	cmp	x23, x3
  4046e0:	sub	x20, x3, x23
  4046e4:	lsl	x1, x0, #3
  4046e8:	csel	x20, x20, xzr, cc  // cc = lo, ul, last
  4046ec:	add	x1, x1, x0
  4046f0:	mov	x0, x19
  4046f4:	bl	404580 <ferror@plt+0x2fa0>
  4046f8:	ldr	x1, [x19, #24]
  4046fc:	mov	x0, x20
  404700:	bl	402770 <ferror@plt+0x1190>
  404704:	mov	x1, x0
  404708:	mov	x0, x19
  40470c:	bl	404140 <ferror@plt+0x2b60>
  404710:	ldr	x0, [x19]
  404714:	lsl	x2, x20, #2
  404718:	ldr	x3, [x19, #24]
  40471c:	mov	w1, #0x0                   	// #0
  404720:	add	x0, x0, x3, lsl #2
  404724:	bl	4013a0 <memset@plt>
  404728:	ldr	x0, [x19, #24]
  40472c:	stp	xzr, xzr, [x19, #8]
  404730:	add	x20, x0, x20
  404734:	str	x20, [x19, #24]
  404738:	cbz	x21, 4047b4 <ferror@plt+0x31d4>
  40473c:	mov	x1, x21
  404740:	mov	x0, x19
  404744:	bl	4040bc <ferror@plt+0x2adc>
  404748:	mov	w20, w0
  40474c:	str	x22, [x19, #16]
  404750:	mov	x1, #0x8                   	// #8
  404754:	mov	x0, x22
  404758:	bl	402770 <ferror@plt+0x1190>
  40475c:	mov	x1, #0x9                   	// #9
  404760:	udiv	x0, x0, x1
  404764:	str	x0, [x19, #8]
  404768:	mov	x0, x19
  40476c:	bl	403e2c <ferror@plt+0x284c>
  404770:	adrp	x0, 429000 <ferror@plt+0x27a20>
  404774:	ldr	x0, [x0, #592]
  404778:	ldr	w1, [x0, #1128]
  40477c:	ldr	w0, [x0, #1132]
  404780:	cmp	w1, w0
  404784:	b.eq	404794 <ferror@plt+0x31b4>  // b.none
  404788:	cmp	w20, #0x0
  40478c:	mov	w0, #0x8                   	// #8
  404790:	csel	w20, w20, w0, ne  // ne = any
  404794:	mov	w0, w20
  404798:	ldp	x19, x20, [sp, #16]
  40479c:	ldp	x21, x22, [sp, #32]
  4047a0:	ldp	x23, x24, [sp, #48]
  4047a4:	ldp	x29, x30, [sp], #64
  4047a8:	ret
  4047ac:	mov	x0, #0x0                   	// #0
  4047b0:	b	4046dc <ferror@plt+0x30fc>
  4047b4:	mov	w20, #0x0                   	// #0
  4047b8:	b	40474c <ferror@plt+0x316c>
  4047bc:	cbz	x1, 4049a0 <ferror@plt+0x33c0>
  4047c0:	stp	x29, x30, [sp, #-64]!
  4047c4:	mov	x29, sp
  4047c8:	stp	x19, x20, [sp, #16]
  4047cc:	mov	x19, x0
  4047d0:	mov	x20, x1
  4047d4:	ldr	x0, [x0, #16]
  4047d8:	stp	x21, x22, [sp, #32]
  4047dc:	str	x23, [sp, #48]
  4047e0:	cmp	x0, x1
  4047e4:	b.cs	404828 <ferror@plt+0x3248>  // b.hs, b.nlast
  4047e8:	mov	x1, #0x8                   	// #8
  4047ec:	sub	x0, x20, x0
  4047f0:	bl	402770 <ferror@plt+0x1190>
  4047f4:	mov	x2, #0x9                   	// #9
  4047f8:	ldr	x1, [x19, #24]
  4047fc:	udiv	x0, x0, x2
  404800:	bl	402770 <ferror@plt+0x1190>
  404804:	cmn	x0, #0x1
  404808:	b.ne	404828 <ferror@plt+0x3248>  // b.any
  40480c:	ldp	x19, x20, [sp, #16]
  404810:	mov	x1, #0x0                   	// #0
  404814:	ldp	x21, x22, [sp, #32]
  404818:	mov	w0, #0x2                   	// #2
  40481c:	ldr	x23, [sp, #48]
  404820:	ldp	x29, x30, [sp], #64
  404824:	b	402510 <ferror@plt+0xf30>
  404828:	ldr	x0, [x19, #24]
  40482c:	cbnz	x0, 404868 <ferror@plt+0x3288>
  404830:	ldr	x1, [x19, #16]
  404834:	cmp	x1, x20
  404838:	b.cc	404860 <ferror@plt+0x3280>  // b.lo, b.ul, b.last
  40483c:	sub	x1, x1, x20
  404840:	str	x1, [x19, #16]
  404844:	mov	w3, #0x0                   	// #0
  404848:	mov	w0, w3
  40484c:	ldp	x19, x20, [sp, #16]
  404850:	ldp	x21, x22, [sp, #32]
  404854:	ldr	x23, [sp, #48]
  404858:	ldp	x29, x30, [sp], #64
  40485c:	ret
  404860:	str	xzr, [x19, #16]
  404864:	b	404844 <ferror@plt+0x3264>
  404868:	mov	x23, #0x9                   	// #9
  40486c:	mov	x1, #0x8                   	// #8
  404870:	mov	x0, x20
  404874:	bl	402770 <ferror@plt+0x1190>
  404878:	udiv	x21, x20, x23
  40487c:	ldr	x1, [x19, #16]
  404880:	udiv	x22, x0, x23
  404884:	add	x21, x21, x21, lsl #3
  404888:	sub	x21, x20, x21
  40488c:	cbz	x1, 404970 <ferror@plt+0x3390>
  404890:	ldr	x0, [x19, #8]
  404894:	cmp	x22, x0
  404898:	b.hi	40491c <ferror@plt+0x333c>  // b.pmore
  40489c:	udiv	x23, x1, x23
  4048a0:	add	x23, x23, x23, lsl #3
  4048a4:	subs	x1, x1, x23
  4048a8:	b.eq	4049ac <ferror@plt+0x33cc>  // b.none
  4048ac:	cbz	x21, 4048c4 <ferror@plt+0x32e4>
  4048b0:	add	x1, x1, #0x9
  4048b4:	mov	x22, #0x1                   	// #1
  4048b8:	sub	x1, x1, x21
  4048bc:	cmp	x1, #0x9
  4048c0:	b.hi	404920 <ferror@plt+0x3340>  // b.pmore
  4048c4:	ldr	x0, [x19, #16]
  4048c8:	cmp	x20, x0
  4048cc:	b.ls	404978 <ferror@plt+0x3398>  // b.plast
  4048d0:	stp	xzr, xzr, [x19, #8]
  4048d4:	cbz	x21, 404998 <ferror@plt+0x33b8>
  4048d8:	mov	x0, x19
  4048dc:	mov	x1, #0x9                   	// #9
  4048e0:	sub	x1, x1, x21
  4048e4:	bl	4040bc <ferror@plt+0x2adc>
  4048e8:	mov	w3, w0
  4048ec:	mov	x0, x19
  4048f0:	bl	403e2c <ferror@plt+0x284c>
  4048f4:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4048f8:	ldr	x0, [x0, #592]
  4048fc:	ldr	w1, [x0, #1128]
  404900:	ldr	w0, [x0, #1132]
  404904:	cmp	w1, w0
  404908:	b.eq	404848 <ferror@plt+0x3268>  // b.none
  40490c:	cmp	w3, #0x0
  404910:	mov	w0, #0x8                   	// #8
  404914:	csel	w3, w3, w0, ne  // ne = any
  404918:	b	404848 <ferror@plt+0x3268>
  40491c:	sub	x22, x22, x0
  404920:	ldr	x0, [x19, #24]
  404924:	mov	x1, x22
  404928:	lsl	x23, x22, #2
  40492c:	bl	402770 <ferror@plt+0x1190>
  404930:	mov	x1, x0
  404934:	mov	x0, x19
  404938:	bl	404140 <ferror@plt+0x2b60>
  40493c:	ldr	x1, [x19]
  404940:	ldr	x2, [x19, #24]
  404944:	add	x0, x1, x22, lsl #2
  404948:	lsl	x2, x2, #2
  40494c:	bl	401290 <memmove@plt>
  404950:	ldr	x0, [x19]
  404954:	mov	x2, x23
  404958:	mov	w1, #0x0                   	// #0
  40495c:	bl	4013a0 <memset@plt>
  404960:	ldr	x0, [x19, #24]
  404964:	add	x22, x0, x22
  404968:	str	x22, [x19, #24]
  40496c:	b	4048c4 <ferror@plt+0x32e4>
  404970:	cmp	x0, #0x8
  404974:	b	4048c0 <ferror@plt+0x32e0>
  404978:	sub	x0, x0, x20
  40497c:	str	x0, [x19, #16]
  404980:	mov	x1, #0x8                   	// #8
  404984:	bl	402770 <ferror@plt+0x1190>
  404988:	mov	x1, #0x9                   	// #9
  40498c:	udiv	x0, x0, x1
  404990:	str	x0, [x19, #8]
  404994:	b	4048d4 <ferror@plt+0x32f4>
  404998:	mov	w3, #0x0                   	// #0
  40499c:	b	4048ec <ferror@plt+0x330c>
  4049a0:	mov	w3, #0x0                   	// #0
  4049a4:	mov	w0, w3
  4049a8:	ret
  4049ac:	cbz	x21, 4048c4 <ferror@plt+0x32e4>
  4049b0:	mov	x22, #0x1                   	// #1
  4049b4:	b	404920 <ferror@plt+0x3340>
  4049b8:	adrp	x3, 429000 <ferror@plt+0x27a20>
  4049bc:	mov	w9, #0xca00                	// #51712
  4049c0:	mov	w7, #0x0                   	// #0
  4049c4:	movk	w9, #0x3b9a, lsl #16
  4049c8:	ldr	x6, [x3, #592]
  4049cc:	mov	x3, #0x0                   	// #0
  4049d0:	ldr	w8, [x6, #1132]
  4049d4:	ldr	w4, [x6, #1128]
  4049d8:	cmp	w4, w8
  4049dc:	b.eq	404a10 <ferror@plt+0x3430>  // b.none
  4049e0:	mov	w1, #0xca00                	// #51712
  4049e4:	add	x3, x0, x3, lsl #2
  4049e8:	movk	w1, #0x3b9a, lsl #16
  4049ec:	ldr	w0, [x6, #1128]
  4049f0:	cmp	w8, w0
  4049f4:	b.ne	4049fc <ferror@plt+0x341c>  // b.any
  4049f8:	cbnz	w7, 404a44 <ferror@plt+0x3464>
  4049fc:	ldr	w0, [x6, #1128]
  404a00:	cmp	w8, w0
  404a04:	cset	w0, ne  // ne = any
  404a08:	lsl	w0, w0, #3
  404a0c:	ret
  404a10:	cmp	x3, x2
  404a14:	b.eq	4049e0 <ferror@plt+0x3400>  // b.none
  404a18:	ldr	w5, [x1, x3, lsl #2]
  404a1c:	ldr	w4, [x0, x3, lsl #2]
  404a20:	add	w5, w7, w5
  404a24:	cmp	w4, w5
  404a28:	cset	w7, lt  // lt = tstop
  404a2c:	b.ge	404a34 <ferror@plt+0x3454>  // b.tcont
  404a30:	add	w4, w4, w9
  404a34:	sub	w4, w4, w5
  404a38:	str	w4, [x0, x3, lsl #2]
  404a3c:	add	x3, x3, #0x1
  404a40:	b	4049d4 <ferror@plt+0x33f4>
  404a44:	ldr	w0, [x3]
  404a48:	cmp	w0, #0x0
  404a4c:	cset	w7, le
  404a50:	b.gt	404a58 <ferror@plt+0x3478>
  404a54:	add	w0, w0, w1
  404a58:	sub	w0, w0, #0x1
  404a5c:	str	w0, [x3], #4
  404a60:	b	4049ec <ferror@plt+0x340c>
  404a64:	mov	x2, x0
  404a68:	stp	x29, x30, [sp, #-16]!
  404a6c:	mov	x29, sp
  404a70:	bl	403e14 <ferror@plt+0x2834>
  404a74:	adds	x0, x0, x0, lsl #3
  404a78:	b.eq	404aa0 <ferror@plt+0x34c0>  // b.none
  404a7c:	ldr	x1, [x2, #24]
  404a80:	mov	x3, #0xa                   	// #10
  404a84:	ldr	x2, [x2]
  404a88:	add	x1, x2, x1, lsl #2
  404a8c:	ldursw	x2, [x1, #-4]
  404a90:	mov	x1, #0x1                   	// #1
  404a94:	cbnz	x2, 404aa8 <ferror@plt+0x34c8>
  404a98:	sub	x0, x0, #0xa
  404a9c:	add	x0, x1, x0
  404aa0:	ldp	x29, x30, [sp], #16
  404aa4:	ret
  404aa8:	udiv	x2, x2, x3
  404aac:	add	x1, x1, #0x1
  404ab0:	b	404a94 <ferror@plt+0x34b4>
  404ab4:	ldrb	w2, [x0, #40]
  404ab8:	ldr	x0, [x0, #24]
  404abc:	cmp	x0, #0x0
  404ac0:	neg	x0, x2
  404ac4:	cset	x1, ne  // ne = any
  404ac8:	eor	x0, x1, x0
  404acc:	add	x0, x0, x2
  404ad0:	ret
  404ad4:	mov	x1, #0x1                   	// #1
  404ad8:	stp	xzr, xzr, [x0, #8]
  404adc:	str	x1, [x0, #24]
  404ae0:	strb	wzr, [x0, #40]
  404ae4:	ldr	x0, [x0]
  404ae8:	str	w1, [x0]
  404aec:	ret
  404af0:	cmp	x0, x1
  404af4:	b.ne	404b0c <ferror@plt+0x352c>  // b.any
  404af8:	mov	x0, #0x0                   	// #0
  404afc:	ret
  404b00:	mov	x0, #0x0                   	// #0
  404b04:	ldp	x29, x30, [sp], #16
  404b08:	ret
  404b0c:	mov	x4, x1
  404b10:	mov	x5, x0
  404b14:	ldr	x2, [x1, #24]
  404b18:	ldr	x1, [x0, #24]
  404b1c:	cbnz	x1, 404b40 <ferror@plt+0x3560>
  404b20:	ldrb	w0, [x4, #40]
  404b24:	cmp	x2, #0x0
  404b28:	eor	x1, x0, #0x1
  404b2c:	cset	x0, ne  // ne = any
  404b30:	neg	x2, x1
  404b34:	eor	x0, x0, x2
  404b38:	add	x0, x0, x1
  404b3c:	ret
  404b40:	cbnz	x2, 404b48 <ferror@plt+0x3568>
  404b44:	b	404ab4 <ferror@plt+0x34d4>
  404b48:	ldrb	w0, [x0, #40]
  404b4c:	ldrb	w9, [x4, #40]
  404b50:	cbz	w0, 404b60 <ferror@plt+0x3580>
  404b54:	cbnz	w9, 404b64 <ferror@plt+0x3584>
  404b58:	mov	x0, #0xffffffffffffffff    	// #-1
  404b5c:	ret
  404b60:	cbnz	w9, 404c70 <ferror@plt+0x3690>
  404b64:	stp	x29, x30, [sp, #-16]!
  404b68:	mov	x0, x5
  404b6c:	mov	x29, sp
  404b70:	bl	403e14 <ferror@plt+0x2834>
  404b74:	mov	x3, x0
  404b78:	mov	x0, x4
  404b7c:	bl	403e14 <ferror@plt+0x2834>
  404b80:	mov	x2, x0
  404b84:	subs	x0, x3, x0
  404b88:	b.eq	404b98 <ferror@plt+0x35b8>  // b.none
  404b8c:	cbz	w9, 404b04 <ferror@plt+0x3524>
  404b90:	neg	x0, x0
  404b94:	b	404b04 <ferror@plt+0x3524>
  404b98:	ldp	x1, x10, [x4]
  404b9c:	ldp	x0, x11, [x5]
  404ba0:	cmp	x11, x10
  404ba4:	b.ls	404bf4 <ferror@plt+0x3614>  // b.plast
  404ba8:	sub	x8, x11, x10
  404bac:	add	x12, x0, x8, lsl #2
  404bb0:	mov	x0, x10
  404bb4:	add	x2, x2, x0
  404bb8:	mov	x0, x12
  404bbc:	bl	404010 <ferror@plt+0x2a30>
  404bc0:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  404bc4:	cmp	x0, x1
  404bc8:	b.eq	404b04 <ferror@plt+0x3524>  // b.none
  404bcc:	cmp	x11, x10
  404bd0:	cset	w1, hi  // hi = pmore
  404bd4:	cbz	x0, 404c08 <ferror@plt+0x3628>
  404bd8:	eor	w1, w1, w9
  404bdc:	eor	w1, w1, #0x1
  404be0:	and	x1, x1, #0xff
  404be4:	neg	x2, x1
  404be8:	eor	x0, x2, x0
  404bec:	add	x0, x0, x1
  404bf0:	b	404b04 <ferror@plt+0x3524>
  404bf4:	sub	x8, x10, x11
  404bf8:	add	x12, x1, x8, lsl #2
  404bfc:	mov	x1, x0
  404c00:	mov	x0, x11
  404c04:	b	404bb4 <ferror@plt+0x35d4>
  404c08:	adrp	x0, 429000 <ferror@plt+0x27a20>
  404c0c:	sub	x2, x8, #0x1
  404c10:	ldr	x3, [x0, #592]
  404c14:	mov	x0, #0xfffffffffffffffc    	// #-4
  404c18:	madd	x0, x8, x0, x12
  404c1c:	ldr	w4, [x3, #1132]
  404c20:	ldr	w5, [x3, #1128]
  404c24:	cmp	w5, w4
  404c28:	b.ne	404c34 <ferror@plt+0x3654>  // b.any
  404c2c:	cmp	x8, x2
  404c30:	b.hi	404c48 <ferror@plt+0x3668>  // b.pmore
  404c34:	ldr	w0, [x3, #1128]
  404c38:	cmp	w4, w0
  404c3c:	b.eq	404b00 <ferror@plt+0x3520>  // b.none
  404c40:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  404c44:	b	404b04 <ferror@plt+0x3524>
  404c48:	ldr	w5, [x0, x2, lsl #2]
  404c4c:	cbz	w5, 404c68 <ferror@plt+0x3688>
  404c50:	eor	w1, w1, w9
  404c54:	eor	w0, w1, #0x1
  404c58:	and	x1, x0, #0xff
  404c5c:	neg	x0, x1
  404c60:	eor	x0, x0, #0x1
  404c64:	b	404bec <ferror@plt+0x360c>
  404c68:	sub	x2, x2, #0x1
  404c6c:	b	404c20 <ferror@plt+0x3640>
  404c70:	mov	x0, #0x1                   	// #1
  404c74:	ret
  404c78:	cbz	x1, 404d50 <ferror@plt+0x3770>
  404c7c:	stp	x29, x30, [sp, #-48]!
  404c80:	mov	x29, sp
  404c84:	stp	x19, x20, [sp, #16]
  404c88:	mov	x19, x0
  404c8c:	ldr	x20, [x0, #8]
  404c90:	str	x21, [sp, #32]
  404c94:	mov	x21, x1
  404c98:	cbz	x20, 404cb8 <ferror@plt+0x36d8>
  404c9c:	ldr	x0, [x0, #16]
  404ca0:	mov	x1, #0x8                   	// #8
  404ca4:	sub	x0, x0, x21
  404ca8:	bl	402770 <ferror@plt+0x1190>
  404cac:	mov	x1, #0x9                   	// #9
  404cb0:	udiv	x0, x0, x1
  404cb4:	sub	x20, x20, x0
  404cb8:	ldp	x0, x2, [x19, #16]
  404cbc:	sub	x1, x0, x21
  404cc0:	ldr	x0, [x19, #8]
  404cc4:	sub	x0, x0, x20
  404cc8:	stp	x0, x1, [x19, #8]
  404ccc:	cbz	x2, 404d40 <ferror@plt+0x3760>
  404cd0:	mov	x3, #0x9                   	// #9
  404cd4:	udiv	x0, x1, x3
  404cd8:	add	x0, x0, x0, lsl #3
  404cdc:	subs	x1, x1, x0
  404ce0:	b.eq	404ce8 <ferror@plt+0x3708>  // b.none
  404ce4:	sub	x1, x3, x1
  404ce8:	adrp	x0, 410000 <ferror@plt+0xea20>
  404cec:	add	x0, x0, #0x5b0
  404cf0:	sub	x2, x2, x20
  404cf4:	str	x2, [x19, #24]
  404cf8:	ldr	x21, [x0, x1, lsl #3]
  404cfc:	lsl	x2, x2, #2
  404d00:	ldr	x0, [x19]
  404d04:	add	x1, x0, x20, lsl #2
  404d08:	bl	401290 <memmove@plt>
  404d0c:	ldr	x0, [x19, #24]
  404d10:	cbz	x0, 404d2c <ferror@plt+0x374c>
  404d14:	ldr	x2, [x19]
  404d18:	ldr	w0, [x2]
  404d1c:	sdiv	w1, w0, w21
  404d20:	msub	w1, w1, w21, w0
  404d24:	sub	w0, w0, w1
  404d28:	str	w0, [x2]
  404d2c:	mov	x0, x19
  404d30:	ldp	x19, x20, [sp, #16]
  404d34:	ldr	x21, [sp, #32]
  404d38:	ldp	x29, x30, [sp], #48
  404d3c:	b	403e2c <ferror@plt+0x284c>
  404d40:	ldp	x19, x20, [sp, #16]
  404d44:	ldr	x21, [sp, #32]
  404d48:	ldp	x29, x30, [sp], #48
  404d4c:	ret
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-48]!
  404d58:	mov	x29, sp
  404d5c:	stp	x19, x20, [sp, #16]
  404d60:	and	w20, w2, #0xff
  404d64:	mov	x19, x0
  404d68:	ldr	x2, [x0, #16]
  404d6c:	str	x21, [sp, #32]
  404d70:	and	w21, w3, #0xff
  404d74:	cmp	x2, x1
  404d78:	b.cs	404dac <ferror@plt+0x37cc>  // b.hs, b.nlast
  404d7c:	sub	x1, x1, x2
  404d80:	bl	404580 <ferror@plt+0x2fa0>
  404d84:	mov	x0, x19
  404d88:	bl	403e2c <ferror@plt+0x284c>
  404d8c:	ldr	x0, [x19, #24]
  404d90:	cbz	x0, 404d9c <ferror@plt+0x37bc>
  404d94:	eor	w20, w20, w21
  404d98:	strb	w20, [x19, #40]
  404d9c:	ldp	x19, x20, [sp, #16]
  404da0:	ldr	x21, [sp, #32]
  404da4:	ldp	x29, x30, [sp], #48
  404da8:	ret
  404dac:	sub	x1, x2, x1
  404db0:	bl	404c78 <ferror@plt+0x3698>
  404db4:	b	404d84 <ferror@plt+0x37a4>
  404db8:	stp	x1, xzr, [x0]
  404dbc:	stp	xzr, xzr, [x0, #16]
  404dc0:	str	x2, [x0, #32]
  404dc4:	strb	wzr, [x0, #40]
  404dc8:	ret
  404dcc:	stp	x29, x30, [sp, #-32]!
  404dd0:	cmp	x1, #0x2
  404dd4:	mov	x29, sp
  404dd8:	stp	x19, x20, [sp, #16]
  404ddc:	mov	x19, x0
  404de0:	mov	x20, #0x2                   	// #2
  404de4:	csel	x20, x1, x20, cs  // cs = hs, nlast
  404de8:	lsl	x0, x20, #2
  404dec:	bl	40279c <ferror@plt+0x11bc>
  404df0:	stp	x0, xzr, [x19]
  404df4:	stp	xzr, xzr, [x19, #16]
  404df8:	str	x20, [x19, #32]
  404dfc:	strb	wzr, [x19, #40]
  404e00:	ldp	x19, x20, [sp, #16]
  404e04:	ldp	x29, x30, [sp], #32
  404e08:	ret
  404e0c:	ldr	x0, [x0]
  404e10:	b	4014c0 <free@plt>
  404e14:	stp	x29, x30, [sp, #-112]!
  404e18:	cmp	x2, x0
  404e1c:	mov	x29, sp
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	mov	x19, x2
  404e28:	stp	x21, x22, [sp, #32]
  404e2c:	mov	x21, x1
  404e30:	mov	x22, x3
  404e34:	stp	x23, x24, [sp, #48]
  404e38:	mov	x1, x5
  404e3c:	mov	x23, x4
  404e40:	b.ne	404ed0 <ferror@plt+0x38f0>  // b.any
  404e44:	ldp	x2, x3, [x2]
  404e48:	add	x20, sp, #0x40
  404e4c:	cmp	x19, x21
  404e50:	stp	x2, x3, [sp, #64]
  404e54:	csel	x21, x21, x20, ne  // ne = any
  404e58:	ldp	x2, x3, [x19, #16]
  404e5c:	stp	x2, x3, [sp, #80]
  404e60:	ldp	x2, x3, [x19, #32]
  404e64:	stp	x2, x3, [sp, #96]
  404e68:	mov	w24, #0x1                   	// #1
  404e6c:	mov	x0, x19
  404e70:	bl	404dcc <ferror@plt+0x37ec>
  404e74:	mov	x2, x19
  404e78:	mov	x3, x22
  404e7c:	mov	x1, x21
  404e80:	mov	x0, x20
  404e84:	blr	x23
  404e88:	mov	w19, w0
  404e8c:	cbz	w24, 404e98 <ferror@plt+0x38b8>
  404e90:	add	x0, sp, #0x40
  404e94:	bl	404e0c <ferror@plt+0x382c>
  404e98:	mov	w0, w19
  404e9c:	ldp	x19, x20, [sp, #16]
  404ea0:	ldp	x21, x22, [sp, #32]
  404ea4:	ldp	x23, x24, [sp, #48]
  404ea8:	ldp	x29, x30, [sp], #112
  404eac:	ret
  404eb0:	ldp	x2, x3, [x19]
  404eb4:	stp	x2, x3, [sp, #64]
  404eb8:	add	x21, sp, #0x40
  404ebc:	ldp	x2, x3, [x19, #16]
  404ec0:	stp	x2, x3, [sp, #80]
  404ec4:	ldp	x2, x3, [x19, #32]
  404ec8:	stp	x2, x3, [sp, #96]
  404ecc:	b	404e68 <ferror@plt+0x3888>
  404ed0:	mov	x20, x0
  404ed4:	cmp	x2, x21
  404ed8:	b.eq	404eb0 <ferror@plt+0x38d0>  // b.none
  404edc:	mov	x0, x2
  404ee0:	mov	w24, #0x0                   	// #0
  404ee4:	bl	404140 <ferror@plt+0x2b60>
  404ee8:	b	404e74 <ferror@plt+0x3894>
  404eec:	cmp	x0, x1
  404ef0:	b.eq	404f48 <ferror@plt+0x3968>  // b.none
  404ef4:	stp	x29, x30, [sp, #-32]!
  404ef8:	mov	x29, sp
  404efc:	stp	x19, x20, [sp, #16]
  404f00:	mov	x19, x1
  404f04:	mov	x20, x0
  404f08:	ldr	x1, [x1, #24]
  404f0c:	bl	404140 <ferror@plt+0x2b60>
  404f10:	ldrb	w0, [x19, #40]
  404f14:	ldr	x1, [x19]
  404f18:	ldr	x2, [x19, #24]
  404f1c:	strb	w0, [x20, #40]
  404f20:	ldr	x0, [x19, #8]
  404f24:	str	x0, [x20, #8]
  404f28:	ldr	x0, [x19, #16]
  404f2c:	str	x0, [x20, #16]
  404f30:	str	x2, [x20, #24]
  404f34:	lsl	x2, x2, #2
  404f38:	ldr	x0, [x20]
  404f3c:	ldp	x19, x20, [sp, #16]
  404f40:	ldp	x29, x30, [sp], #32
  404f44:	b	401280 <memcpy@plt>
  404f48:	ret
  404f4c:	stp	x29, x30, [sp, #-160]!
  404f50:	mov	x29, sp
  404f54:	ldr	x7, [x1, #24]
  404f58:	stp	x19, x20, [sp, #16]
  404f5c:	mov	x20, x0
  404f60:	stp	x21, x22, [sp, #32]
  404f64:	stp	x23, x24, [sp, #48]
  404f68:	mov	x23, x2
  404f6c:	stp	x25, x26, [sp, #64]
  404f70:	stp	x27, x28, [sp, #80]
  404f74:	cbnz	x7, 404f8c <ferror@plt+0x39ac>
  404f78:	mov	x1, x0
  404f7c:	mov	x0, x2
  404f80:	bl	404eec <ferror@plt+0x390c>
  404f84:	mov	w0, #0x0                   	// #0
  404f88:	b	405284 <ferror@plt+0x3ca4>
  404f8c:	ldr	x2, [x0, #24]
  404f90:	mov	x19, x1
  404f94:	mov	x21, x3
  404f98:	cbnz	x2, 404fb8 <ferror@plt+0x39d8>
  404f9c:	mov	x0, x23
  404fa0:	bl	404eec <ferror@plt+0x390c>
  404fa4:	ldrb	w0, [x19, #40]
  404fa8:	cmp	x0, x21
  404fac:	cset	w0, ne  // ne = any
  404fb0:	strb	w0, [x23, #40]
  404fb4:	b	404f84 <ferror@plt+0x39a4>
  404fb8:	ldrb	w1, [x1, #40]
  404fbc:	cmp	x1, x3
  404fc0:	cset	w1, ne  // ne = any
  404fc4:	str	w1, [sp, #124]
  404fc8:	ldrb	w1, [x0, #40]
  404fcc:	str	w1, [sp, #120]
  404fd0:	bl	403e14 <ferror@plt+0x2834>
  404fd4:	mov	x6, x0
  404fd8:	mov	x0, x19
  404fdc:	bl	403e14 <ferror@plt+0x2834>
  404fe0:	ldr	x5, [x19, #8]
  404fe4:	ldr	x3, [x20, #8]
  404fe8:	ldr	w8, [sp, #124]
  404fec:	cmp	x5, x3
  404ff0:	csel	x1, x5, x3, ls  // ls = plast
  404ff4:	csel	x24, x5, x3, cs  // cs = hs, nlast
  404ff8:	cmp	x6, x0
  404ffc:	sub	x4, x24, x1
  405000:	csel	x25, x6, x0, cs  // cs = hs, nlast
  405004:	str	x1, [sp, #104]
  405008:	add	x1, x25, x24
  40500c:	str	x1, [sp, #112]
  405010:	ldr	w1, [sp, #120]
  405014:	cmp	w1, w8
  405018:	b.eq	405210 <ferror@plt+0x3c30>  // b.none
  40501c:	cmp	x6, x0
  405020:	b.eq	4051c8 <ferror@plt+0x3be8>  // b.none
  405024:	cset	w22, cc  // cc = lo, ul, last
  405028:	cbz	w22, 40521c <ferror@plt+0x3c3c>
  40502c:	ldr	x27, [x19]
  405030:	ldr	x25, [x20]
  405034:	ldr	x21, [x19, #24]
  405038:	ldr	x26, [x20, #24]
  40503c:	strb	wzr, [sp, #159]
  405040:	ldr	x28, [x23]
  405044:	cbz	x4, 40508c <ferror@plt+0x3aac>
  405048:	ldr	x0, [x19, #8]
  40504c:	ldr	x1, [x20, #8]
  405050:	cmp	x1, x0
  405054:	cset	w0, hi  // hi = pmore
  405058:	cmp	w0, w22
  40505c:	b.eq	405234 <ferror@plt+0x3c54>  // b.none
  405060:	lsl	x2, x4, #2
  405064:	mov	x1, x27
  405068:	mov	x0, x28
  40506c:	stp	x2, x4, [sp, #128]
  405070:	bl	401280 <memcpy@plt>
  405074:	ldp	x2, x4, [sp, #128]
  405078:	ldr	x0, [sp, #104]
  40507c:	sub	x0, x0, x24
  405080:	add	x27, x27, x2
  405084:	add	x21, x21, x0
  405088:	add	x28, x28, x4, lsl #2
  40508c:	ldp	w0, w1, [sp, #120]
  405090:	cmp	x21, x26
  405094:	csel	x9, x21, x26, ls  // ls = plast
  405098:	cmp	w0, w1
  40509c:	b.eq	40542c <ferror@plt+0x3e4c>  // b.none
  4050a0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4050a4:	ldrb	w8, [sp, #159]
  4050a8:	mov	w10, #0xca00                	// #51712
  4050ac:	mov	w2, #0x0                   	// #0
  4050b0:	ldr	x1, [x0, #592]
  4050b4:	movk	w10, #0x3b9a, lsl #16
  4050b8:	mov	x0, #0x0                   	// #0
  4050bc:	ldr	w11, [x1, #1128]
  4050c0:	ldr	w4, [x1, #1132]
  4050c4:	cmp	w11, w4
  4050c8:	b.eq	4052fc <ferror@plt+0x3d1c>  // b.none
  4050cc:	cbz	w2, 4050d4 <ferror@plt+0x3af4>
  4050d0:	strb	w8, [sp, #159]
  4050d4:	ldrb	w4, [sp, #159]
  4050d8:	mov	w9, #0xca00                	// #51712
  4050dc:	mov	w2, #0x0                   	// #0
  4050e0:	movk	w9, #0x3b9a, lsl #16
  4050e4:	ldr	w10, [x1, #1128]
  4050e8:	ldr	w8, [x1, #1132]
  4050ec:	cmp	w10, w8
  4050f0:	b.eq	405334 <ferror@plt+0x3d54>  // b.none
  4050f4:	cbz	w2, 4050fc <ferror@plt+0x3b1c>
  4050f8:	strb	w4, [sp, #159]
  4050fc:	ldrb	w4, [sp, #159]
  405100:	mov	w7, #0xca00                	// #51712
  405104:	mov	w2, #0x0                   	// #0
  405108:	movk	w7, #0x3b9a, lsl #16
  40510c:	ldr	w8, [x1, #1128]
  405110:	ldr	w6, [x1, #1132]
  405114:	cmp	w8, w6
  405118:	b.eq	405368 <ferror@plt+0x3d88>  // b.none
  40511c:	cbz	w2, 405124 <ferror@plt+0x3b44>
  405120:	strb	w4, [sp, #159]
  405124:	ldr	x3, [sp, #104]
  405128:	ldrsb	w2, [sp, #159]
  40512c:	sub	x21, x3, x24
  405130:	ldrb	w4, [sp, #159]
  405134:	ldr	x3, [sp, #112]
  405138:	cmp	w2, #0x0
  40513c:	mov	w2, #0xca00                	// #51712
  405140:	movk	w2, #0x3b9a, lsl #16
  405144:	csel	w2, w2, wzr, ne  // ne = any
  405148:	sub	w2, w2, w4
  40514c:	add	x21, x21, x3
  405150:	ldr	w5, [x1, #1128]
  405154:	ldr	w4, [x1, #1132]
  405158:	cmp	w5, w4
  40515c:	b.eq	405398 <ferror@plt+0x3db8>  // b.none
  405160:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405164:	ldr	x0, [x0, #592]
  405168:	ldr	w1, [x0, #1128]
  40516c:	ldr	w0, [x0, #1132]
  405170:	cmp	w1, w0
  405174:	b.ne	4051ac <ferror@plt+0x3bcc>  // b.any
  405178:	ldrb	w0, [x20, #40]
  40517c:	ldr	x1, [x20, #16]
  405180:	eor	w22, w22, w0
  405184:	ldr	x0, [sp, #112]
  405188:	str	x0, [x23, #24]
  40518c:	ldr	x0, [x19, #16]
  405190:	str	x24, [x23, #8]
  405194:	strb	w22, [x23, #40]
  405198:	cmp	x0, x1
  40519c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4051a0:	str	x0, [x23, #16]
  4051a4:	mov	x0, x23
  4051a8:	bl	403e2c <ferror@plt+0x284c>
  4051ac:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4051b0:	ldr	x0, [x0, #592]
  4051b4:	ldr	w1, [x0, #1128]
  4051b8:	ldr	w0, [x0, #1132]
  4051bc:	cmp	w1, w0
  4051c0:	b.ne	405280 <ferror@plt+0x3ca0>  // b.any
  4051c4:	b	404f84 <ferror@plt+0x39a4>
  4051c8:	str	x4, [sp, #128]
  4051cc:	lsl	x6, x4, #2
  4051d0:	cmp	x5, x3
  4051d4:	ldr	x1, [x19]
  4051d8:	ldr	x0, [x20]
  4051dc:	b.cs	4051fc <ferror@plt+0x3c1c>  // b.hs, b.nlast
  4051e0:	mov	x2, x7
  4051e4:	add	x0, x0, x6
  4051e8:	bl	404010 <ferror@plt+0x2a30>
  4051ec:	lsr	x22, x0, #63
  4051f0:	and	w22, w22, #0xff
  4051f4:	ldr	x4, [sp, #128]
  4051f8:	b	405028 <ferror@plt+0x3a48>
  4051fc:	add	x1, x1, x6
  405200:	bl	404010 <ferror@plt+0x2a30>
  405204:	cmp	x0, #0x0
  405208:	cset	w22, le
  40520c:	b	4051f4 <ferror@plt+0x3c14>
  405210:	ldr	x0, [sp, #112]
  405214:	add	x0, x0, #0x1
  405218:	str	x0, [sp, #112]
  40521c:	mov	w22, #0x0                   	// #0
  405220:	ldr	x25, [x19]
  405224:	ldr	x27, [x20]
  405228:	ldr	x26, [x19, #24]
  40522c:	ldr	x21, [x20, #24]
  405230:	b	40503c <ferror@plt+0x3a5c>
  405234:	ldp	w0, w1, [sp, #120]
  405238:	cmp	w0, w1
  40523c:	b.eq	4052d0 <ferror@plt+0x3cf0>  // b.none
  405240:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405244:	mov	w10, #0xca00                	// #51712
  405248:	mov	w1, #0x0                   	// #0
  40524c:	mov	w2, #0x0                   	// #0
  405250:	ldr	x8, [x0, #592]
  405254:	movk	w10, #0x3b9a, lsl #16
  405258:	mov	x0, #0x0                   	// #0
  40525c:	ldr	w11, [x8, #1128]
  405260:	ldr	w9, [x8, #1132]
  405264:	cmp	w11, w9
  405268:	b.eq	4052a0 <ferror@plt+0x3cc0>  // b.none
  40526c:	cbz	w1, 405274 <ferror@plt+0x3c94>
  405270:	strb	w2, [sp, #159]
  405274:	ldr	w0, [x8, #1128]
  405278:	cmp	w9, w0
  40527c:	b.eq	4052e8 <ferror@plt+0x3d08>  // b.none
  405280:	mov	w0, #0x8                   	// #8
  405284:	ldp	x19, x20, [sp, #16]
  405288:	ldp	x21, x22, [sp, #32]
  40528c:	ldp	x23, x24, [sp, #48]
  405290:	ldp	x25, x26, [sp, #64]
  405294:	ldp	x27, x28, [sp, #80]
  405298:	ldp	x29, x30, [sp], #160
  40529c:	ret
  4052a0:	cmp	x0, x4
  4052a4:	b.eq	40526c <ferror@plt+0x3c8c>  // b.none
  4052a8:	ldr	w1, [x25, x0, lsl #2]
  4052ac:	add	w1, w2, w1
  4052b0:	cmp	w1, #0x0
  4052b4:	csel	w9, wzr, w10, le
  4052b8:	cset	w2, gt
  4052bc:	sub	w1, w9, w1
  4052c0:	str	w1, [x28, x0, lsl #2]
  4052c4:	add	x0, x0, #0x1
  4052c8:	mov	w1, #0x1                   	// #1
  4052cc:	b	40525c <ferror@plt+0x3c7c>
  4052d0:	lsl	x2, x4, #2
  4052d4:	mov	x1, x25
  4052d8:	mov	x0, x28
  4052dc:	str	x4, [sp, #128]
  4052e0:	bl	401280 <memcpy@plt>
  4052e4:	ldr	x4, [sp, #128]
  4052e8:	add	x25, x25, x4, lsl #2
  4052ec:	ldr	x0, [sp, #104]
  4052f0:	sub	x0, x0, x24
  4052f4:	add	x26, x26, x0
  4052f8:	b	405088 <ferror@plt+0x3aa8>
  4052fc:	cmp	x0, x9
  405300:	b.eq	4050cc <ferror@plt+0x3aec>  // b.none
  405304:	ldr	w4, [x25, x0, lsl #2]
  405308:	ldr	w2, [x27, x0, lsl #2]
  40530c:	add	w4, w8, w4
  405310:	cmp	w2, w4
  405314:	cset	w8, lt  // lt = tstop
  405318:	b.ge	405320 <ferror@plt+0x3d40>  // b.tcont
  40531c:	add	w2, w2, w10
  405320:	sub	w2, w2, w4
  405324:	str	w2, [x28, x0, lsl #2]
  405328:	add	x0, x0, #0x1
  40532c:	mov	w2, #0x1                   	// #1
  405330:	b	4050bc <ferror@plt+0x3adc>
  405334:	cmp	x0, x21
  405338:	b.cs	4050f4 <ferror@plt+0x3b14>  // b.hs, b.nlast
  40533c:	ldr	w2, [x27, x0, lsl #2]
  405340:	mov	w8, w4
  405344:	cmp	w2, w4
  405348:	cset	w4, lt  // lt = tstop
  40534c:	b.ge	405354 <ferror@plt+0x3d74>  // b.tcont
  405350:	add	w2, w2, w9
  405354:	sub	w2, w2, w8
  405358:	str	w2, [x28, x0, lsl #2]
  40535c:	add	x0, x0, #0x1
  405360:	mov	w2, #0x1                   	// #1
  405364:	b	4050e4 <ferror@plt+0x3b04>
  405368:	cmp	x0, x26
  40536c:	b.cs	40511c <ferror@plt+0x3b3c>  // b.hs, b.nlast
  405370:	ldr	w2, [x25, x0, lsl #2]
  405374:	add	w2, w4, w2
  405378:	cmp	w2, #0x0
  40537c:	csel	w6, wzr, w7, le
  405380:	cset	w4, gt
  405384:	sub	w2, w6, w2
  405388:	str	w2, [x28, x0, lsl #2]
  40538c:	add	x0, x0, #0x1
  405390:	mov	w2, #0x1                   	// #1
  405394:	b	40510c <ferror@plt+0x3b2c>
  405398:	cmp	x21, x0
  40539c:	b.ls	405160 <ferror@plt+0x3b80>  // b.plast
  4053a0:	str	w2, [x28, x0, lsl #2]
  4053a4:	add	x0, x0, #0x1
  4053a8:	b	405150 <ferror@plt+0x3b70>
  4053ac:	ldr	w1, [x25, x4, lsl #2]
  4053b0:	add	x2, sp, #0x9f
  4053b4:	ldr	w0, [x27, x4, lsl #2]
  4053b8:	bl	403e9c <ferror@plt+0x28bc>
  4053bc:	str	w0, [x28, x4, lsl #2]
  4053c0:	add	x4, x4, #0x1
  4053c4:	ldr	x0, [x8]
  4053c8:	ldr	w1, [x0, #1128]
  4053cc:	ldr	w0, [x0, #1132]
  4053d0:	cmp	w1, w0
  4053d4:	b.ne	4053e0 <ferror@plt+0x3e00>  // b.any
  4053d8:	cmp	x4, x9
  4053dc:	b.ne	4053ac <ferror@plt+0x3dcc>  // b.any
  4053e0:	ldr	x0, [x8]
  4053e4:	ldr	w1, [x0, #1128]
  4053e8:	ldr	w0, [x0, #1132]
  4053ec:	cmp	w1, w0
  4053f0:	b.ne	4053fc <ferror@plt+0x3e1c>  // b.any
  4053f4:	cmp	x4, x21
  4053f8:	b.cc	40543c <ferror@plt+0x3e5c>  // b.lo, b.ul, b.last
  4053fc:	ldr	x0, [x8]
  405400:	ldr	w1, [x0, #1128]
  405404:	ldr	w0, [x0, #1132]
  405408:	cmp	w1, w0
  40540c:	b.ne	405418 <ferror@plt+0x3e38>  // b.any
  405410:	cmp	x4, x26
  405414:	b.cc	405458 <ferror@plt+0x3e78>  // b.lo, b.ul, b.last
  405418:	ldr	x0, [sp, #104]
  40541c:	sub	x21, x0, x24
  405420:	ldr	x0, [sp, #112]
  405424:	add	x21, x21, x0
  405428:	b	40548c <ferror@plt+0x3eac>
  40542c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405430:	mov	x4, #0x0                   	// #0
  405434:	add	x8, x0, #0x250
  405438:	b	4053c4 <ferror@plt+0x3de4>
  40543c:	ldr	w0, [x27, x4, lsl #2]
  405440:	add	x2, sp, #0x9f
  405444:	mov	w1, #0x0                   	// #0
  405448:	bl	403e9c <ferror@plt+0x28bc>
  40544c:	str	w0, [x28, x4, lsl #2]
  405450:	add	x4, x4, #0x1
  405454:	b	4053e0 <ferror@plt+0x3e00>
  405458:	ldr	w1, [x25, x4, lsl #2]
  40545c:	add	x2, sp, #0x9f
  405460:	mov	w0, #0x0                   	// #0
  405464:	bl	403e9c <ferror@plt+0x28bc>
  405468:	str	w0, [x28, x4, lsl #2]
  40546c:	add	x4, x4, #0x1
  405470:	b	4053fc <ferror@plt+0x3e1c>
  405474:	add	x2, sp, #0x9f
  405478:	mov	w1, #0x0                   	// #0
  40547c:	mov	w0, #0x0                   	// #0
  405480:	bl	403e9c <ferror@plt+0x28bc>
  405484:	str	w0, [x28, x4, lsl #2]
  405488:	add	x4, x4, #0x1
  40548c:	ldr	x0, [x8]
  405490:	ldr	w1, [x0, #1128]
  405494:	ldr	w0, [x0, #1132]
  405498:	cmp	w1, w0
  40549c:	b.ne	405160 <ferror@plt+0x3b80>  // b.any
  4054a0:	cmp	x21, x4
  4054a4:	b.hi	405474 <ferror@plt+0x3e94>  // b.pmore
  4054a8:	b	405160 <ferror@plt+0x3b80>
  4054ac:	stp	x29, x30, [sp, #-48]!
  4054b0:	mov	x29, sp
  4054b4:	stp	x19, x20, [sp, #16]
  4054b8:	mov	x19, x2
  4054bc:	ldr	x2, [x0, #24]
  4054c0:	stp	x21, x22, [sp, #32]
  4054c4:	mov	x21, x0
  4054c8:	cmp	x2, x1
  4054cc:	b.ls	40552c <ferror@plt+0x3f4c>  // b.plast
  4054d0:	ldr	x0, [x0]
  4054d4:	sub	x2, x2, x1
  4054d8:	lsl	x22, x1, #2
  4054dc:	str	x1, [x19, #24]
  4054e0:	stp	xzr, xzr, [x3, #8]
  4054e4:	mov	x20, x3
  4054e8:	add	x1, x0, x1, lsl #2
  4054ec:	ldr	x0, [x3]
  4054f0:	stp	xzr, xzr, [x19, #8]
  4054f4:	str	x2, [x3, #24]
  4054f8:	lsl	x2, x2, #2
  4054fc:	bl	401280 <memcpy@plt>
  405500:	ldr	x0, [x19]
  405504:	mov	x2, x22
  405508:	ldr	x1, [x21]
  40550c:	bl	401280 <memcpy@plt>
  405510:	mov	x0, x20
  405514:	bl	403e2c <ferror@plt+0x284c>
  405518:	mov	x0, x19
  40551c:	ldp	x19, x20, [sp, #16]
  405520:	ldp	x21, x22, [sp, #32]
  405524:	ldp	x29, x30, [sp], #48
  405528:	b	403e2c <ferror@plt+0x284c>
  40552c:	mov	x1, x0
  405530:	mov	x0, x19
  405534:	bl	404eec <ferror@plt+0x390c>
  405538:	b	405518 <ferror@plt+0x3f38>
  40553c:	stp	x29, x30, [sp, #-32]!
  405540:	mov	x29, sp
  405544:	stp	x19, x20, [sp, #16]
  405548:	mov	x19, x1
  40554c:	mov	x20, x0
  405550:	ldr	x1, [x1, #24]
  405554:	bl	404dcc <ferror@plt+0x37ec>
  405558:	mov	x1, x19
  40555c:	mov	x0, x20
  405560:	ldp	x19, x20, [sp, #16]
  405564:	ldp	x29, x30, [sp], #32
  405568:	b	404eec <ferror@plt+0x390c>
  40556c:	ldr	x0, [x0, #16]
  405570:	ret
  405574:	ldr	x1, [x0, #24]
  405578:	cbz	x1, 4055fc <ferror@plt+0x401c>
  40557c:	stp	x29, x30, [sp, #-16]!
  405580:	mov	x4, x0
  405584:	mov	x29, sp
  405588:	ldr	x2, [x0, #8]
  40558c:	cmp	x2, x1
  405590:	b.ne	4055f0 <ferror@plt+0x4010>  // b.any
  405594:	bl	403e70 <ferror@plt+0x2890>
  405598:	ldr	x2, [x4, #16]
  40559c:	mov	x3, #0x9                   	// #9
  4055a0:	udiv	x1, x2, x3
  4055a4:	add	x1, x1, x1, lsl #3
  4055a8:	subs	x2, x2, x1
  4055ac:	ldr	x1, [x4]
  4055b0:	csel	x2, x2, x3, ne  // ne = any
  4055b4:	mov	x4, #0xa                   	// #10
  4055b8:	add	x1, x1, x0, lsl #2
  4055bc:	ldursw	x3, [x1, #-4]
  4055c0:	mov	x1, #0x1                   	// #1
  4055c4:	cbnz	x3, 4055e4 <ferror@plt+0x4004>
  4055c8:	add	x0, x0, x0, lsl #3
  4055cc:	add	x1, x2, x1
  4055d0:	sub	x0, x0, #0x13
  4055d4:	add	x1, x0, x1
  4055d8:	mov	x0, x1
  4055dc:	ldp	x29, x30, [sp], #16
  4055e0:	ret
  4055e4:	udiv	x3, x3, x4
  4055e8:	add	x1, x1, #0x1
  4055ec:	b	4055c4 <ferror@plt+0x3fe4>
  4055f0:	bl	404a64 <ferror@plt+0x3484>
  4055f4:	ldr	x1, [x4, #16]
  4055f8:	b	4055d4 <ferror@plt+0x3ff4>
  4055fc:	mov	x0, x1
  405600:	ret
  405604:	ldrb	w2, [x0, #40]
  405608:	cbz	w2, 405618 <ferror@plt+0x4038>
  40560c:	mov	x1, #0x0                   	// #0
  405610:	mov	w0, #0x0                   	// #0
  405614:	b	402510 <ferror@plt+0xf30>
  405618:	ldr	x6, [x0, #8]
  40561c:	mov	x5, #0xca00                	// #51712
  405620:	ldr	x3, [x0, #24]
  405624:	mov	x2, #0x0                   	// #0
  405628:	movk	x5, #0x3b9a, lsl #16
  40562c:	cmp	x6, x3
  405630:	b.cc	405640 <ferror@plt+0x4060>  // b.lo, b.ul, b.last
  405634:	mov	w0, #0x0                   	// #0
  405638:	str	x2, [x1]
  40563c:	ret
  405640:	mul	x4, x2, x5
  405644:	udiv	x7, x4, x5
  405648:	cmp	x7, x2
  40564c:	b.eq	40565c <ferror@plt+0x407c>  // b.none
  405650:	mov	x1, #0x0                   	// #0
  405654:	mov	w0, #0x2                   	// #2
  405658:	b	405614 <ferror@plt+0x4034>
  40565c:	ldr	x2, [x0]
  405660:	sub	x3, x3, #0x1
  405664:	ldrsw	x2, [x2, x3, lsl #2]
  405668:	adds	x2, x2, x4
  40566c:	b.cc	40562c <ferror@plt+0x404c>  // b.lo, b.ul, b.last
  405670:	b	405650 <ferror@plt+0x4070>
  405674:	stp	x29, x30, [sp, #-32]!
  405678:	mov	x29, sp
  40567c:	stp	x19, x20, [sp, #16]
  405680:	mov	x19, x1
  405684:	ldr	x1, [x1, #8]
  405688:	cbz	x1, 4056a0 <ferror@plt+0x40c0>
  40568c:	ldp	x19, x20, [sp, #16]
  405690:	mov	x1, #0x0                   	// #0
  405694:	ldp	x29, x30, [sp], #32
  405698:	mov	w0, #0x1                   	// #1
  40569c:	b	402510 <ferror@plt+0xf30>
  4056a0:	mov	x4, x0
  4056a4:	mov	x20, x3
  4056a8:	mov	x0, x2
  4056ac:	mov	x1, x4
  4056b0:	bl	404eec <ferror@plt+0x390c>
  4056b4:	mov	x1, x20
  4056b8:	mov	x0, x19
  4056bc:	ldp	x19, x20, [sp, #16]
  4056c0:	ldp	x29, x30, [sp], #32
  4056c4:	b	405604 <ferror@plt+0x4024>
  4056c8:	stp	x29, x30, [sp, #-48]!
  4056cc:	mov	x29, sp
  4056d0:	add	x3, sp, #0x28
  4056d4:	str	x19, [sp, #16]
  4056d8:	mov	x19, x2
  4056dc:	str	xzr, [sp, #40]
  4056e0:	bl	405674 <ferror@plt+0x4094>
  4056e4:	cbnz	w0, 4056fc <ferror@plt+0x411c>
  4056e8:	ldr	x1, [x19, #24]
  4056ec:	cbz	x1, 4056fc <ferror@plt+0x411c>
  4056f0:	ldr	x1, [sp, #40]
  4056f4:	mov	x0, x19
  4056f8:	bl	40463c <ferror@plt+0x305c>
  4056fc:	ldr	x19, [sp, #16]
  405700:	ldp	x29, x30, [sp], #48
  405704:	ret
  405708:	stp	x29, x30, [sp, #-48]!
  40570c:	mov	x29, sp
  405710:	add	x3, sp, #0x28
  405714:	str	x19, [sp, #16]
  405718:	mov	x19, x2
  40571c:	str	xzr, [sp, #40]
  405720:	bl	405674 <ferror@plt+0x4094>
  405724:	cbnz	w0, 405734 <ferror@plt+0x4154>
  405728:	ldr	x1, [sp, #40]
  40572c:	mov	x0, x19
  405730:	bl	4047bc <ferror@plt+0x31dc>
  405734:	ldr	x19, [sp, #16]
  405738:	ldp	x29, x30, [sp], #48
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-48]!
  405744:	mov	x29, sp
  405748:	add	x3, sp, #0x28
  40574c:	stp	x19, x20, [sp, #16]
  405750:	mov	x19, x2
  405754:	str	xzr, [sp, #40]
  405758:	bl	405674 <ferror@plt+0x4094>
  40575c:	mov	w20, w0
  405760:	cbnz	w0, 405780 <ferror@plt+0x41a0>
  405764:	ldr	x0, [x19, #16]
  405768:	ldr	x1, [sp, #40]
  40576c:	cmp	x0, x1
  405770:	b.ls	405790 <ferror@plt+0x41b0>  // b.plast
  405774:	sub	x1, x0, x1
  405778:	mov	x0, x19
  40577c:	bl	404c78 <ferror@plt+0x3698>
  405780:	mov	w0, w20
  405784:	ldp	x19, x20, [sp, #16]
  405788:	ldp	x29, x30, [sp], #48
  40578c:	ret
  405790:	b.cs	405780 <ferror@plt+0x41a0>  // b.hs, b.nlast
  405794:	sub	x1, x1, x0
  405798:	mov	x0, x19
  40579c:	bl	404580 <ferror@plt+0x2fa0>
  4057a0:	b	405780 <ferror@plt+0x41a0>
  4057a4:	stp	xzr, xzr, [x0, #8]
  4057a8:	str	xzr, [x0, #24]
  4057ac:	strb	wzr, [x0, #40]
  4057b0:	cbz	x1, 405818 <ferror@plt+0x4238>
  4057b4:	stp	x29, x30, [sp, #-32]!
  4057b8:	mov	x29, sp
  4057bc:	stp	x19, x20, [sp, #16]
  4057c0:	mov	x19, x0
  4057c4:	mov	x20, x1
  4057c8:	mov	x1, #0x21                  	// #33
  4057cc:	bl	404140 <ferror@plt+0x2b60>
  4057d0:	ldr	x5, [x19]
  4057d4:	mov	x2, #0xca00                	// #51712
  4057d8:	mov	x3, #0xc9ff                	// #51711
  4057dc:	mov	x0, #0x0                   	// #0
  4057e0:	movk	x2, #0x3b9a, lsl #16
  4057e4:	movk	x3, #0x3b9a, lsl #16
  4057e8:	udiv	x1, x20, x2
  4057ec:	msub	x4, x1, x2, x20
  4057f0:	str	w4, [x5, x0, lsl #2]
  4057f4:	mov	x4, x20
  4057f8:	add	x0, x0, #0x1
  4057fc:	mov	x20, x1
  405800:	cmp	x4, x3
  405804:	b.hi	4057e8 <ferror@plt+0x4208>  // b.pmore
  405808:	str	x0, [x19, #24]
  40580c:	ldp	x19, x20, [sp, #16]
  405810:	ldp	x29, x30, [sp], #32
  405814:	ret
  405818:	ret
  40581c:	stp	x29, x30, [sp, #-32]!
  405820:	mov	x29, sp
  405824:	stp	x19, x20, [sp, #16]
  405828:	mov	x19, x0
  40582c:	mov	x20, x1
  405830:	mov	x1, #0x4                   	// #4
  405834:	bl	404dcc <ferror@plt+0x37ec>
  405838:	mov	x1, x20
  40583c:	mov	x0, x19
  405840:	ldp	x19, x20, [sp, #16]
  405844:	ldp	x29, x30, [sp], #32
  405848:	b	4057a4 <ferror@plt+0x41c4>
  40584c:	stp	x29, x30, [sp, #-16]!
  405850:	mov	x3, x1
  405854:	mov	x29, sp
  405858:	ldr	x4, [x0, #8]
  40585c:	bl	403e14 <ferror@plt+0x2834>
  405860:	mov	x2, x0
  405864:	mov	x0, x3
  405868:	bl	403e14 <ferror@plt+0x2834>
  40586c:	cmp	x2, x0
  405870:	csel	x1, x2, x0, cs  // cs = hs, nlast
  405874:	ldr	x0, [x3, #8]
  405878:	cmp	x0, x4
  40587c:	csel	x0, x0, x4, cs  // cs = hs, nlast
  405880:	bl	402770 <ferror@plt+0x1190>
  405884:	ldp	x29, x30, [sp], #16
  405888:	mov	x1, #0x1                   	// #1
  40588c:	b	402770 <ferror@plt+0x1190>
  405890:	stp	x29, x30, [sp, #-48]!
  405894:	mov	x29, sp
  405898:	stp	x19, x20, [sp, #16]
  40589c:	mov	x20, x0
  4058a0:	mov	x19, x1
  4058a4:	ldr	x0, [x0, #8]
  4058a8:	stp	x21, x22, [sp, #32]
  4058ac:	mov	x22, x2
  4058b0:	ldr	x1, [x1, #8]
  4058b4:	bl	402770 <ferror@plt+0x1190>
  4058b8:	mov	x21, x0
  4058bc:	mov	x1, #0x8                   	// #8
  4058c0:	mov	x0, x22
  4058c4:	bl	402770 <ferror@plt+0x1190>
  4058c8:	mov	x1, #0x9                   	// #9
  4058cc:	udiv	x0, x0, x1
  4058d0:	mov	x1, #0x1                   	// #1
  4058d4:	cmp	x0, x21
  4058d8:	csel	x0, x0, x21, cs  // cs = hs, nlast
  4058dc:	bl	402770 <ferror@plt+0x1190>
  4058e0:	mov	x21, x0
  4058e4:	mov	x0, x20
  4058e8:	bl	403e14 <ferror@plt+0x2834>
  4058ec:	mov	x2, x0
  4058f0:	mov	x0, x19
  4058f4:	bl	403e14 <ferror@plt+0x2834>
  4058f8:	mov	x1, x0
  4058fc:	mov	x0, x2
  405900:	bl	402770 <ferror@plt+0x1190>
  405904:	mov	x1, x21
  405908:	ldp	x19, x20, [sp, #16]
  40590c:	ldp	x21, x22, [sp, #32]
  405910:	ldp	x29, x30, [sp], #48
  405914:	b	402770 <ferror@plt+0x1190>
  405918:	stp	x29, x30, [sp, #-320]!
  40591c:	mov	x29, sp
  405920:	stp	x21, x22, [sp, #32]
  405924:	mov	x21, x0
  405928:	ldr	x0, [x1, #24]
  40592c:	stp	x19, x20, [sp, #16]
  405930:	stp	x23, x24, [sp, #48]
  405934:	stp	x25, x26, [sp, #64]
  405938:	stp	x27, x28, [sp, #80]
  40593c:	cbnz	x0, 405970 <ferror@plt+0x4390>
  405940:	mov	x1, #0x0                   	// #0
  405944:	mov	w0, #0x3                   	// #3
  405948:	bl	402510 <ferror@plt+0xf30>
  40594c:	mov	w26, w0
  405950:	mov	w0, w26
  405954:	ldp	x19, x20, [sp, #16]
  405958:	ldp	x21, x22, [sp, #32]
  40595c:	ldp	x23, x24, [sp, #48]
  405960:	ldp	x25, x26, [sp, #64]
  405964:	ldp	x27, x28, [sp, #80]
  405968:	ldp	x29, x30, [sp], #320
  40596c:	ret
  405970:	mov	x20, x1
  405974:	mov	x19, x2
  405978:	ldr	x1, [x21, #24]
  40597c:	mov	x22, x3
  405980:	cbnz	x1, 405998 <ferror@plt+0x43b8>
  405984:	stp	xzr, x3, [x2, #8]
  405988:	str	xzr, [x2, #24]
  40598c:	strb	wzr, [x2, #40]
  405990:	mov	w26, #0x0                   	// #0
  405994:	b	405950 <ferror@plt+0x4370>
  405998:	cmp	x0, #0x1
  40599c:	b.ne	4059dc <ferror@plt+0x43fc>  // b.any
  4059a0:	ldr	x1, [x20, #8]
  4059a4:	cbnz	x1, 4059dc <ferror@plt+0x43fc>
  4059a8:	ldr	x1, [x20]
  4059ac:	ldr	w1, [x1]
  4059b0:	cmp	w1, #0x1
  4059b4:	b.ne	4059dc <ferror@plt+0x43fc>  // b.any
  4059b8:	mov	x1, x21
  4059bc:	mov	x0, x2
  4059c0:	bl	404eec <ferror@plt+0x390c>
  4059c4:	ldrb	w3, [x20, #40]
  4059c8:	mov	x1, x22
  4059cc:	ldrb	w2, [x21, #40]
  4059d0:	mov	x0, x19
  4059d4:	bl	404d54 <ferror@plt+0x3774>
  4059d8:	b	405990 <ferror@plt+0x43b0>
  4059dc:	ldr	x1, [x21, #8]
  4059e0:	cbnz	x1, 405a2c <ferror@plt+0x444c>
  4059e4:	ldr	x1, [x20, #8]
  4059e8:	orr	x1, x22, x1
  4059ec:	cbnz	x1, 405a2c <ferror@plt+0x444c>
  4059f0:	cmp	x0, #0x1
  4059f4:	b.ne	405a2c <ferror@plt+0x444c>  // b.any
  4059f8:	ldr	x0, [x20]
  4059fc:	add	x3, sp, #0x110
  405a00:	mov	x2, x19
  405a04:	ldrsw	x1, [x0]
  405a08:	mov	x0, x21
  405a0c:	bl	403f7c <ferror@plt+0x299c>
  405a10:	mov	w26, w0
  405a14:	ldrb	w3, [x20, #40]
  405a18:	mov	x0, x19
  405a1c:	ldrb	w2, [x21, #40]
  405a20:	mov	x1, #0x0                   	// #0
  405a24:	bl	404d54 <ferror@plt+0x3774>
  405a28:	b	405950 <ferror@plt+0x4370>
  405a2c:	mov	x2, x22
  405a30:	mov	x1, x20
  405a34:	mov	x0, x21
  405a38:	bl	405890 <ferror@plt+0x42b0>
  405a3c:	mov	x1, x0
  405a40:	add	x0, sp, #0xb0
  405a44:	bl	404dcc <ferror@plt+0x37ec>
  405a48:	mov	x1, x21
  405a4c:	add	x0, sp, #0xb0
  405a50:	bl	404eec <ferror@plt+0x390c>
  405a54:	add	x0, sp, #0xe0
  405a58:	mov	x1, x20
  405a5c:	bl	40553c <ferror@plt+0x3f5c>
  405a60:	ldr	x23, [x20, #24]
  405a64:	ldr	x0, [sp, #200]
  405a68:	cmp	x0, x23
  405a6c:	b.cs	405a9c <ferror@plt+0x44bc>  // b.hs, b.nlast
  405a70:	mov	x1, #0x2                   	// #2
  405a74:	mov	x0, x23
  405a78:	bl	402770 <ferror@plt+0x1190>
  405a7c:	mov	x1, x0
  405a80:	add	x0, sp, #0xb0
  405a84:	bl	404140 <ferror@plt+0x2b60>
  405a88:	ldr	x1, [sp, #200]
  405a8c:	add	x0, sp, #0xb0
  405a90:	sub	x1, x23, x1
  405a94:	add	x1, x1, x1, lsl #3
  405a98:	bl	404580 <ferror@plt+0x2fa0>
  405a9c:	ldr	x0, [sp, #184]
  405aa0:	ldr	x1, [x20, #16]
  405aa4:	add	x0, x0, x0, lsl #3
  405aa8:	str	x0, [sp, #192]
  405aac:	add	x0, sp, #0xb0
  405ab0:	bl	404580 <ferror@plt+0x2fa0>
  405ab4:	ldr	x0, [x20, #16]
  405ab8:	mov	x1, #0x8                   	// #8
  405abc:	bl	402770 <ferror@plt+0x1190>
  405ac0:	mov	x1, #0x9                   	// #9
  405ac4:	udiv	x1, x0, x1
  405ac8:	ldr	x0, [sp, #184]
  405acc:	sub	x0, x0, x1
  405ad0:	str	x0, [sp, #184]
  405ad4:	add	x0, x0, x0, lsl #3
  405ad8:	str	x0, [sp, #192]
  405adc:	cmp	x0, x22
  405ae0:	b.cs	405afc <ferror@plt+0x451c>  // b.hs, b.nlast
  405ae4:	add	x0, sp, #0xb0
  405ae8:	mov	x1, x22
  405aec:	bl	404580 <ferror@plt+0x2fa0>
  405af0:	ldr	x0, [sp, #184]
  405af4:	add	x0, x0, x0, lsl #3
  405af8:	str	x0, [sp, #192]
  405afc:	ldp	x1, x0, [sp, #200]
  405b00:	cmp	x0, x1
  405b04:	b.ne	405b1c <ferror@plt+0x453c>  // b.any
  405b08:	mov	x1, #0x1                   	// #1
  405b0c:	bl	402770 <ferror@plt+0x1190>
  405b10:	mov	x1, x0
  405b14:	add	x0, sp, #0xb0
  405b18:	bl	404140 <ferror@plt+0x2b60>
  405b1c:	ldr	x2, [sp, #176]
  405b20:	ldr	x1, [sp, #200]
  405b24:	add	x0, x1, #0x1
  405b28:	str	x0, [sp, #200]
  405b2c:	str	wzr, [x2, x1, lsl #2]
  405b30:	ldr	x1, [sp, #184]
  405b34:	cmp	x0, x1
  405b38:	b.ne	405b48 <ferror@plt+0x4568>  // b.any
  405b3c:	add	x0, sp, #0xb0
  405b40:	bl	403e70 <ferror@plt+0x2890>
  405b44:	str	x0, [sp, #200]
  405b48:	ldr	x1, [sp, #232]
  405b4c:	ldr	x0, [sp, #248]
  405b50:	cmp	x1, x0
  405b54:	b.ne	405b64 <ferror@plt+0x4584>  // b.any
  405b58:	add	x0, sp, #0xe0
  405b5c:	bl	403e70 <ferror@plt+0x2890>
  405b60:	str	x0, [sp, #248]
  405b64:	ldr	x1, [sp, #200]
  405b68:	mov	x0, x19
  405b6c:	ldr	x27, [sp, #248]
  405b70:	stp	xzr, xzr, [sp, #232]
  405b74:	sub	x25, x1, x27
  405b78:	bl	404140 <ferror@plt+0x2b60>
  405b7c:	ldr	x0, [x19]
  405b80:	mov	w1, #0x0                   	// #0
  405b84:	ldr	x2, [x19, #32]
  405b88:	lsl	x2, x2, #2
  405b8c:	bl	4013a0 <memset@plt>
  405b90:	ldr	x4, [sp, #224]
  405b94:	cmp	x27, #0x1
  405b98:	ldr	x0, [sp, #184]
  405b9c:	str	x0, [x19, #8]
  405ba0:	ldr	x0, [sp, #192]
  405ba4:	str	x0, [x19, #16]
  405ba8:	ldr	x0, [sp, #200]
  405bac:	str	x0, [x19, #24]
  405bb0:	add	x0, x4, x27, lsl #2
  405bb4:	ldursw	x0, [x0, #-4]
  405bb8:	b.ls	405dbc <ferror@plt+0x47dc>  // b.plast
  405bbc:	sub	x6, x27, #0x1
  405bc0:	sub	x1, x27, #0x2
  405bc4:	mov	w23, #0x0                   	// #0
  405bc8:	cmp	x6, x1
  405bcc:	eor	w2, w23, #0x1
  405bd0:	cset	w5, hi  // hi = pmore
  405bd4:	tst	w5, w2
  405bd8:	b.ne	405bf4 <ferror@plt+0x4614>  // b.any
  405bdc:	cbz	w23, 405ca8 <ferror@plt+0x46c8>
  405be0:	cmp	x0, #0x10, lsl #12
  405be4:	b.hi	405ca8 <ferror@plt+0x46c8>  // b.pmore
  405be8:	mov	x1, #0x1                   	// #1
  405bec:	mov	x23, #0xa                   	// #10
  405bf0:	b	405c10 <ferror@plt+0x4630>
  405bf4:	ldr	w2, [x4, x1, lsl #2]
  405bf8:	sub	x1, x1, #0x1
  405bfc:	cmp	w2, #0x0
  405c00:	cset	w23, ne  // ne = any
  405c04:	b	405bc8 <ferror@plt+0x45e8>
  405c08:	udiv	x0, x0, x23
  405c0c:	add	x1, x1, #0x1
  405c10:	cbnz	x0, 405c08 <ferror@plt+0x4628>
  405c14:	sub	x23, x23, x1
  405c18:	add	x0, sp, #0xb0
  405c1c:	mov	x1, x23
  405c20:	bl	4047bc <ferror@plt+0x31dc>
  405c24:	mov	w26, w0
  405c28:	cbnz	w0, 405ec8 <ferror@plt+0x48e8>
  405c2c:	mov	x1, x23
  405c30:	add	x0, sp, #0xe0
  405c34:	bl	4047bc <ferror@plt+0x31dc>
  405c38:	mov	w26, w0
  405c3c:	cbnz	w0, 405ec8 <ferror@plt+0x48e8>
  405c40:	ldr	x1, [sp, #200]
  405c44:	add	x0, sp, #0xb0
  405c48:	ldr	x23, [sp, #248]
  405c4c:	cmp	x23, x1
  405c50:	csel	x23, x23, x1, cs  // cs = hs, nlast
  405c54:	add	x23, x23, #0x1
  405c58:	mov	x1, x23
  405c5c:	bl	404140 <ferror@plt+0x2b60>
  405c60:	ldr	x0, [sp, #200]
  405c64:	cmp	x23, x0
  405c68:	b.ls	405c70 <ferror@plt+0x4690>  // b.plast
  405c6c:	str	x23, [sp, #200]
  405c70:	ldr	x4, [sp, #224]
  405c74:	mov	w23, #0x0                   	// #0
  405c78:	ldr	x27, [sp, #248]
  405c7c:	ldr	x25, [sp, #200]
  405c80:	sub	x6, x27, #0x1
  405c84:	add	x0, x4, x27, lsl #2
  405c88:	sub	x1, x27, #0x2
  405c8c:	sub	x25, x25, x27
  405c90:	ldursw	x0, [x0, #-4]
  405c94:	cmp	x6, x1
  405c98:	eor	w2, w23, #0x1
  405c9c:	cset	w5, hi  // hi = pmore
  405ca0:	tst	w5, w2
  405ca4:	b.ne	405da8 <ferror@plt+0x47c8>  // b.any
  405ca8:	and	x1, x23, #0xff
  405cac:	add	x0, x1, x0
  405cb0:	str	x0, [sp, #112]
  405cb4:	ldr	x1, [sp, #200]
  405cb8:	mov	x0, x19
  405cbc:	bl	404140 <ferror@plt+0x2b60>
  405cc0:	ldr	x2, [x19, #32]
  405cc4:	mov	w1, #0x0                   	// #0
  405cc8:	ldr	x0, [x19]
  405ccc:	lsl	x2, x2, #2
  405cd0:	bl	4013a0 <memset@plt>
  405cd4:	mov	x1, #0x8                   	// #8
  405cd8:	mov	x0, x22
  405cdc:	ldr	x24, [x19, #8]
  405ce0:	bl	402770 <ferror@plt+0x1190>
  405ce4:	mov	x1, #0x9                   	// #9
  405ce8:	udiv	x0, x0, x1
  405cec:	add	x1, x27, #0x1
  405cf0:	sub	x0, x24, x0
  405cf4:	str	x0, [sp, #120]
  405cf8:	add	x0, sp, #0x110
  405cfc:	bl	404dcc <ferror@plt+0x37ec>
  405d00:	lsl	x0, x27, #2
  405d04:	sub	x24, x25, #0x1
  405d08:	str	x0, [sp, #128]
  405d0c:	sub	x0, x0, #0x4
  405d10:	str	x0, [sp, #144]
  405d14:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405d18:	ldr	x0, [x0, #592]
  405d1c:	ldr	w1, [x0, #1128]
  405d20:	ldr	w0, [x0, #1132]
  405d24:	cmp	w1, w0
  405d28:	b.ne	405e38 <ferror@plt+0x4858>  // b.any
  405d2c:	ldr	x0, [sp, #120]
  405d30:	cmp	x25, x24
  405d34:	ccmp	x0, x24, #0x2, hi  // hi = pmore
  405d38:	b.hi	405e38 <ferror@plt+0x4858>  // b.pmore
  405d3c:	ldr	x0, [sp, #200]
  405d40:	cbz	x0, 405e38 <ferror@plt+0x4858>
  405d44:	ldr	x5, [sp, #176]
  405d48:	lsl	x0, x24, #2
  405d4c:	add	x1, sp, #0xe0
  405d50:	mov	x2, x27
  405d54:	str	x0, [sp, #160]
  405d58:	add	x28, x5, x24, lsl #2
  405d5c:	mov	x0, x28
  405d60:	bl	4042dc <ferror@plt+0x2cfc>
  405d64:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  405d68:	cmp	x0, x1
  405d6c:	b.eq	405e38 <ferror@plt+0x4858>  // b.none
  405d70:	ldr	x1, [sp, #128]
  405d74:	str	xzr, [sp, #104]
  405d78:	add	x1, x28, x1
  405d7c:	str	x1, [sp, #136]
  405d80:	ldr	x1, [sp, #144]
  405d84:	add	x1, x28, x1
  405d88:	str	x1, [sp, #152]
  405d8c:	tbz	x0, #63, 405dc4 <ferror@plt+0x47e4>
  405d90:	ldr	x0, [x19]
  405d94:	sub	x24, x24, #0x1
  405d98:	ldr	x1, [sp, #160]
  405d9c:	ldr	w2, [sp, #104]
  405da0:	str	w2, [x0, x1]
  405da4:	b	405d14 <ferror@plt+0x4734>
  405da8:	ldr	w2, [x4, x1, lsl #2]
  405dac:	sub	x1, x1, #0x1
  405db0:	cmp	w2, #0x0
  405db4:	cset	w23, ne  // ne = any
  405db8:	b	405c94 <ferror@plt+0x46b4>
  405dbc:	mov	w23, #0x0                   	// #0
  405dc0:	b	405ca8 <ferror@plt+0x46c8>
  405dc4:	ldr	x1, [sp, #136]
  405dc8:	ldr	x0, [sp, #152]
  405dcc:	ldr	w6, [x1]
  405dd0:	mov	w1, #0xca00                	// #51712
  405dd4:	movk	w1, #0x3b9a, lsl #16
  405dd8:	ldrsw	x0, [x0]
  405ddc:	smaddl	x6, w6, w1, x0
  405de0:	ldr	x0, [sp, #112]
  405de4:	udiv	x6, x6, x0
  405de8:	cmp	x6, #0x1
  405dec:	b.hi	405e58 <ferror@plt+0x4878>  // b.pmore
  405df0:	ldr	x1, [sp, #224]
  405df4:	mov	x2, x27
  405df8:	mov	x0, x28
  405dfc:	bl	4049b8 <ferror@plt+0x33d8>
  405e00:	mov	w26, w0
  405e04:	cbnz	w0, 405e90 <ferror@plt+0x48b0>
  405e08:	mov	x6, #0x1                   	// #1
  405e0c:	ldr	x0, [sp, #104]
  405e10:	add	x0, x0, x6
  405e14:	str	x0, [sp, #104]
  405e18:	cbz	w23, 405d90 <ferror@plt+0x47b0>
  405e1c:	add	x1, sp, #0xe0
  405e20:	mov	x2, x27
  405e24:	mov	x0, x28
  405e28:	bl	4042dc <ferror@plt+0x2cfc>
  405e2c:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  405e30:	cmp	x0, x1
  405e34:	b.ne	405d8c <ferror@plt+0x47ac>  // b.any
  405e38:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405e3c:	ldr	x0, [x0, #592]
  405e40:	ldr	w1, [x0, #1128]
  405e44:	ldr	w0, [x0, #1132]
  405e48:	cmp	w1, w0
  405e4c:	cset	w0, ne  // ne = any
  405e50:	lsl	w26, w0, #3
  405e54:	b	405e90 <ferror@plt+0x48b0>
  405e58:	add	x2, sp, #0x110
  405e5c:	mov	x1, x6
  405e60:	add	x0, sp, #0xe0
  405e64:	str	x6, [sp, #168]
  405e68:	bl	404188 <ferror@plt+0x2ba8>
  405e6c:	mov	w26, w0
  405e70:	cbnz	w0, 405e90 <ferror@plt+0x48b0>
  405e74:	ldr	x1, [sp, #272]
  405e78:	mov	x0, x28
  405e7c:	ldr	x2, [sp, #296]
  405e80:	bl	4049b8 <ferror@plt+0x33d8>
  405e84:	mov	w26, w0
  405e88:	ldr	x6, [sp, #168]
  405e8c:	cbz	w0, 405e0c <ferror@plt+0x482c>
  405e90:	add	x0, sp, #0x110
  405e94:	bl	404e0c <ferror@plt+0x382c>
  405e98:	cbnz	w26, 405ec8 <ferror@plt+0x48e8>
  405e9c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  405ea0:	ldr	x0, [x0, #592]
  405ea4:	ldr	w1, [x0, #1128]
  405ea8:	ldr	w0, [x0, #1132]
  405eac:	cmp	w1, w0
  405eb0:	b.ne	405edc <ferror@plt+0x48fc>  // b.any
  405eb4:	ldrb	w3, [x20, #40]
  405eb8:	mov	x1, x22
  405ebc:	ldrb	w2, [x21, #40]
  405ec0:	mov	x0, x19
  405ec4:	bl	404d54 <ferror@plt+0x3774>
  405ec8:	add	x0, sp, #0xe0
  405ecc:	bl	404e0c <ferror@plt+0x382c>
  405ed0:	add	x0, sp, #0xb0
  405ed4:	bl	404e0c <ferror@plt+0x382c>
  405ed8:	b	405950 <ferror@plt+0x4370>
  405edc:	mov	w26, #0x8                   	// #8
  405ee0:	b	405ec8 <ferror@plt+0x48e8>
  405ee4:	stp	x29, x30, [sp, #-16]!
  405ee8:	mov	x29, sp
  405eec:	ldr	x1, [x1, #24]
  405ef0:	ldr	x0, [x0, #24]
  405ef4:	bl	402770 <ferror@plt+0x1190>
  405ef8:	ldp	x29, x30, [sp], #16
  405efc:	mov	x1, #0x1                   	// #1
  405f00:	b	402770 <ferror@plt+0x1190>
  405f04:	ldr	x3, [x1, #8]
  405f08:	ldr	x2, [x0, #24]
  405f0c:	ldr	x0, [x0, #8]
  405f10:	sub	x2, x2, x3
  405f14:	ldr	x1, [x1, #24]
  405f18:	sub	x0, x1, x0
  405f1c:	add	x0, x2, x0
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-48]!
  405f28:	mov	x29, sp
  405f2c:	stp	x19, x20, [sp, #16]
  405f30:	mov	x19, x0
  405f34:	mov	x20, x1
  405f38:	str	x21, [sp, #32]
  405f3c:	mov	x21, x2
  405f40:	mov	x2, x3
  405f44:	bl	40584c <ferror@plt+0x426c>
  405f48:	mov	x2, x21
  405f4c:	mov	x5, x0
  405f50:	mov	x1, x20
  405f54:	mov	x0, x19
  405f58:	ldp	x19, x20, [sp, #16]
  405f5c:	adrp	x4, 404000 <ferror@plt+0x2a20>
  405f60:	ldr	x21, [sp, #32]
  405f64:	add	x4, x4, #0xf4c
  405f68:	ldp	x29, x30, [sp], #48
  405f6c:	mov	x3, #0x0                   	// #0
  405f70:	b	404e14 <ferror@plt+0x3834>
  405f74:	stp	x29, x30, [sp, #-48]!
  405f78:	mov	x29, sp
  405f7c:	stp	x19, x20, [sp, #16]
  405f80:	mov	x19, x0
  405f84:	mov	x20, x1
  405f88:	str	x21, [sp, #32]
  405f8c:	mov	x21, x2
  405f90:	mov	x2, x3
  405f94:	bl	40584c <ferror@plt+0x426c>
  405f98:	mov	x2, x21
  405f9c:	mov	x5, x0
  405fa0:	mov	x1, x20
  405fa4:	mov	x0, x19
  405fa8:	ldp	x19, x20, [sp, #16]
  405fac:	adrp	x4, 404000 <ferror@plt+0x2a20>
  405fb0:	ldr	x21, [sp, #32]
  405fb4:	add	x4, x4, #0xf4c
  405fb8:	ldp	x29, x30, [sp], #48
  405fbc:	mov	x3, #0x1                   	// #1
  405fc0:	b	404e14 <ferror@plt+0x3834>
  405fc4:	sub	sp, sp, #0x270
  405fc8:	stp	x29, x30, [sp]
  405fcc:	mov	x29, sp
  405fd0:	stp	x19, x20, [sp, #16]
  405fd4:	mov	x20, x0
  405fd8:	ldr	x0, [x0, #24]
  405fdc:	stp	x21, x22, [sp, #32]
  405fe0:	stp	x23, x24, [sp, #48]
  405fe4:	mov	x23, x2
  405fe8:	mov	x24, x3
  405fec:	stp	x25, x26, [sp, #64]
  405ff0:	stp	x27, x28, [sp, #80]
  405ff4:	str	xzr, [sp, #152]
  405ff8:	cbnz	x0, 406030 <ferror@plt+0x4a50>
  405ffc:	mov	w19, #0x0                   	// #0
  406000:	mov	x1, x23
  406004:	mov	w2, #0x0                   	// #0
  406008:	blr	x3
  40600c:	mov	w0, w19
  406010:	ldp	x29, x30, [sp]
  406014:	ldp	x19, x20, [sp, #16]
  406018:	ldp	x21, x22, [sp, #32]
  40601c:	ldp	x23, x24, [sp, #48]
  406020:	ldp	x25, x26, [sp, #64]
  406024:	ldp	x27, x28, [sp, #80]
  406028:	add	sp, sp, #0x270
  40602c:	ret
  406030:	mov	x2, #0x0                   	// #0
  406034:	add	x0, sp, #0xa0
  406038:	mov	x21, x1
  40603c:	mov	x1, #0x8                   	// #8
  406040:	bl	4018a8 <ferror@plt+0x2c8>
  406044:	ldr	x1, [x20, #8]
  406048:	add	x0, sp, #0xf8
  40604c:	bl	404dcc <ferror@plt+0x37ec>
  406050:	mov	x1, x20
  406054:	add	x0, sp, #0xc8
  406058:	bl	40553c <ferror@plt+0x3f5c>
  40605c:	ldr	x1, [sp, #216]
  406060:	add	x0, sp, #0xc8
  406064:	bl	404c78 <ferror@plt+0x3698>
  406068:	add	x2, sp, #0xf8
  40606c:	add	x1, sp, #0xc8
  406070:	mov	x0, x20
  406074:	mov	x3, #0x0                   	// #0
  406078:	bl	405f74 <ferror@plt+0x4994>
  40607c:	cbnz	w0, 4065a4 <ferror@plt+0x4fc4>
  406080:	adrp	x25, 429000 <ferror@plt+0x27a20>
  406084:	str	x25, [sp, #104]
  406088:	ldr	x0, [x25, #592]
  40608c:	ldr	x1, [x0, #2248]
  406090:	cmp	x1, x21
  406094:	b.eq	4060cc <ferror@plt+0x4aec>  // b.none
  406098:	mov	x1, #0x1                   	// #1
  40609c:	str	x1, [x0, #2256]
  4060a0:	mov	x1, #0xca00                	// #51712
  4060a4:	str	xzr, [x0, #2264]
  4060a8:	movk	x1, #0x3b9a, lsl #16
  4060ac:	ldr	x3, [x0, #2256]
  4060b0:	ldr	x2, [x0, #2264]
  4060b4:	mul	x4, x3, x21
  4060b8:	cmp	x4, x1
  4060bc:	b.ls	406134 <ferror@plt+0x4b54>  // b.plast
  4060c0:	sub	x1, x1, x3
  4060c4:	str	x21, [x0, #2248]
  4060c8:	str	x1, [x0, #2272]
  4060cc:	ldr	x5, [x0, #2272]
  4060d0:	adrp	x22, 429000 <ferror@plt+0x27a20>
  4060d4:	add	x22, x22, #0x250
  4060d8:	ldr	x27, [x0, #2264]
  4060dc:	cbnz	x5, 406144 <ferror@plt+0x4b64>
  4060e0:	sub	x3, x27, #0x1
  4060e4:	mov	x19, #0x0                   	// #0
  4060e8:	ldr	x0, [x22]
  4060ec:	ldr	w2, [x0, #1128]
  4060f0:	ldr	w1, [x0, #1132]
  4060f4:	cmp	w2, w1
  4060f8:	b.ne	406108 <ferror@plt+0x4b28>  // b.any
  4060fc:	ldr	x2, [sp, #224]
  406100:	cmp	x2, x19
  406104:	b.hi	406358 <ferror@plt+0x4d78>  // b.pmore
  406108:	ldr	w0, [x0, #1128]
  40610c:	cmp	w1, w0
  406110:	b.eq	4064e8 <ferror@plt+0x4f08>  // b.none
  406114:	ldr	x0, [sp, #104]
  406118:	ldr	x0, [x0, #592]
  40611c:	ldr	w1, [x0, #1128]
  406120:	ldr	w0, [x0, #1132]
  406124:	cmp	w1, w0
  406128:	b.ne	4061b4 <ferror@plt+0x4bd4>  // b.any
  40612c:	mov	w19, #0x0                   	// #0
  406130:	b	4062c8 <ferror@plt+0x4ce8>
  406134:	add	x2, x2, #0x1
  406138:	str	x4, [x0, #2256]
  40613c:	str	x2, [x0, #2264]
  406140:	b	4060ac <ferror@plt+0x4acc>
  406144:	ldr	x25, [x0, #2256]
  406148:	mov	x7, #0xc9ff                	// #51711
  40614c:	mov	x6, #0xca00                	// #51712
  406150:	mov	w19, #0x0                   	// #0
  406154:	mov	x28, #0x0                   	// #0
  406158:	movk	x7, #0x3b9a, lsl #16
  40615c:	movk	x6, #0x3b9a, lsl #16
  406160:	ldr	x0, [x22]
  406164:	ldr	w1, [x0, #1128]
  406168:	ldr	w0, [x0, #1132]
  40616c:	cmp	w1, w0
  406170:	b.ne	4062c4 <ferror@plt+0x4ce4>  // b.any
  406174:	cbnz	w19, 4062c8 <ferror@plt+0x4ce8>
  406178:	ldr	x26, [sp, #224]
  40617c:	cmp	x28, x26
  406180:	b.cc	4061bc <ferror@plt+0x4bdc>  // b.lo, b.ul, b.last
  406184:	mov	x19, #0x0                   	// #0
  406188:	ldr	x0, [x22]
  40618c:	ldr	w3, [x0, #1128]
  406190:	ldr	w1, [x0, #1132]
  406194:	cmp	w3, w1
  406198:	b.ne	4061a8 <ferror@plt+0x4bc8>  // b.any
  40619c:	ldr	x3, [sp, #224]
  4061a0:	cmp	x19, x3
  4061a4:	b.cc	4062e4 <ferror@plt+0x4d04>  // b.lo, b.ul, b.last
  4061a8:	ldr	w0, [x0, #1128]
  4061ac:	cmp	w1, w0
  4061b0:	b.eq	4060e0 <ferror@plt+0x4b00>  // b.none
  4061b4:	mov	w19, #0x8                   	// #8
  4061b8:	b	4062c8 <ferror@plt+0x4ce8>
  4061bc:	sub	x26, x26, x28
  4061c0:	cmp	x26, #0x1
  4061c4:	b.eq	406208 <ferror@plt+0x4c28>  // b.none
  4061c8:	ldr	x0, [sp, #200]
  4061cc:	lsl	x8, x28, #2
  4061d0:	sub	x3, x26, #0x1
  4061d4:	add	x0, x0, x28, lsl #2
  4061d8:	ldr	x1, [x22]
  4061dc:	ldr	w9, [x1, #1128]
  4061e0:	ldr	w4, [x1, #1132]
  4061e4:	cmp	w9, w4
  4061e8:	b.ne	4061f0 <ferror@plt+0x4c10>  // b.any
  4061ec:	cbnz	x3, 406210 <ferror@plt+0x4c30>
  4061f0:	ldr	w0, [x1, #1128]
  4061f4:	add	x26, x28, x26
  4061f8:	str	x26, [sp, #224]
  4061fc:	cmp	w4, w0
  406200:	mov	w0, #0x8                   	// #8
  406204:	csel	w19, wzr, w0, eq  // eq = none
  406208:	add	x28, x28, #0x1
  40620c:	b	406160 <ferror@plt+0x4b80>
  406210:	lsl	x4, x3, #2
  406214:	sub	x10, x4, #0x4
  406218:	ldrsw	x1, [x0, x4]
  40621c:	ldrsw	x9, [x0, x10]
  406220:	madd	x1, x1, x5, x9
  406224:	udiv	x9, x1, x25
  406228:	msub	x1, x9, x25, x1
  40622c:	str	w1, [x0, x10]
  406230:	ldrsw	x19, [x0, x4]
  406234:	add	x19, x19, x9
  406238:	cmp	x19, x7
  40623c:	b.ls	4062b8 <ferror@plt+0x4cd8>  // b.plast
  406240:	sub	x1, x26, #0x1
  406244:	cmp	x3, x1
  406248:	b.ne	4062a0 <ferror@plt+0x4cc0>  // b.any
  40624c:	mov	x0, x26
  406250:	mov	x1, #0x1                   	// #1
  406254:	stp	x5, x8, [sp, #112]
  406258:	stp	x4, x3, [sp, #128]
  40625c:	bl	402770 <ferror@plt+0x1190>
  406260:	mov	x1, x28
  406264:	mov	x26, x0
  406268:	bl	402770 <ferror@plt+0x1190>
  40626c:	mov	x1, x0
  406270:	add	x0, sp, #0xc8
  406274:	bl	404140 <ferror@plt+0x2b60>
  406278:	ldp	x5, x8, [sp, #112]
  40627c:	mov	x6, #0xca00                	// #51712
  406280:	ldr	x0, [sp, #200]
  406284:	mov	x7, #0xc9ff                	// #51711
  406288:	ldp	x4, x3, [sp, #128]
  40628c:	movk	x6, #0x3b9a, lsl #16
  406290:	add	x0, x0, x8
  406294:	movk	x7, #0x3b9a, lsl #16
  406298:	add	x1, x0, x26, lsl #2
  40629c:	stur	wzr, [x1, #-4]
  4062a0:	udiv	x9, x19, x6
  4062a4:	add	x10, x4, #0x4
  4062a8:	ldr	w1, [x0, x10]
  4062ac:	msub	x19, x9, x6, x19
  4062b0:	add	w1, w1, w9
  4062b4:	str	w1, [x0, x10]
  4062b8:	sub	x3, x3, #0x1
  4062bc:	str	w19, [x0, x4]
  4062c0:	b	4061d8 <ferror@plt+0x4bf8>
  4062c4:	cbz	w19, 406184 <ferror@plt+0x4ba4>
  4062c8:	add	x0, sp, #0xf8
  4062cc:	bl	404e0c <ferror@plt+0x382c>
  4062d0:	add	x0, sp, #0xc8
  4062d4:	bl	404e0c <ferror@plt+0x382c>
  4062d8:	add	x0, sp, #0xa0
  4062dc:	bl	401c5c <ferror@plt+0x67c>
  4062e0:	b	40600c <ferror@plt+0x4a2c>
  4062e4:	ldr	x0, [sp, #200]
  4062e8:	lsl	x26, x19, #2
  4062ec:	add	x19, x19, #0x1
  4062f0:	ldr	w0, [x0, x26]
  4062f4:	cmp	w0, w25
  4062f8:	b.lt	406188 <ferror@plt+0x4ba8>  // b.tstop
  4062fc:	add	x28, x26, #0x4
  406300:	cmp	x19, x3
  406304:	b.ne	40632c <ferror@plt+0x4d4c>  // b.any
  406308:	mov	x1, #0x1                   	// #1
  40630c:	mov	x0, x19
  406310:	bl	402770 <ferror@plt+0x1190>
  406314:	mov	x1, x0
  406318:	add	x0, sp, #0xc8
  40631c:	str	x1, [sp, #224]
  406320:	bl	404140 <ferror@plt+0x2b60>
  406324:	ldr	x0, [sp, #200]
  406328:	str	wzr, [x0, x28]
  40632c:	ldr	x0, [sp, #200]
  406330:	ldr	w1, [x0, x26]
  406334:	sdiv	w3, w1, w25
  406338:	ldr	w1, [x0, x28]
  40633c:	add	w1, w1, w3
  406340:	str	w1, [x0, x28]
  406344:	ldr	w3, [x0, x26]
  406348:	sdiv	w1, w3, w25
  40634c:	msub	w1, w1, w25, w3
  406350:	str	w1, [x0, x26]
  406354:	b	406188 <ferror@plt+0x4ba8>
  406358:	ldr	x0, [sp, #200]
  40635c:	mov	x28, #0x0                   	// #0
  406360:	ldrsw	x0, [x0, x19, lsl #2]
  406364:	ldr	x1, [x22]
  406368:	ldr	w2, [x1, #1128]
  40636c:	ldr	w1, [x1, #1132]
  406370:	cmp	w2, w1
  406374:	b.ne	406394 <ferror@plt+0x4db4>  // b.any
  406378:	cmp	x28, x27
  40637c:	b.eq	406394 <ferror@plt+0x4db4>  // b.none
  406380:	ldr	x1, [sp, #224]
  406384:	sub	x1, x1, #0x1
  406388:	cmp	x1, x19
  40638c:	b.hi	40639c <ferror@plt+0x4dbc>  // b.pmore
  406390:	cbnz	x0, 40639c <ferror@plt+0x4dbc>
  406394:	add	x19, x19, #0x1
  406398:	b	4060e8 <ferror@plt+0x4b08>
  40639c:	cmp	x3, x28
  4063a0:	b.eq	4063d0 <ferror@plt+0x4df0>  // b.none
  4063a4:	udiv	x26, x0, x21
  4063a8:	msub	x0, x26, x21, x0
  4063ac:	add	x1, sp, #0x98
  4063b0:	str	x3, [sp, #112]
  4063b4:	str	x0, [sp, #152]
  4063b8:	add	x0, sp, #0xa0
  4063bc:	bl	4019f4 <ferror@plt+0x414>
  4063c0:	add	x28, x28, #0x1
  4063c4:	mov	x0, x26
  4063c8:	ldr	x3, [sp, #112]
  4063cc:	b	406364 <ferror@plt+0x4d84>
  4063d0:	mov	x26, #0x0                   	// #0
  4063d4:	b	4063ac <ferror@plt+0x4dcc>
  4063d8:	mov	x1, x19
  4063dc:	add	x0, sp, #0xa0
  4063e0:	bl	401c40 <ferror@plt+0x660>
  4063e4:	add	x19, x19, #0x1
  4063e8:	ldr	x0, [x0]
  4063ec:	mov	x1, x23
  4063f0:	mov	w2, #0x0                   	// #0
  4063f4:	blr	x24
  4063f8:	ldr	x0, [x22]
  4063fc:	ldr	w2, [x0, #1128]
  406400:	ldr	w1, [x0, #1132]
  406404:	cmp	w2, w1
  406408:	b.ne	406418 <ferror@plt+0x4e38>  // b.any
  40640c:	ldr	x2, [sp, #168]
  406410:	cmp	x2, x19
  406414:	b.hi	4063d8 <ferror@plt+0x4df8>  // b.pmore
  406418:	ldr	w0, [x0, #1128]
  40641c:	cmp	w1, w0
  406420:	b.ne	406114 <ferror@plt+0x4b34>  // b.any
  406424:	ldr	x0, [x20, #16]
  406428:	cbz	x0, 40612c <ferror@plt+0x4b4c>
  40642c:	ldr	x1, [x20, #8]
  406430:	add	x0, sp, #0x128
  406434:	mov	x19, #0x22                  	// #34
  406438:	add	x27, sp, #0x1b8
  40643c:	add	x26, sp, #0x188
  406440:	mov	w28, #0x1                   	// #1
  406444:	bl	404dcc <ferror@plt+0x37ec>
  406448:	stp	xzr, xzr, [sp, #360]
  40644c:	add	x0, sp, #0x1e8
  406450:	mov	x1, x19
  406454:	stp	x0, xzr, [sp, #344]
  406458:	add	x0, sp, #0x188
  40645c:	str	x19, [sp, #376]
  406460:	strb	wzr, [sp, #384]
  406464:	bl	404dcc <ferror@plt+0x37ec>
  406468:	mov	x1, x19
  40646c:	add	x0, sp, #0x1b8
  406470:	bl	404dcc <ferror@plt+0x37ec>
  406474:	add	x0, sp, #0x188
  406478:	bl	404ad4 <ferror@plt+0x34f4>
  40647c:	ldr	x0, [x20, #16]
  406480:	mov	x1, #0x8                   	// #8
  406484:	str	x0, [sp, #312]
  406488:	bl	402770 <ferror@plt+0x1190>
  40648c:	mov	x1, #0x9                   	// #9
  406490:	udiv	x0, x0, x1
  406494:	str	x0, [sp, #304]
  406498:	ldr	x0, [x22]
  40649c:	ldr	w1, [x0, #1128]
  4064a0:	ldr	w0, [x0, #1132]
  4064a4:	cmp	w1, w0
  4064a8:	b.ne	4064c4 <ferror@plt+0x4ee4>  // b.any
  4064ac:	mov	x0, x26
  4064b0:	bl	404a64 <ferror@plt+0x3484>
  4064b4:	ldr	x1, [x20, #16]
  4064b8:	add	x1, x1, #0x1
  4064bc:	cmp	x0, x1
  4064c0:	b.cc	4064f0 <ferror@plt+0x4f10>  // b.lo, b.ul, b.last
  4064c4:	mov	w19, #0x0                   	// #0
  4064c8:	add	x0, sp, #0x1b8
  4064cc:	bl	404e0c <ferror@plt+0x382c>
  4064d0:	add	x0, sp, #0x188
  4064d4:	bl	404e0c <ferror@plt+0x382c>
  4064d8:	add	x0, sp, #0x128
  4064dc:	bl	404e0c <ferror@plt+0x382c>
  4064e0:	cbnz	w19, 4062c8 <ferror@plt+0x4ce8>
  4064e4:	b	406114 <ferror@plt+0x4b34>
  4064e8:	mov	x19, #0x0                   	// #0
  4064ec:	b	4063f8 <ferror@plt+0x4e18>
  4064f0:	ldr	x1, [sp, #272]
  4064f4:	add	x0, sp, #0x128
  4064f8:	add	x1, x1, #0x1
  4064fc:	bl	404140 <ferror@plt+0x2b60>
  406500:	add	x2, sp, #0x128
  406504:	mov	x1, x21
  406508:	add	x0, sp, #0xf8
  40650c:	bl	404188 <ferror@plt+0x2ba8>
  406510:	mov	w19, w0
  406514:	cbnz	w0, 4064c8 <ferror@plt+0x4ee8>
  406518:	ldr	x0, [sp, #304]
  40651c:	ldr	x1, [sp, #320]
  406520:	cmp	x1, x0
  406524:	b.cs	40652c <ferror@plt+0x4f4c>  // b.hs, b.nlast
  406528:	str	x0, [sp, #320]
  40652c:	add	x1, sp, #0x98
  406530:	add	x0, sp, #0x128
  406534:	bl	405604 <ferror@plt+0x4024>
  406538:	mov	w19, w0
  40653c:	cbnz	w0, 4064c8 <ferror@plt+0x4ee8>
  406540:	ldr	x1, [sp, #152]
  406544:	add	x0, sp, #0x158
  406548:	bl	4057a4 <ferror@plt+0x41c4>
  40654c:	add	x2, sp, #0xf8
  406550:	add	x1, sp, #0x158
  406554:	add	x0, sp, #0x128
  406558:	mov	x3, #0x0                   	// #0
  40655c:	bl	405f74 <ferror@plt+0x4994>
  406560:	mov	w19, w0
  406564:	cbnz	w0, 4064c8 <ferror@plt+0x4ee8>
  406568:	ldr	x0, [sp, #152]
  40656c:	mov	w2, w28
  406570:	mov	x1, x23
  406574:	mov	w28, #0x0                   	// #0
  406578:	blr	x24
  40657c:	mov	x2, x27
  406580:	mov	x1, x21
  406584:	mov	x0, x26
  406588:	bl	404188 <ferror@plt+0x2ba8>
  40658c:	mov	w19, w0
  406590:	mov	x0, x27
  406594:	mov	x27, x26
  406598:	cbnz	w19, 4064c8 <ferror@plt+0x4ee8>
  40659c:	mov	x26, x0
  4065a0:	b	406498 <ferror@plt+0x4eb8>
  4065a4:	mov	w19, w0
  4065a8:	b	4062c8 <ferror@plt+0x4ce8>
  4065ac:	adrp	x3, 404000 <ferror@plt+0x2a20>
  4065b0:	mov	x2, #0x1                   	// #1
  4065b4:	add	x3, x3, #0x138
  4065b8:	b	405fc4 <ferror@plt+0x49e4>
  4065bc:	stp	x29, x30, [sp, #-304]!
  4065c0:	mov	x29, sp
  4065c4:	stp	x19, x20, [sp, #16]
  4065c8:	mov	x19, x0
  4065cc:	mov	x20, x1
  4065d0:	stp	x21, x22, [sp, #32]
  4065d4:	and	w22, w2, #0xff
  4065d8:	str	x23, [sp, #48]
  4065dc:	bl	404310 <ferror@plt+0x2d30>
  4065e0:	ldr	x21, [x19, #24]
  4065e4:	cbnz	x21, 406624 <ferror@plt+0x5044>
  4065e8:	adrp	x0, 410000 <ferror@plt+0xea20>
  4065ec:	ldrb	w0, [x0, #1536]
  4065f0:	bl	40434c <ferror@plt+0x2d6c>
  4065f4:	mov	w20, #0x0                   	// #0
  4065f8:	cmp	w20, #0x0
  4065fc:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  406600:	b.eq	40660c <ferror@plt+0x502c>  // b.none
  406604:	mov	w0, #0xa                   	// #10
  406608:	bl	4028ec <ferror@plt+0x130c>
  40660c:	mov	w0, w20
  406610:	ldp	x19, x20, [sp, #16]
  406614:	ldp	x21, x22, [sp, #32]
  406618:	ldr	x23, [sp, #48]
  40661c:	ldp	x29, x30, [sp], #304
  406620:	ret
  406624:	cmp	x20, #0xa
  406628:	b.ne	406638 <ferror@plt+0x5058>  // b.any
  40662c:	mov	x0, x19
  406630:	bl	404448 <ferror@plt+0x2e68>
  406634:	b	4065f4 <ferror@plt+0x5014>
  406638:	cmp	x20, #0x1
  40663c:	b.hi	4067a8 <ferror@plt+0x51c8>  // b.pmore
  406640:	ldr	x23, [x19, #8]
  406644:	add	x0, sp, #0x48
  406648:	mov	x1, x19
  40664c:	bl	40553c <ferror@plt+0x3f5c>
  406650:	and	w20, w20, #0x1
  406654:	mov	x0, x19
  406658:	cmp	x21, x23
  40665c:	b.hi	406730 <ferror@plt+0x5150>  // b.pmore
  406660:	bl	403e70 <ferror@plt+0x2890>
  406664:	sub	x3, x0, #0x1
  406668:	ldr	x0, [x19]
  40666c:	mov	x2, #0x8                   	// #8
  406670:	mov	x5, #0x9                   	// #9
  406674:	ldrsw	x4, [x0, x3, lsl #2]
  406678:	adrp	x0, 410000 <ferror@plt+0xea20>
  40667c:	add	x0, x0, #0x5b0
  406680:	ldr	x6, [x0, x2, lsl #3]
  406684:	sub	x1, x5, x2
  406688:	cmp	x6, x4
  40668c:	b.ls	4066a0 <ferror@plt+0x50c0>  // b.plast
  406690:	sub	x2, x2, #0x1
  406694:	cmn	x2, #0x1
  406698:	b.ne	406680 <ferror@plt+0x50a0>  // b.any
  40669c:	mov	x1, #0xa                   	// #10
  4066a0:	ldr	x0, [x19, #8]
  4066a4:	mov	x2, #0x3                   	// #3
  4066a8:	sub	x0, x0, x3
  4066ac:	add	x0, x0, x0, lsl #3
  4066b0:	sub	x0, x0, #0x9
  4066b4:	add	x19, x0, x1
  4066b8:	add	x0, x0, x1
  4066bc:	udiv	x2, x19, x2
  4066c0:	add	x2, x2, x2, lsl #1
  4066c4:	subs	x2, x19, x2
  4066c8:	add	x19, x19, #0x3
  4066cc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4066d0:	sub	x19, x19, x2
  4066d4:	csel	x19, x0, x19, eq  // eq = none
  4066d8:	add	x0, sp, #0x48
  4066dc:	mov	x1, x19
  4066e0:	bl	4047bc <ferror@plt+0x31dc>
  4066e4:	cbnz	w0, 406708 <ferror@plt+0x5128>
  4066e8:	add	x0, sp, #0x48
  4066ec:	bl	404448 <ferror@plt+0x2e68>
  4066f0:	mov	w0, #0x65                  	// #101
  4066f4:	bl	40434c <ferror@plt+0x2d6c>
  4066f8:	cbnz	x19, 406768 <ferror@plt+0x5188>
  4066fc:	adrp	x0, 410000 <ferror@plt+0xea20>
  406700:	ldrb	w0, [x0, #1536]
  406704:	bl	40434c <ferror@plt+0x2d6c>
  406708:	add	x0, sp, #0x48
  40670c:	bl	404e0c <ferror@plt+0x382c>
  406710:	adrp	x0, 429000 <ferror@plt+0x27a20>
  406714:	ldr	x0, [x0, #592]
  406718:	ldr	w1, [x0, #1128]
  40671c:	ldr	w0, [x0, #1132]
  406720:	cmp	w1, w0
  406724:	cset	w20, ne  // ne = any
  406728:	lsl	w20, w20, #3
  40672c:	b	4065f8 <ferror@plt+0x5018>
  406730:	bl	404a64 <ferror@plt+0x3484>
  406734:	sub	x19, x0, #0x1
  406738:	mov	x0, #0x3                   	// #3
  40673c:	mov	x1, x19
  406740:	udiv	x0, x19, x0
  406744:	add	x0, x0, x0, lsl #1
  406748:	subs	x0, x19, x0
  40674c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  406750:	sub	x19, x19, x0
  406754:	csel	x19, x19, x1, ne  // ne = any
  406758:	add	x0, sp, #0x48
  40675c:	mov	x1, x19
  406760:	bl	40463c <ferror@plt+0x305c>
  406764:	b	4066e4 <ferror@plt+0x5104>
  406768:	cmp	x21, x23
  40676c:	b.hi	406778 <ferror@plt+0x5198>  // b.pmore
  406770:	mov	w0, #0x2d                  	// #45
  406774:	bl	40434c <ferror@plt+0x2d6c>
  406778:	add	x0, sp, #0xa8
  40677c:	mov	x1, x19
  406780:	stp	x0, xzr, [sp, #120]
  406784:	mov	x0, #0x21                  	// #33
  406788:	stp	xzr, xzr, [sp, #136]
  40678c:	str	x0, [sp, #152]
  406790:	add	x0, sp, #0x78
  406794:	strb	wzr, [sp, #160]
  406798:	bl	4057a4 <ferror@plt+0x41c4>
  40679c:	add	x0, sp, #0x78
  4067a0:	bl	404448 <ferror@plt+0x2e68>
  4067a4:	b	406708 <ferror@plt+0x5128>
  4067a8:	ldrb	w21, [x19, #40]
  4067ac:	cbz	w21, 4067b8 <ferror@plt+0x51d8>
  4067b0:	mov	w0, #0x2d                  	// #45
  4067b4:	bl	40434c <ferror@plt+0x2d6c>
  4067b8:	strb	wzr, [x19, #40]
  4067bc:	cmp	x20, #0x10
  4067c0:	b.ls	406808 <ferror@plt+0x5228>  // b.plast
  4067c4:	sub	x0, x20, #0x1
  4067c8:	mov	x1, #0x1                   	// #1
  4067cc:	mov	x4, #0xa                   	// #10
  4067d0:	mov	x3, x0
  4067d4:	mov	x2, x1
  4067d8:	udiv	x0, x0, x4
  4067dc:	add	x1, x1, #0x1
  4067e0:	cmp	x3, #0x9
  4067e4:	b.hi	4067d0 <ferror@plt+0x51f0>  // b.pmore
  4067e8:	adrp	x3, 404000 <ferror@plt+0x2a20>
  4067ec:	add	x3, x3, #0x3b0
  4067f0:	mov	x1, x20
  4067f4:	mov	x0, x19
  4067f8:	bl	405fc4 <ferror@plt+0x49e4>
  4067fc:	mov	w20, w0
  406800:	strb	w21, [x19, #40]
  406804:	b	4065f8 <ferror@plt+0x5018>
  406808:	adrp	x3, 404000 <ferror@plt+0x2a20>
  40680c:	mov	x2, #0x1                   	// #1
  406810:	add	x3, x3, #0x378
  406814:	b	4067f0 <ferror@plt+0x5210>
  406818:	sub	sp, sp, #0x2d0
  40681c:	stp	x29, x30, [sp]
  406820:	mov	x29, sp
  406824:	stp	x19, x20, [sp, #16]
  406828:	mov	x20, x1
  40682c:	mov	x19, x2
  406830:	stp	x21, x22, [sp, #32]
  406834:	mov	x21, x0
  406838:	stp	x23, x24, [sp, #48]
  40683c:	stp	x25, x26, [sp, #64]
  406840:	stp	x27, x28, [sp, #80]
  406844:	stp	xzr, xzr, [x2, #8]
  406848:	str	xzr, [x2, #24]
  40684c:	ldr	x24, [x0, #16]
  406850:	strb	wzr, [x2, #40]
  406854:	ldr	x0, [x1, #16]
  406858:	str	x0, [sp, #104]
  40685c:	ldr	x0, [x21, #24]
  406860:	str	x3, [sp, #120]
  406864:	ldr	x1, [x21, #8]
  406868:	cmp	x0, #0x1
  40686c:	b.eq	40687c <ferror@plt+0x529c>  // b.none
  406870:	ldr	x2, [x20, #24]
  406874:	cmp	x2, #0x1
  406878:	b.ne	4068f8 <ferror@plt+0x5318>  // b.any
  40687c:	cbnz	x1, 4068f8 <ferror@plt+0x5318>
  406880:	ldr	x2, [x20, #8]
  406884:	cbnz	x2, 4068f8 <ferror@plt+0x5318>
  406888:	cmp	x0, #0x1
  40688c:	b.ne	4068e8 <ferror@plt+0x5308>  // b.any
  406890:	ldr	x0, [x21]
  406894:	ldrsw	x1, [x0]
  406898:	mov	x0, x20
  40689c:	mov	x2, x19
  4068a0:	bl	404188 <ferror@plt+0x2ba8>
  4068a4:	mov	w25, w0
  4068a8:	cbnz	w0, 4068c4 <ferror@plt+0x52e4>
  4068ac:	ldr	x0, [x19, #24]
  4068b0:	cbz	x0, 4068c4 <ferror@plt+0x52e4>
  4068b4:	ldrb	w0, [x21, #40]
  4068b8:	ldrb	w1, [x20, #40]
  4068bc:	eor	w0, w0, w1
  4068c0:	strb	w0, [x19, #40]
  4068c4:	mov	w0, w25
  4068c8:	ldp	x29, x30, [sp]
  4068cc:	ldp	x19, x20, [sp, #16]
  4068d0:	ldp	x21, x22, [sp, #32]
  4068d4:	ldp	x23, x24, [sp, #48]
  4068d8:	ldp	x25, x26, [sp, #64]
  4068dc:	ldp	x27, x28, [sp, #80]
  4068e0:	add	sp, sp, #0x2d0
  4068e4:	ret
  4068e8:	ldr	x0, [x20]
  4068ec:	ldrsw	x1, [x0]
  4068f0:	mov	x0, x21
  4068f4:	b	40689c <ferror@plt+0x52bc>
  4068f8:	add	x1, x0, x1
  4068fc:	add	x0, sp, #0x90
  406900:	bl	404dcc <ferror@plt+0x37ec>
  406904:	ldr	x0, [x20, #8]
  406908:	ldr	x1, [x20, #24]
  40690c:	add	x1, x1, x0
  406910:	add	x0, sp, #0xc0
  406914:	bl	404dcc <ferror@plt+0x37ec>
  406918:	mov	x1, x21
  40691c:	add	x0, sp, #0x90
  406920:	bl	404eec <ferror@plt+0x390c>
  406924:	mov	x1, x20
  406928:	add	x0, sp, #0xc0
  40692c:	bl	404eec <ferror@plt+0x390c>
  406930:	strb	wzr, [sp, #184]
  406934:	ldr	x26, [sp, #152]
  406938:	add	x0, sp, #0x90
  40693c:	strb	wzr, [sp, #232]
  406940:	add	x26, x26, x26, lsl #3
  406944:	mov	x1, x26
  406948:	bl	4047bc <ferror@plt+0x31dc>
  40694c:	mov	w25, w0
  406950:	cbnz	w0, 406f54 <ferror@plt+0x5974>
  406954:	add	x0, sp, #0x90
  406958:	bl	403e2c <ferror@plt+0x284c>
  40695c:	add	x0, sp, #0x90
  406960:	bl	40407c <ferror@plt+0x2a9c>
  406964:	ldr	x25, [sp, #200]
  406968:	mov	x23, x0
  40696c:	add	x0, x25, x25, lsl #3
  406970:	str	x0, [sp, #112]
  406974:	mov	x1, x0
  406978:	add	x0, sp, #0xc0
  40697c:	bl	4047bc <ferror@plt+0x31dc>
  406980:	mov	w25, w0
  406984:	cbnz	w0, 406f60 <ferror@plt+0x5980>
  406988:	add	x0, sp, #0xc0
  40698c:	bl	40407c <ferror@plt+0x2a9c>
  406990:	mov	x22, x0
  406994:	add	x0, sp, #0xc0
  406998:	bl	403e2c <ferror@plt+0x284c>
  40699c:	ldr	x27, [sp, #168]
  4069a0:	cmp	x27, #0x1
  4069a4:	b.ne	406a20 <ferror@plt+0x5440>  // b.any
  4069a8:	ldr	x0, [sp, #152]
  4069ac:	cbnz	x0, 406a20 <ferror@plt+0x5440>
  4069b0:	ldr	x0, [sp, #144]
  4069b4:	ldr	w0, [x0]
  4069b8:	cmp	w0, #0x1
  4069bc:	cset	w28, eq  // eq = none
  4069c0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4069c4:	ldr	x1, [x0, #592]
  4069c8:	ldr	w3, [x1, #1128]
  4069cc:	ldr	w1, [x1, #1132]
  4069d0:	cmp	w3, w1
  4069d4:	b.eq	406a28 <ferror@plt+0x5448>  // b.none
  4069d8:	mov	w25, #0x8                   	// #8
  4069dc:	ldr	x0, [sp, #216]
  4069e0:	add	x0, x0, x22
  4069e4:	str	x0, [sp, #216]
  4069e8:	ldr	x0, [sp, #192]
  4069ec:	sub	x22, x0, x22, lsl #2
  4069f0:	add	x0, sp, #0xc0
  4069f4:	str	x22, [sp, #192]
  4069f8:	bl	404e0c <ferror@plt+0x382c>
  4069fc:	ldr	x0, [sp, #168]
  406a00:	add	x0, x0, x23
  406a04:	str	x0, [sp, #168]
  406a08:	ldr	x0, [sp, #144]
  406a0c:	sub	x23, x0, x23, lsl #2
  406a10:	add	x0, sp, #0x90
  406a14:	str	x23, [sp, #144]
  406a18:	bl	404e0c <ferror@plt+0x382c>
  406a1c:	b	4068c4 <ferror@plt+0x52e4>
  406a20:	mov	w28, #0x0                   	// #0
  406a24:	b	4069c0 <ferror@plt+0x53e0>
  406a28:	cbz	x27, 406a84 <ferror@plt+0x54a4>
  406a2c:	ldr	x25, [sp, #216]
  406a30:	cbz	x25, 406a84 <ferror@plt+0x54a4>
  406a34:	cbnz	w28, 406b1c <ferror@plt+0x553c>
  406a38:	cmp	x25, #0x1
  406a3c:	b.ne	406b24 <ferror@plt+0x5544>  // b.any
  406a40:	ldr	x0, [sp, #200]
  406a44:	cbnz	x0, 406b34 <ferror@plt+0x5554>
  406a48:	ldr	x0, [sp, #192]
  406a4c:	ldr	w0, [x0]
  406a50:	cmp	w0, #0x1
  406a54:	b.ne	406b34 <ferror@plt+0x5554>  // b.any
  406a58:	add	x1, sp, #0x90
  406a5c:	mov	x0, x19
  406a60:	bl	404eec <ferror@plt+0x390c>
  406a64:	cbz	w28, 406a70 <ferror@plt+0x5490>
  406a68:	ldrb	w0, [sp, #184]
  406a6c:	cbnz	w0, 406a78 <ferror@plt+0x5498>
  406a70:	ldrb	w0, [sp, #232]
  406a74:	cbz	w0, 406a84 <ferror@plt+0x54a4>
  406a78:	ldrb	w0, [x19, #40]
  406a7c:	eor	w0, w0, #0x1
  406a80:	strb	w0, [x19, #40]
  406a84:	mov	x1, x22
  406a88:	mov	x0, x23
  406a8c:	bl	402770 <ferror@plt+0x1190>
  406a90:	mov	x1, x0
  406a94:	ldr	x0, [x19, #24]
  406a98:	bl	402770 <ferror@plt+0x1190>
  406a9c:	mov	x1, x0
  406aa0:	mov	x27, x0
  406aa4:	mov	x0, x19
  406aa8:	bl	404140 <ferror@plt+0x2b60>
  406aac:	ldr	x1, [x19, #24]
  406ab0:	mov	x0, x19
  406ab4:	sub	x1, x27, x1
  406ab8:	add	x1, x1, x1, lsl #3
  406abc:	bl	4047bc <ferror@plt+0x31dc>
  406ac0:	mov	w25, w0
  406ac4:	cbnz	w0, 4069dc <ferror@plt+0x53fc>
  406ac8:	ldr	x0, [sp, #112]
  406acc:	add	x1, x26, x0
  406ad0:	mov	x0, x19
  406ad4:	bl	40463c <ferror@plt+0x305c>
  406ad8:	mov	w25, w0
  406adc:	cbnz	w0, 4069dc <ferror@plt+0x53fc>
  406ae0:	ldr	x0, [sp, #104]
  406ae4:	ldr	x1, [sp, #120]
  406ae8:	ldrb	w3, [x20, #40]
  406aec:	cmp	x0, x1
  406af0:	ldrb	w2, [x21, #40]
  406af4:	csel	x0, x0, x1, cs  // cs = hs, nlast
  406af8:	ldr	x1, [sp, #104]
  406afc:	cmp	x24, x0
  406b00:	csel	x0, x24, x0, cs  // cs = hs, nlast
  406b04:	add	x1, x24, x1
  406b08:	cmp	x1, x0
  406b0c:	csel	x1, x1, x0, ls  // ls = plast
  406b10:	mov	x0, x19
  406b14:	bl	404d54 <ferror@plt+0x3774>
  406b18:	b	4069dc <ferror@plt+0x53fc>
  406b1c:	add	x1, sp, #0xc0
  406b20:	b	406a5c <ferror@plt+0x547c>
  406b24:	cmp	x27, #0x3f
  406b28:	b.ls	406b34 <ferror@plt+0x5554>  // b.plast
  406b2c:	cmp	x25, #0x3f
  406b30:	b.hi	406c74 <ferror@plt+0x5694>  // b.pmore
  406b34:	ldr	x10, [sp, #144]
  406b38:	mov	x1, x25
  406b3c:	ldr	x11, [sp, #192]
  406b40:	mov	x0, x27
  406b44:	stp	x11, x10, [sp, #128]
  406b48:	bl	402770 <ferror@plt+0x1190>
  406b4c:	mov	x28, x0
  406b50:	mov	x1, #0x1                   	// #1
  406b54:	bl	402770 <ferror@plt+0x1190>
  406b58:	mov	x1, x0
  406b5c:	mov	x0, x19
  406b60:	bl	404140 <ferror@plt+0x2b60>
  406b64:	ldr	x9, [x19]
  406b68:	mov	w1, #0x0                   	// #0
  406b6c:	ldr	x2, [x19, #32]
  406b70:	mov	x0, x9
  406b74:	lsl	x2, x2, #2
  406b78:	bl	4013a0 <memset@plt>
  406b7c:	adrp	x4, 429000 <ferror@plt+0x27a20>
  406b80:	mov	x15, #0xffffffffa763ffff    	// #-1486618625
  406b84:	ldp	x11, x10, [sp, #128]
  406b88:	mov	x6, #0x1                   	// #1
  406b8c:	ldr	x4, [x4, #592]
  406b90:	movk	x15, #0xb6b3, lsl #32
  406b94:	mov	x7, #0xca00                	// #51712
  406b98:	mov	x16, #0xc9ff                	// #51711
  406b9c:	mov	x9, x0
  406ba0:	sub	x6, x6, x25
  406ba4:	sub	x13, x25, #0x1
  406ba8:	mov	x1, #0x0                   	// #0
  406bac:	mov	x2, #0x0                   	// #0
  406bb0:	movk	x15, #0xde0, lsl #48
  406bb4:	movk	x7, #0x3b9a, lsl #16
  406bb8:	movk	x16, #0x3b9a, lsl #16
  406bbc:	ldr	w0, [x4, #1128]
  406bc0:	ldr	w12, [x4, #1132]
  406bc4:	cmp	w12, w0
  406bc8:	b.ne	406bd4 <ferror@plt+0x55f4>  // b.any
  406bcc:	cmp	x28, x2
  406bd0:	b.ne	406bf8 <ferror@plt+0x5618>  // b.any
  406bd4:	cbz	x1, 406be0 <ferror@plt+0x5600>
  406bd8:	str	w1, [x9, x28, lsl #2]
  406bdc:	add	x28, x28, #0x1
  406be0:	ldr	w1, [x4, #1128]
  406be4:	ldr	w0, [x4, #1132]
  406be8:	str	x28, [x19, #24]
  406bec:	cmp	w1, w0
  406bf0:	b.ne	4069d8 <ferror@plt+0x53f8>  // b.any
  406bf4:	b	406a84 <ferror@plt+0x54a4>
  406bf8:	adds	x0, x6, x2
  406bfc:	mov	x5, #0x0                   	// #0
  406c00:	csel	x0, x0, xzr, pl  // pl = nfrst
  406c04:	cmp	x13, x2
  406c08:	csel	x8, x13, x2, ls  // ls = plast
  406c0c:	ldr	w14, [x4, #1128]
  406c10:	cmp	w14, w12
  406c14:	b.ne	406c24 <ferror@plt+0x5644>  // b.any
  406c18:	cmp	x27, x0
  406c1c:	ccmp	x25, x8, #0x0, hi  // hi = pmore
  406c20:	b.hi	406c48 <ferror@plt+0x5668>  // b.pmore
  406c24:	cmp	x1, x16
  406c28:	b.ls	406c38 <ferror@plt+0x5658>  // b.plast
  406c2c:	udiv	x0, x1, x7
  406c30:	msub	x1, x0, x7, x1
  406c34:	add	x5, x5, x0
  406c38:	str	w1, [x9, x2, lsl #2]
  406c3c:	add	x2, x2, #0x1
  406c40:	mov	x1, x5
  406c44:	b	406bbc <ferror@plt+0x55dc>
  406c48:	ldr	w17, [x10, x0, lsl #2]
  406c4c:	ldr	w14, [x11, x8, lsl #2]
  406c50:	smaddl	x1, w17, w14, x1
  406c54:	cmp	x1, x15
  406c58:	b.ls	406c68 <ferror@plt+0x5688>  // b.plast
  406c5c:	udiv	x14, x1, x7
  406c60:	msub	x1, x14, x7, x1
  406c64:	add	x5, x5, x14
  406c68:	add	x0, x0, #0x1
  406c6c:	sub	x8, x8, #0x1
  406c70:	b	406c0c <ferror@plt+0x562c>
  406c74:	cmp	x27, x25
  406c78:	csel	x25, x27, x25, cs  // cs = hs, nlast
  406c7c:	mov	x1, x25
  406c80:	add	x0, x25, #0x1
  406c84:	str	x0, [sp, #128]
  406c88:	lsr	x28, x0, #1
  406c8c:	mov	x0, #0x6                   	// #6
  406c90:	bl	40273c <ferror@plt+0x115c>
  406c94:	lsl	x0, x0, #2
  406c98:	bl	40279c <ferror@plt+0x11bc>
  406c9c:	mov	x27, x0
  406ca0:	add	x0, x0, x25, lsl #2
  406ca4:	stp	x0, xzr, [sp, #288]
  406ca8:	add	x0, x0, x25, lsl #2
  406cac:	str	x0, [sp, #336]
  406cb0:	add	x0, x0, x25, lsl #2
  406cb4:	str	x0, [sp, #384]
  406cb8:	add	x0, x0, x25, lsl #2
  406cbc:	stp	x27, xzr, [sp, #240]
  406cc0:	mov	x1, #0x1                   	// #1
  406cc4:	stp	xzr, xzr, [sp, #256]
  406cc8:	str	x25, [sp, #272]
  406ccc:	strb	wzr, [sp, #280]
  406cd0:	stp	xzr, xzr, [sp, #304]
  406cd4:	str	x25, [sp, #320]
  406cd8:	strb	wzr, [sp, #328]
  406cdc:	stp	xzr, xzr, [sp, #344]
  406ce0:	stp	xzr, x25, [sp, #360]
  406ce4:	strb	wzr, [sp, #376]
  406ce8:	stp	xzr, xzr, [sp, #392]
  406cec:	stp	xzr, x25, [sp, #408]
  406cf0:	strb	wzr, [sp, #424]
  406cf4:	str	x25, [sp, #464]
  406cf8:	str	x0, [sp, #480]
  406cfc:	add	x0, x0, x25, lsl #2
  406d00:	str	x0, [sp, #432]
  406d04:	mov	x0, x25
  406d08:	stp	xzr, xzr, [sp, #488]
  406d0c:	stp	xzr, x25, [sp, #504]
  406d10:	strb	wzr, [sp, #520]
  406d14:	stp	xzr, xzr, [sp, #440]
  406d18:	str	xzr, [sp, #456]
  406d1c:	strb	wzr, [sp, #472]
  406d20:	bl	402770 <ferror@plt+0x1190>
  406d24:	mov	x25, x0
  406d28:	mov	x1, x0
  406d2c:	add	x0, sp, #0x210
  406d30:	bl	404dcc <ferror@plt+0x37ec>
  406d34:	mov	x1, x25
  406d38:	add	x0, sp, #0x240
  406d3c:	bl	404dcc <ferror@plt+0x37ec>
  406d40:	mov	x1, x25
  406d44:	add	x0, sp, #0x270
  406d48:	bl	404dcc <ferror@plt+0x37ec>
  406d4c:	mov	x1, x25
  406d50:	mov	x0, x25
  406d54:	bl	402770 <ferror@plt+0x1190>
  406d58:	add	x25, x0, #0x1
  406d5c:	mov	x1, x25
  406d60:	add	x0, sp, #0x2a0
  406d64:	bl	404dcc <ferror@plt+0x37ec>
  406d68:	add	x3, sp, #0x120
  406d6c:	add	x2, sp, #0xf0
  406d70:	mov	x1, x28
  406d74:	add	x0, sp, #0x90
  406d78:	bl	4054ac <ferror@plt+0x3ecc>
  406d7c:	add	x3, sp, #0x180
  406d80:	add	x2, sp, #0x150
  406d84:	mov	x1, x28
  406d88:	add	x0, sp, #0xc0
  406d8c:	bl	4054ac <ferror@plt+0x3ecc>
  406d90:	mov	x1, x25
  406d94:	mov	x0, x19
  406d98:	bl	404140 <ferror@plt+0x2b60>
  406d9c:	str	x25, [x19, #24]
  406da0:	ldr	x0, [x19]
  406da4:	lsl	x2, x25, #2
  406da8:	mov	w1, #0x0                   	// #0
  406dac:	bl	4013a0 <memset@plt>
  406db0:	add	x2, sp, #0x1e0
  406db4:	add	x1, sp, #0xf0
  406db8:	add	x0, sp, #0x120
  406dbc:	mov	x3, #0x0                   	// #0
  406dc0:	bl	405f74 <ferror@plt+0x4994>
  406dc4:	mov	w25, w0
  406dc8:	cbnz	w0, 406e00 <ferror@plt+0x5820>
  406dcc:	add	x2, sp, #0x1b0
  406dd0:	add	x1, sp, #0x180
  406dd4:	add	x0, sp, #0x150
  406dd8:	mov	x3, #0x0                   	// #0
  406ddc:	bl	405f74 <ferror@plt+0x4994>
  406de0:	mov	w25, w0
  406de4:	cbnz	w0, 406e00 <ferror@plt+0x5820>
  406de8:	ldr	x0, [sp, #312]
  406dec:	cbnz	x0, 406e30 <ferror@plt+0x5850>
  406df0:	ldr	x0, [sp, #264]
  406df4:	cbnz	x0, 406e98 <ferror@plt+0x58b8>
  406df8:	ldr	x0, [sp, #504]
  406dfc:	cbnz	x0, 406ef0 <ferror@plt+0x5910>
  406e00:	mov	x0, x27
  406e04:	bl	4014c0 <free@plt>
  406e08:	add	x0, sp, #0x2a0
  406e0c:	bl	404e0c <ferror@plt+0x382c>
  406e10:	add	x0, sp, #0x270
  406e14:	bl	404e0c <ferror@plt+0x382c>
  406e18:	add	x0, sp, #0x240
  406e1c:	bl	404e0c <ferror@plt+0x382c>
  406e20:	add	x0, sp, #0x210
  406e24:	bl	404e0c <ferror@plt+0x382c>
  406e28:	cbnz	w25, 4069dc <ferror@plt+0x53fc>
  406e2c:	b	406a84 <ferror@plt+0x54a4>
  406e30:	ldr	x0, [sp, #408]
  406e34:	cbz	x0, 406df0 <ferror@plt+0x5810>
  406e38:	add	x2, sp, #0x270
  406e3c:	add	x1, sp, #0x180
  406e40:	add	x0, sp, #0x120
  406e44:	mov	x3, #0x0                   	// #0
  406e48:	bl	406818 <ferror@plt+0x5238>
  406e4c:	cbnz	w0, 406e90 <ferror@plt+0x58b0>
  406e50:	add	x0, sp, #0x270
  406e54:	bl	403e2c <ferror@plt+0x284c>
  406e58:	ldr	x0, [sp, #128]
  406e5c:	ldr	x3, [x19]
  406e60:	and	x0, x0, #0xfffffffffffffffe
  406e64:	ldr	x1, [sp, #624]
  406e68:	ldr	x2, [sp, #648]
  406e6c:	add	x0, x3, x0, lsl #2
  406e70:	bl	403ed0 <ferror@plt+0x28f0>
  406e74:	cbnz	w0, 406e90 <ferror@plt+0x58b0>
  406e78:	ldr	x0, [x19]
  406e7c:	ldr	x1, [sp, #624]
  406e80:	ldr	x2, [sp, #648]
  406e84:	add	x0, x0, x28, lsl #2
  406e88:	bl	403ed0 <ferror@plt+0x28f0>
  406e8c:	cbz	w0, 406df0 <ferror@plt+0x5810>
  406e90:	mov	w25, w0
  406e94:	b	406e00 <ferror@plt+0x5820>
  406e98:	ldr	x0, [sp, #360]
  406e9c:	cbz	x0, 406df8 <ferror@plt+0x5818>
  406ea0:	add	x2, sp, #0x210
  406ea4:	add	x1, sp, #0x150
  406ea8:	add	x0, sp, #0xf0
  406eac:	mov	x3, #0x0                   	// #0
  406eb0:	bl	406818 <ferror@plt+0x5238>
  406eb4:	cbnz	w0, 406e90 <ferror@plt+0x58b0>
  406eb8:	add	x0, sp, #0x210
  406ebc:	bl	403e2c <ferror@plt+0x284c>
  406ec0:	ldr	x0, [x19]
  406ec4:	ldr	x1, [sp, #528]
  406ec8:	ldr	x2, [sp, #552]
  406ecc:	add	x0, x0, x28, lsl #2
  406ed0:	bl	403ed0 <ferror@plt+0x28f0>
  406ed4:	cbnz	w0, 406e90 <ferror@plt+0x58b0>
  406ed8:	ldr	x0, [x19]
  406edc:	ldr	x1, [sp, #528]
  406ee0:	ldr	x2, [sp, #552]
  406ee4:	bl	403ed0 <ferror@plt+0x28f0>
  406ee8:	cbz	w0, 406df8 <ferror@plt+0x5818>
  406eec:	b	406e90 <ferror@plt+0x58b0>
  406ef0:	ldr	x0, [sp, #456]
  406ef4:	cbz	x0, 406e00 <ferror@plt+0x5820>
  406ef8:	add	x2, sp, #0x240
  406efc:	add	x1, sp, #0x1b0
  406f00:	add	x0, sp, #0x1e0
  406f04:	mov	x3, #0x0                   	// #0
  406f08:	bl	406818 <ferror@plt+0x5238>
  406f0c:	mov	w25, w0
  406f10:	cbnz	w0, 406e00 <ferror@plt+0x5820>
  406f14:	add	x0, sp, #0x240
  406f18:	bl	403e2c <ferror@plt+0x284c>
  406f1c:	ldrb	w2, [sp, #520]
  406f20:	adrp	x0, 403000 <ferror@plt+0x1a20>
  406f24:	ldrb	w1, [sp, #472]
  406f28:	add	x0, x0, #0xed0
  406f2c:	adrp	x3, 404000 <ferror@plt+0x2a20>
  406f30:	add	x3, x3, #0x9b8
  406f34:	cmp	w2, w1
  406f38:	csel	x3, x3, x0, ne  // ne = any
  406f3c:	ldr	x0, [x19]
  406f40:	ldr	x1, [sp, #576]
  406f44:	ldr	x2, [sp, #600]
  406f48:	add	x0, x0, x28, lsl #2
  406f4c:	blr	x3
  406f50:	b	406e90 <ferror@plt+0x58b0>
  406f54:	mov	x22, #0x0                   	// #0
  406f58:	mov	x23, #0x0                   	// #0
  406f5c:	b	4069dc <ferror@plt+0x53fc>
  406f60:	mov	x22, #0x0                   	// #0
  406f64:	b	4069dc <ferror@plt+0x53fc>
  406f68:	stp	x29, x30, [sp, #-128]!
  406f6c:	mov	x29, sp
  406f70:	stp	x23, x24, [sp, #48]
  406f74:	mov	x23, x1
  406f78:	mov	x24, x5
  406f7c:	ldr	x1, [x3, #32]
  406f80:	stp	x19, x20, [sp, #16]
  406f84:	mov	x20, x3
  406f88:	stp	x21, x22, [sp, #32]
  406f8c:	mov	x21, x4
  406f90:	mov	x22, x0
  406f94:	add	x0, sp, #0x50
  406f98:	str	x25, [sp, #64]
  406f9c:	mov	x25, x2
  406fa0:	bl	404dcc <ferror@plt+0x37ec>
  406fa4:	mov	x3, x21
  406fa8:	mov	x2, x25
  406fac:	mov	x1, x23
  406fb0:	mov	x0, x22
  406fb4:	bl	405918 <ferror@plt+0x4338>
  406fb8:	mov	w19, w0
  406fbc:	cbnz	w0, 407048 <ferror@plt+0x5a68>
  406fc0:	cbz	x21, 406fc8 <ferror@plt+0x59e8>
  406fc4:	add	x21, x24, #0x1
  406fc8:	mov	x3, x21
  406fcc:	add	x2, sp, #0x50
  406fd0:	mov	x1, x23
  406fd4:	mov	x0, x25
  406fd8:	bl	406818 <ferror@plt+0x5238>
  406fdc:	mov	w19, w0
  406fe0:	cbnz	w0, 407048 <ferror@plt+0x5a68>
  406fe4:	mov	x3, x21
  406fe8:	mov	x2, x20
  406fec:	add	x1, sp, #0x50
  406ff0:	mov	x0, x22
  406ff4:	bl	405f74 <ferror@plt+0x4994>
  406ff8:	mov	w19, w0
  406ffc:	cbnz	w0, 407048 <ferror@plt+0x5a68>
  407000:	ldr	x1, [x20, #16]
  407004:	cmp	x24, x1
  407008:	b.ls	407020 <ferror@plt+0x5a40>  // b.plast
  40700c:	ldr	x0, [x20, #24]
  407010:	cbz	x0, 407020 <ferror@plt+0x5a40>
  407014:	sub	x1, x24, x1
  407018:	mov	x0, x20
  40701c:	bl	404580 <ferror@plt+0x2fa0>
  407020:	ldrb	w3, [x23, #40]
  407024:	mov	x0, x20
  407028:	ldrb	w2, [x22, #40]
  40702c:	mov	x1, x24
  407030:	ldrb	w21, [x20, #40]
  407034:	bl	404d54 <ferror@plt+0x3774>
  407038:	ldr	x0, [x20, #24]
  40703c:	cmp	x0, #0x0
  407040:	csel	w21, w21, wzr, ne  // ne = any
  407044:	strb	w21, [x20, #40]
  407048:	add	x0, sp, #0x50
  40704c:	bl	404e0c <ferror@plt+0x382c>
  407050:	mov	w0, w19
  407054:	ldp	x19, x20, [sp, #16]
  407058:	ldp	x21, x22, [sp, #32]
  40705c:	ldp	x23, x24, [sp, #48]
  407060:	ldr	x25, [sp, #64]
  407064:	ldp	x29, x30, [sp], #128
  407068:	ret
  40706c:	stp	x29, x30, [sp, #-112]!
  407070:	mov	x29, sp
  407074:	stp	x21, x22, [sp, #32]
  407078:	mov	x22, x1
  40707c:	mov	x21, x0
  407080:	ldr	x1, [x1, #16]
  407084:	mov	x0, x3
  407088:	stp	x19, x20, [sp, #16]
  40708c:	mov	x19, x2
  407090:	str	x23, [sp, #48]
  407094:	mov	x23, x3
  407098:	bl	402770 <ferror@plt+0x1190>
  40709c:	ldr	x20, [x21, #16]
  4070a0:	mov	x1, x22
  4070a4:	cmp	x20, x0
  4070a8:	csel	x20, x20, x0, cs  // cs = hs, nlast
  4070ac:	mov	x0, x21
  4070b0:	mov	x2, x20
  4070b4:	bl	405890 <ferror@plt+0x42b0>
  4070b8:	mov	x1, x0
  4070bc:	add	x0, sp, #0x40
  4070c0:	bl	404dcc <ferror@plt+0x37ec>
  4070c4:	ldr	x0, [x22, #24]
  4070c8:	cbnz	x0, 4070e0 <ferror@plt+0x5b00>
  4070cc:	mov	x1, #0x0                   	// #0
  4070d0:	mov	w0, #0x3                   	// #3
  4070d4:	bl	402510 <ferror@plt+0xf30>
  4070d8:	mov	w19, w0
  4070dc:	b	407104 <ferror@plt+0x5b24>
  4070e0:	ldr	x0, [x21, #24]
  4070e4:	cbnz	x0, 407124 <ferror@plt+0x5b44>
  4070e8:	stp	xzr, x20, [x19, #8]
  4070ec:	str	xzr, [x19, #24]
  4070f0:	strb	wzr, [x19, #40]
  4070f4:	mov	w19, #0x0                   	// #0
  4070f8:	stp	xzr, x20, [sp, #72]
  4070fc:	str	xzr, [sp, #88]
  407100:	strb	wzr, [sp, #104]
  407104:	add	x0, sp, #0x40
  407108:	bl	404e0c <ferror@plt+0x382c>
  40710c:	mov	w0, w19
  407110:	ldp	x19, x20, [sp, #16]
  407114:	ldp	x21, x22, [sp, #32]
  407118:	ldr	x23, [sp, #48]
  40711c:	ldp	x29, x30, [sp], #112
  407120:	ret
  407124:	mov	x5, x20
  407128:	mov	x4, x23
  40712c:	mov	x3, x19
  407130:	add	x2, sp, #0x40
  407134:	mov	x1, x22
  407138:	mov	x0, x21
  40713c:	bl	406f68 <ferror@plt+0x5988>
  407140:	b	4070d8 <ferror@plt+0x5af8>
  407144:	stp	x29, x30, [sp, #-48]!
  407148:	mov	x29, sp
  40714c:	stp	x19, x20, [sp, #16]
  407150:	mov	x20, x0
  407154:	mov	x19, x3
  407158:	stp	x21, x22, [sp, #32]
  40715c:	mov	x21, x1
  407160:	mov	x22, x2
  407164:	mov	x2, x3
  407168:	bl	405890 <ferror@plt+0x42b0>
  40716c:	mov	x3, x19
  407170:	mov	x5, x0
  407174:	mov	x2, x22
  407178:	mov	x1, x21
  40717c:	mov	x0, x20
  407180:	adrp	x4, 406000 <ferror@plt+0x4a20>
  407184:	ldp	x19, x20, [sp, #16]
  407188:	add	x4, x4, #0x818
  40718c:	ldp	x21, x22, [sp, #32]
  407190:	ldp	x29, x30, [sp], #48
  407194:	b	404e14 <ferror@plt+0x3834>
  407198:	stp	x29, x30, [sp, #-48]!
  40719c:	mov	x29, sp
  4071a0:	stp	x19, x20, [sp, #16]
  4071a4:	mov	x20, x0
  4071a8:	mov	x19, x3
  4071ac:	stp	x21, x22, [sp, #32]
  4071b0:	mov	x21, x1
  4071b4:	mov	x22, x2
  4071b8:	mov	x2, x3
  4071bc:	bl	405890 <ferror@plt+0x42b0>
  4071c0:	mov	x3, x19
  4071c4:	mov	x5, x0
  4071c8:	mov	x2, x22
  4071cc:	mov	x1, x21
  4071d0:	mov	x0, x20
  4071d4:	adrp	x4, 405000 <ferror@plt+0x3a20>
  4071d8:	ldp	x19, x20, [sp, #16]
  4071dc:	add	x4, x4, #0x918
  4071e0:	ldp	x21, x22, [sp, #32]
  4071e4:	ldp	x29, x30, [sp], #48
  4071e8:	b	404e14 <ferror@plt+0x3834>
  4071ec:	stp	x29, x30, [sp, #-336]!
  4071f0:	tst	w3, #0xff
  4071f4:	mov	x29, sp
  4071f8:	stp	x19, x20, [sp, #16]
  4071fc:	mov	x20, x0
  407200:	stp	x21, x22, [sp, #32]
  407204:	mov	x21, x1
  407208:	stp	x23, x24, [sp, #48]
  40720c:	stp	x25, x26, [sp, #64]
  407210:	stp	x27, x28, [sp, #80]
  407214:	b.eq	407238 <ferror@plt+0x5c58>  // b.none
  407218:	ldrb	w0, [x21]
  40721c:	mov	x1, #0x65                  	// #101
  407220:	bl	404284 <ferror@plt+0x2ca4>
  407224:	mov	x1, x0
  407228:	mov	x0, x20
  40722c:	bl	4057a4 <ferror@plt+0x41c4>
  407230:	mov	w19, #0x0                   	// #0
  407234:	b	407518 <ferror@plt+0x5f38>
  407238:	mov	x22, x2
  40723c:	cmp	x2, #0xa
  407240:	b.ne	4073d8 <ferror@plt+0x5df8>  // b.any
  407244:	mov	x23, x21
  407248:	ldrb	w0, [x21], #1
  40724c:	cmp	w0, #0x30
  407250:	b.eq	407244 <ferror@plt+0x5c64>  // b.none
  407254:	cbz	w0, 407230 <ferror@plt+0x5c50>
  407258:	mov	x0, x23
  40725c:	bl	4012a0 <strlen@plt>
  407260:	mov	w1, #0x2e                  	// #46
  407264:	mov	x22, x0
  407268:	mov	x0, x23
  40726c:	bl	4014f0 <strchr@plt>
  407270:	cmp	x0, #0x0
  407274:	mov	x25, x0
  407278:	cset	w24, ne  // ne = any
  40727c:	mov	x19, #0x0                   	// #0
  407280:	cmp	x22, x19
  407284:	b.eq	407340 <ferror@plt+0x5d60>  // b.none
  407288:	ldrb	w0, [x23, x19]
  40728c:	cmp	w0, #0x30
  407290:	cset	w26, eq  // eq = none
  407294:	cmp	w0, #0x2e
  407298:	csinc	w26, w26, wzr, ne  // ne = any
  40729c:	cbnz	w26, 407338 <ferror@plt+0x5d58>
  4072a0:	add	x0, x25, #0x1
  4072a4:	add	x1, x23, x22
  4072a8:	sub	x1, x1, x0
  4072ac:	and	x24, x24, #0xff
  4072b0:	mov	x21, #0x9                   	// #9
  4072b4:	mul	x0, x1, x24
  4072b8:	mov	x1, #0x8                   	// #8
  4072bc:	str	x0, [x20, #16]
  4072c0:	bl	402770 <ferror@plt+0x1190>
  4072c4:	udiv	x0, x0, x21
  4072c8:	cmp	x23, x25
  4072cc:	csel	x19, x19, xzr, ne  // ne = any
  4072d0:	mov	x1, #0x8                   	// #8
  4072d4:	str	x0, [x20, #8]
  4072d8:	sub	x0, x22, x24
  4072dc:	sub	x0, x0, x19
  4072e0:	bl	402770 <ferror@plt+0x1190>
  4072e4:	mov	x1, x0
  4072e8:	ldr	x0, [x20, #16]
  4072ec:	udiv	x19, x0, x21
  4072f0:	add	x19, x19, x19, lsl #3
  4072f4:	subs	x19, x0, x19
  4072f8:	b.eq	407300 <ferror@plt+0x5d20>  // b.none
  4072fc:	sub	x19, x21, x19
  407300:	add	x1, x1, x19
  407304:	mov	x0, x20
  407308:	udiv	x1, x1, x21
  40730c:	str	x1, [x20, #24]
  407310:	bl	404140 <ferror@plt+0x2b60>
  407314:	ldr	x0, [x20]
  407318:	mov	w1, #0x0                   	// #0
  40731c:	ldr	x2, [x20, #24]
  407320:	lsl	x2, x2, #2
  407324:	bl	4013a0 <memset@plt>
  407328:	cbz	w26, 407348 <ferror@plt+0x5d68>
  40732c:	str	xzr, [x20, #8]
  407330:	str	xzr, [x20, #24]
  407334:	b	407230 <ferror@plt+0x5c50>
  407338:	add	x19, x19, #0x1
  40733c:	b	407280 <ferror@plt+0x5ca0>
  407340:	mov	w26, #0x1                   	// #1
  407344:	b	4072a0 <ferror@plt+0x5cc0>
  407348:	adrp	x0, 410000 <ferror@plt+0xea20>
  40734c:	add	x0, x0, #0x5b0
  407350:	sub	x26, x22, #0x1
  407354:	mov	x27, #0x9                   	// #9
  407358:	mov	w28, #0x39                  	// #57
  40735c:	ldr	x25, [x0, x19, lsl #3]
  407360:	cmp	x22, x26
  407364:	b.ls	407230 <ferror@plt+0x5c50>  // b.plast
  407368:	ldrb	w21, [x23, x26]
  40736c:	cmp	w21, #0x2e
  407370:	b.ne	407384 <ferror@plt+0x5da4>  // b.any
  407374:	sub	x19, x19, #0x1
  407378:	sub	x26, x26, #0x1
  40737c:	add	x19, x19, #0x1
  407380:	b	407360 <ferror@plt+0x5d80>
  407384:	udiv	x24, x19, x27
  407388:	bl	4014a0 <__ctype_b_loc@plt>
  40738c:	ldr	x0, [x0]
  407390:	mov	x3, #0xa                   	// #10
  407394:	ldr	x1, [x20]
  407398:	mov	x2, #0x1                   	// #1
  40739c:	ldrh	w0, [x0, w21, uxtw #1]
  4073a0:	tst	x0, #0x100
  4073a4:	lsl	x0, x24, #2
  4073a8:	csel	w21, w21, w28, eq  // eq = none
  4073ac:	sub	w21, w21, #0x30
  4073b0:	ldr	w4, [x1, x0]
  4073b4:	madd	w21, w21, w25, w4
  4073b8:	str	w21, [x1, x0]
  4073bc:	add	x1, x19, #0x1
  4073c0:	mul	x25, x25, x3
  4073c4:	udiv	x0, x1, x27
  4073c8:	add	x0, x0, x0, lsl #3
  4073cc:	cmp	x1, x0
  4073d0:	csel	x25, x25, x2, ne  // ne = any
  4073d4:	b	407378 <ferror@plt+0x5d98>
  4073d8:	mov	x0, x1
  4073dc:	bl	4012a0 <strlen@plt>
  4073e0:	mov	x1, #0x0                   	// #0
  4073e4:	mov	x23, x0
  4073e8:	mov	w0, #0x1                   	// #1
  4073ec:	cmp	w0, #0x0
  4073f0:	ccmp	x23, x1, #0x0, ne  // ne = any
  4073f4:	b.hi	407538 <ferror@plt+0x5f58>  // b.pmore
  4073f8:	cbnz	w0, 407230 <ferror@plt+0x5c50>
  4073fc:	mov	x24, #0x0                   	// #0
  407400:	add	x0, sp, #0x60
  407404:	mov	x1, #0x21                  	// #33
  407408:	bl	404dcc <ferror@plt+0x37ec>
  40740c:	add	x0, sp, #0x90
  407410:	mov	x1, #0x21                  	// #33
  407414:	bl	404dcc <ferror@plt+0x37ec>
  407418:	cmp	x23, x24
  40741c:	b.eq	4075b0 <ferror@plt+0x5fd0>  // b.none
  407420:	ldrb	w0, [x21, x24]
  407424:	cbnz	w0, 407554 <ferror@plt+0x5f74>
  407428:	add	x0, sp, #0xc0
  40742c:	mov	x1, #0x21                  	// #33
  407430:	bl	404dcc <ferror@plt+0x37ec>
  407434:	add	x28, x24, #0x1
  407438:	add	x0, sp, #0xf0
  40743c:	mov	x1, #0x2                   	// #2
  407440:	add	x26, sp, #0xc0
  407444:	bl	404dcc <ferror@plt+0x37ec>
  407448:	add	x25, sp, #0x90
  40744c:	mvn	x24, x24
  407450:	mov	x1, #0x2                   	// #2
  407454:	add	x0, sp, #0x120
  407458:	bl	404dcc <ferror@plt+0x37ec>
  40745c:	add	x0, sp, #0x90
  407460:	bl	404ad4 <ferror@plt+0x34f4>
  407464:	adrp	x0, 429000 <ferror@plt+0x27a20>
  407468:	add	x27, x24, x28
  40746c:	ldr	x1, [x0, #592]
  407470:	ldr	w0, [x1, #1128]
  407474:	ldr	w2, [x1, #1132]
  407478:	cmp	w0, w2
  40747c:	b.eq	4075c0 <ferror@plt+0x5fe0>  // b.none
  407480:	ldr	w0, [x1, #1128]
  407484:	cmp	w2, w0
  407488:	b.ne	407668 <ferror@plt+0x6088>  // b.any
  40748c:	lsl	x3, x27, #1
  407490:	add	x2, sp, #0x120
  407494:	mov	x1, x25
  407498:	add	x0, sp, #0xf0
  40749c:	bl	407198 <ferror@plt+0x5bb8>
  4074a0:	mov	w19, w0
  4074a4:	cbnz	w0, 4074f0 <ferror@plt+0x5f10>
  4074a8:	mov	x1, x27
  4074ac:	add	x0, sp, #0x120
  4074b0:	bl	404c78 <ferror@plt+0x3698>
  4074b4:	mov	x3, x27
  4074b8:	mov	x2, x20
  4074bc:	add	x1, sp, #0x120
  4074c0:	mov	x0, x20
  4074c4:	bl	405f24 <ferror@plt+0x4944>
  4074c8:	mov	w19, w0
  4074cc:	cbnz	w0, 4074f0 <ferror@plt+0x5f10>
  4074d0:	ldr	x0, [x20, #24]
  4074d4:	cbz	x0, 40765c <ferror@plt+0x607c>
  4074d8:	ldr	x1, [x20, #16]
  4074dc:	cmp	x1, x27
  4074e0:	b.cs	4074f0 <ferror@plt+0x5f10>  // b.hs, b.nlast
  4074e4:	sub	x1, x27, x1
  4074e8:	mov	x0, x20
  4074ec:	bl	404580 <ferror@plt+0x2fa0>
  4074f0:	add	x0, sp, #0x120
  4074f4:	bl	404e0c <ferror@plt+0x382c>
  4074f8:	add	x0, sp, #0xf0
  4074fc:	bl	404e0c <ferror@plt+0x382c>
  407500:	add	x0, sp, #0xc0
  407504:	bl	404e0c <ferror@plt+0x382c>
  407508:	add	x0, sp, #0x90
  40750c:	bl	404e0c <ferror@plt+0x382c>
  407510:	add	x0, sp, #0x60
  407514:	bl	404e0c <ferror@plt+0x382c>
  407518:	mov	w0, w19
  40751c:	ldp	x19, x20, [sp, #16]
  407520:	ldp	x21, x22, [sp, #32]
  407524:	ldp	x23, x24, [sp, #48]
  407528:	ldp	x25, x26, [sp, #64]
  40752c:	ldp	x27, x28, [sp, #80]
  407530:	ldp	x29, x30, [sp], #336
  407534:	ret
  407538:	ldrb	w2, [x21, x1]
  40753c:	add	x1, x1, #0x1
  407540:	cmp	w2, #0x2e
  407544:	cset	w0, eq  // eq = none
  407548:	cmp	w2, #0x30
  40754c:	csinc	w0, w0, wzr, ne  // ne = any
  407550:	b	4073ec <ferror@plt+0x5e0c>
  407554:	cmp	w0, #0x2e
  407558:	b.eq	407428 <ferror@plt+0x5e48>  // b.none
  40755c:	mov	x1, x22
  407560:	bl	404284 <ferror@plt+0x2ca4>
  407564:	add	x2, sp, #0x90
  407568:	mov	x25, x0
  40756c:	mov	x1, x22
  407570:	mov	x0, x20
  407574:	bl	404188 <ferror@plt+0x2ba8>
  407578:	mov	w19, w0
  40757c:	cbnz	w0, 407508 <ferror@plt+0x5f28>
  407580:	mov	x1, x25
  407584:	add	x0, sp, #0x60
  407588:	bl	4057a4 <ferror@plt+0x41c4>
  40758c:	mov	x2, x20
  407590:	add	x1, sp, #0x60
  407594:	add	x0, sp, #0x90
  407598:	mov	x3, #0x0                   	// #0
  40759c:	bl	405f24 <ferror@plt+0x4944>
  4075a0:	mov	w19, w0
  4075a4:	cbnz	w0, 407508 <ferror@plt+0x5f28>
  4075a8:	add	x24, x24, #0x1
  4075ac:	b	407418 <ferror@plt+0x5e38>
  4075b0:	ldrb	w0, [x21, x23]
  4075b4:	cbnz	w0, 407428 <ferror@plt+0x5e48>
  4075b8:	mov	w19, #0x0                   	// #0
  4075bc:	b	407508 <ferror@plt+0x5f28>
  4075c0:	cmp	x23, x28
  4075c4:	b.ls	407480 <ferror@plt+0x5ea0>  // b.plast
  4075c8:	ldrb	w0, [x21, x28]
  4075cc:	cbz	w0, 407480 <ferror@plt+0x5ea0>
  4075d0:	mov	x1, x22
  4075d4:	bl	404284 <ferror@plt+0x2ca4>
  4075d8:	add	x2, sp, #0x120
  4075dc:	mov	x27, x0
  4075e0:	mov	x1, x22
  4075e4:	add	x0, sp, #0xf0
  4075e8:	bl	404188 <ferror@plt+0x2ba8>
  4075ec:	mov	w19, w0
  4075f0:	cbnz	w0, 4074f0 <ferror@plt+0x5f10>
  4075f4:	mov	x1, x27
  4075f8:	add	x0, sp, #0x60
  4075fc:	bl	4057a4 <ferror@plt+0x41c4>
  407600:	add	x2, sp, #0xf0
  407604:	add	x1, sp, #0x60
  407608:	add	x0, sp, #0x120
  40760c:	mov	x3, #0x0                   	// #0
  407610:	bl	405f24 <ferror@plt+0x4944>
  407614:	mov	w19, w0
  407618:	cbnz	w0, 4074f0 <ferror@plt+0x5f10>
  40761c:	mov	x2, x26
  407620:	mov	x1, x22
  407624:	mov	x0, x25
  407628:	bl	404188 <ferror@plt+0x2ba8>
  40762c:	mov	w19, w0
  407630:	cbnz	w0, 4074f0 <ferror@plt+0x5f10>
  407634:	ldr	x0, [x26, #8]
  407638:	ldr	x1, [x26, #24]
  40763c:	cmp	x1, x0
  407640:	b.cs	407648 <ferror@plt+0x6068>  // b.hs, b.nlast
  407644:	str	x0, [x26, #24]
  407648:	mov	x0, x25
  40764c:	add	x28, x28, #0x1
  407650:	mov	x25, x26
  407654:	mov	x26, x0
  407658:	b	407464 <ferror@plt+0x5e84>
  40765c:	stp	xzr, xzr, [x20, #8]
  407660:	strb	wzr, [x20, #40]
  407664:	b	4074f0 <ferror@plt+0x5f10>
  407668:	mov	w19, #0x8                   	// #8
  40766c:	b	4074f0 <ferror@plt+0x5f10>
  407670:	stp	x29, x30, [sp, #-80]!
  407674:	mov	x4, x0
  407678:	mov	x5, x1
  40767c:	mov	x3, x2
  407680:	mov	x29, sp
  407684:	add	x0, sp, #0x18
  407688:	stp	x0, xzr, [sp, #32]
  40768c:	mov	x0, #0x2                   	// #2
  407690:	stp	xzr, xzr, [sp, #48]
  407694:	str	x0, [sp, #64]
  407698:	add	x0, sp, #0x20
  40769c:	strb	wzr, [sp, #72]
  4076a0:	bl	404ad4 <ferror@plt+0x34f4>
  4076a4:	add	x0, sp, #0x20
  4076a8:	mov	x2, x5
  4076ac:	mov	x1, x4
  4076b0:	bl	407198 <ferror@plt+0x5bb8>
  4076b4:	ldp	x29, x30, [sp], #80
  4076b8:	ret
  4076bc:	stp	x29, x30, [sp, #-160]!
  4076c0:	mov	x29, sp
  4076c4:	stp	x21, x22, [sp, #32]
  4076c8:	ldr	x22, [x1, #8]
  4076cc:	stp	x19, x20, [sp, #16]
  4076d0:	stp	x23, x24, [sp, #48]
  4076d4:	stp	x25, x26, [sp, #64]
  4076d8:	str	x27, [sp, #80]
  4076dc:	str	xzr, [sp, #104]
  4076e0:	cbz	x22, 40770c <ferror@plt+0x612c>
  4076e4:	mov	x1, #0x0                   	// #0
  4076e8:	mov	w0, #0x1                   	// #1
  4076ec:	bl	402510 <ferror@plt+0xf30>
  4076f0:	ldp	x19, x20, [sp, #16]
  4076f4:	ldp	x21, x22, [sp, #32]
  4076f8:	ldp	x23, x24, [sp, #48]
  4076fc:	ldp	x25, x26, [sp, #64]
  407700:	ldr	x27, [sp, #80]
  407704:	ldp	x29, x30, [sp], #160
  407708:	ret
  40770c:	mov	x19, x1
  407710:	mov	x20, x2
  407714:	ldr	x1, [x1, #24]
  407718:	cbnz	x1, 40772c <ferror@plt+0x614c>
  40771c:	mov	x0, x2
  407720:	bl	404ad4 <ferror@plt+0x34f4>
  407724:	mov	w0, #0x0                   	// #0
  407728:	b	4076f0 <ferror@plt+0x6110>
  40772c:	ldr	x2, [x0, #24]
  407730:	mov	x24, x0
  407734:	ldrb	w23, [x19, #40]
  407738:	mov	x21, x3
  40773c:	cbnz	x2, 407760 <ferror@plt+0x6180>
  407740:	cbz	w23, 407750 <ferror@plt+0x6170>
  407744:	mov	x1, #0x0                   	// #0
  407748:	mov	w0, #0x3                   	// #3
  40774c:	b	4076ec <ferror@plt+0x610c>
  407750:	stp	xzr, x3, [x20, #8]
  407754:	str	xzr, [x20, #24]
  407758:	strb	wzr, [x20, #40]
  40775c:	b	407724 <ferror@plt+0x6144>
  407760:	cmp	x1, #0x1
  407764:	b.ne	40779c <ferror@plt+0x61bc>  // b.any
  407768:	ldr	x1, [x19]
  40776c:	ldr	w1, [x1]
  407770:	cmp	w1, #0x1
  407774:	b.ne	40779c <ferror@plt+0x61bc>  // b.any
  407778:	cbnz	w23, 40778c <ferror@plt+0x61ac>
  40777c:	mov	x1, x0
  407780:	mov	x0, x20
  407784:	bl	404eec <ferror@plt+0x390c>
  407788:	b	407724 <ferror@plt+0x6144>
  40778c:	mov	x2, x3
  407790:	mov	x1, x20
  407794:	bl	407670 <ferror@plt+0x6090>
  407798:	b	4076f0 <ferror@plt+0x6110>
  40779c:	strb	wzr, [x19, #40]
  4077a0:	add	x1, sp, #0x68
  4077a4:	mov	x0, x19
  4077a8:	bl	405604 <ferror@plt+0x4024>
  4077ac:	strb	w23, [x19, #40]
  4077b0:	cbnz	w0, 4076f0 <ferror@plt+0x6110>
  4077b4:	mov	x1, x24
  4077b8:	add	x0, sp, #0x70
  4077bc:	bl	40553c <ferror@plt+0x3f5c>
  4077c0:	ldr	x26, [x24, #16]
  4077c4:	cbnz	w23, 4077e0 <ferror@plt+0x6200>
  4077c8:	ldr	x0, [sp, #104]
  4077cc:	cmp	x26, x21
  4077d0:	csel	x21, x26, x21, cs  // cs = hs, nlast
  4077d4:	mul	x0, x26, x0
  4077d8:	cmp	x0, x21
  4077dc:	csel	x21, x0, x21, ls  // ls = plast
  4077e0:	adrp	x24, 429000 <ferror@plt+0x27a20>
  4077e4:	add	x25, x24, #0x250
  4077e8:	ldr	x0, [x25]
  4077ec:	ldr	w2, [x0, #1128]
  4077f0:	ldr	w1, [x0, #1132]
  4077f4:	cmp	w2, w1
  4077f8:	b.ne	407804 <ferror@plt+0x6224>  // b.any
  4077fc:	ldr	x2, [sp, #104]
  407800:	tbz	w2, #0, 407878 <ferror@plt+0x6298>
  407804:	ldr	w0, [x0, #1128]
  407808:	cmp	w1, w0
  40780c:	b.ne	40793c <ferror@plt+0x635c>  // b.any
  407810:	mov	x27, x26
  407814:	add	x1, sp, #0x70
  407818:	mov	x0, x20
  40781c:	bl	404eec <ferror@plt+0x390c>
  407820:	ldr	x1, [x25]
  407824:	ldr	w0, [x1, #1128]
  407828:	ldr	w2, [x1, #1132]
  40782c:	cmp	w0, w2
  407830:	b.eq	4078a8 <ferror@plt+0x62c8>  // b.none
  407834:	ldr	w0, [x1, #1128]
  407838:	cmp	w2, w0
  40783c:	b.ne	40793c <ferror@plt+0x635c>  // b.any
  407840:	cbnz	w23, 407910 <ferror@plt+0x6330>
  407844:	ldr	x1, [x20, #16]
  407848:	cmp	x1, x21
  40784c:	b.ls	40785c <ferror@plt+0x627c>  // b.plast
  407850:	sub	x1, x1, x21
  407854:	mov	x0, x20
  407858:	bl	404c78 <ferror@plt+0x3698>
  40785c:	ldr	x0, [x20, #24]
  407860:	cmp	x0, x22
  407864:	b.ne	40792c <ferror@plt+0x634c>  // b.any
  407868:	stp	xzr, x21, [x20, #8]
  40786c:	str	xzr, [x20, #24]
  407870:	strb	wzr, [x20, #40]
  407874:	b	40793c <ferror@plt+0x635c>
  407878:	add	x2, sp, #0x70
  40787c:	lsl	x26, x26, #1
  407880:	mov	x3, x26
  407884:	mov	x1, x2
  407888:	mov	x0, x2
  40788c:	bl	407144 <ferror@plt+0x5b64>
  407890:	mov	w19, w0
  407894:	cbnz	w0, 407900 <ferror@plt+0x6320>
  407898:	ldr	x0, [sp, #104]
  40789c:	lsr	x0, x0, #1
  4078a0:	str	x0, [sp, #104]
  4078a4:	b	4077e8 <ferror@plt+0x6208>
  4078a8:	ldr	x0, [sp, #104]
  4078ac:	lsr	x0, x0, #1
  4078b0:	str	x0, [sp, #104]
  4078b4:	cbz	x0, 407834 <ferror@plt+0x6254>
  4078b8:	add	x2, sp, #0x70
  4078bc:	lsl	x26, x26, #1
  4078c0:	mov	x3, x26
  4078c4:	mov	x1, x2
  4078c8:	mov	x0, x2
  4078cc:	bl	407144 <ferror@plt+0x5b64>
  4078d0:	mov	w19, w0
  4078d4:	cbnz	w0, 407900 <ferror@plt+0x6320>
  4078d8:	ldr	x0, [sp, #104]
  4078dc:	tbz	w0, #0, 407820 <ferror@plt+0x6240>
  4078e0:	add	x27, x27, x26
  4078e4:	mov	x2, x20
  4078e8:	mov	x3, x27
  4078ec:	add	x1, sp, #0x70
  4078f0:	mov	x0, x20
  4078f4:	bl	407144 <ferror@plt+0x5b64>
  4078f8:	mov	w19, w0
  4078fc:	cbz	w0, 407820 <ferror@plt+0x6240>
  407900:	add	x0, sp, #0x70
  407904:	bl	404e0c <ferror@plt+0x382c>
  407908:	mov	w0, w19
  40790c:	b	4076f0 <ferror@plt+0x6110>
  407910:	mov	x2, x21
  407914:	mov	x1, x20
  407918:	mov	x0, x20
  40791c:	bl	407670 <ferror@plt+0x6090>
  407920:	mov	w19, w0
  407924:	cbz	w0, 407844 <ferror@plt+0x6264>
  407928:	b	407900 <ferror@plt+0x6320>
  40792c:	ldr	x1, [x20]
  407930:	ldr	w1, [x1, x22, lsl #2]
  407934:	add	x22, x22, #0x1
  407938:	cbz	w1, 407860 <ferror@plt+0x6280>
  40793c:	ldr	x0, [x24, #592]
  407940:	ldr	w1, [x0, #1128]
  407944:	ldr	w0, [x0, #1132]
  407948:	cmp	w1, w0
  40794c:	cset	w0, ne  // ne = any
  407950:	lsl	w19, w0, #3
  407954:	b	407900 <ferror@plt+0x6320>
  407958:	stp	x29, x30, [sp, #-48]!
  40795c:	mov	x29, sp
  407960:	stp	x19, x20, [sp, #16]
  407964:	mov	x20, x0
  407968:	mov	x19, x3
  40796c:	stp	x21, x22, [sp, #32]
  407970:	mov	x21, x1
  407974:	mov	x22, x2
  407978:	mov	x2, x3
  40797c:	bl	405890 <ferror@plt+0x42b0>
  407980:	mov	x3, x19
  407984:	mov	x5, x0
  407988:	mov	x2, x22
  40798c:	mov	x1, x21
  407990:	mov	x0, x20
  407994:	adrp	x4, 407000 <ferror@plt+0x5a20>
  407998:	ldp	x19, x20, [sp, #16]
  40799c:	add	x4, x4, #0x6c
  4079a0:	ldp	x21, x22, [sp, #32]
  4079a4:	ldp	x29, x30, [sp], #48
  4079a8:	b	404e14 <ferror@plt+0x3834>
  4079ac:	stp	x29, x30, [sp, #-48]!
  4079b0:	mov	x29, sp
  4079b4:	stp	x19, x20, [sp, #16]
  4079b8:	mov	x20, x0
  4079bc:	mov	x19, x3
  4079c0:	stp	x21, x22, [sp, #32]
  4079c4:	mov	x21, x1
  4079c8:	mov	x22, x2
  4079cc:	mov	x2, x3
  4079d0:	bl	405ee4 <ferror@plt+0x4904>
  4079d4:	mov	x3, x19
  4079d8:	mov	x5, x0
  4079dc:	mov	x2, x22
  4079e0:	mov	x1, x21
  4079e4:	mov	x0, x20
  4079e8:	adrp	x4, 407000 <ferror@plt+0x5a20>
  4079ec:	ldp	x19, x20, [sp, #16]
  4079f0:	add	x4, x4, #0x6bc
  4079f4:	ldp	x21, x22, [sp, #32]
  4079f8:	ldp	x29, x30, [sp], #48
  4079fc:	b	404e14 <ferror@plt+0x3834>
  407a00:	ldr	x4, [x0, #8]
  407a04:	ldr	x7, [x1, #8]
  407a08:	ldr	x5, [x0, #24]
  407a0c:	ldr	x6, [x1, #24]
  407a10:	sub	x5, x5, x7
  407a14:	sub	x4, x6, x4
  407a18:	add	x5, x5, x4
  407a1c:	adrp	x4, 405000 <ferror@plt+0x3a20>
  407a20:	add	x4, x4, #0x740
  407a24:	b	404e14 <ferror@plt+0x3834>
  407a28:	ldr	x4, [x0, #8]
  407a2c:	ldr	x7, [x1, #8]
  407a30:	ldr	x5, [x0, #24]
  407a34:	ldr	x6, [x1, #24]
  407a38:	sub	x5, x5, x7
  407a3c:	sub	x4, x6, x4
  407a40:	add	x5, x5, x4
  407a44:	adrp	x4, 405000 <ferror@plt+0x3a20>
  407a48:	add	x4, x4, #0x708
  407a4c:	b	404e14 <ferror@plt+0x3834>
  407a50:	ldr	x4, [x0, #8]
  407a54:	ldr	x7, [x1, #8]
  407a58:	ldr	x5, [x0, #24]
  407a5c:	ldr	x6, [x1, #24]
  407a60:	sub	x5, x5, x7
  407a64:	sub	x4, x6, x4
  407a68:	add	x5, x5, x4
  407a6c:	adrp	x4, 405000 <ferror@plt+0x3a20>
  407a70:	add	x4, x4, #0x6c8
  407a74:	b	404e14 <ferror@plt+0x3834>
  407a78:	stp	x29, x30, [sp, #-352]!
  407a7c:	mov	x29, sp
  407a80:	stp	x19, x20, [sp, #16]
  407a84:	mov	x20, x1
  407a88:	ldrb	w1, [x0, #40]
  407a8c:	stp	x21, x22, [sp, #32]
  407a90:	stp	x23, x24, [sp, #48]
  407a94:	stp	x25, x26, [sp, #64]
  407a98:	str	x27, [sp, #80]
  407a9c:	cbz	w1, 407ad0 <ferror@plt+0x64f0>
  407aa0:	mov	x1, #0x0                   	// #0
  407aa4:	mov	w0, #0x0                   	// #0
  407aa8:	bl	402510 <ferror@plt+0xf30>
  407aac:	mov	w19, w0
  407ab0:	mov	w0, w19
  407ab4:	ldp	x19, x20, [sp, #16]
  407ab8:	ldp	x21, x22, [sp, #32]
  407abc:	ldp	x23, x24, [sp, #48]
  407ac0:	ldp	x25, x26, [sp, #64]
  407ac4:	ldr	x27, [sp, #80]
  407ac8:	ldp	x29, x30, [sp], #352
  407acc:	ret
  407ad0:	ldr	x22, [x0, #16]
  407ad4:	mov	x21, x0
  407ad8:	cmp	x22, x2
  407adc:	csel	x22, x22, x2, cs  // cs = hs, nlast
  407ae0:	bl	404a64 <ferror@plt+0x3484>
  407ae4:	mov	x1, #0x1                   	// #1
  407ae8:	bl	402770 <ferror@plt+0x1190>
  407aec:	mov	x1, #0x8                   	// #8
  407af0:	mov	x19, x0
  407af4:	mov	x0, x22
  407af8:	bl	402770 <ferror@plt+0x1190>
  407afc:	mov	x2, #0x9                   	// #9
  407b00:	lsr	x1, x19, #1
  407b04:	udiv	x2, x0, x2
  407b08:	ldr	x0, [x21, #8]
  407b0c:	cmp	x0, x2
  407b10:	csel	x0, x0, x2, cs  // cs = hs, nlast
  407b14:	bl	402770 <ferror@plt+0x1190>
  407b18:	mov	x1, #0x1                   	// #1
  407b1c:	bl	402770 <ferror@plt+0x1190>
  407b20:	mov	x1, x0
  407b24:	mov	x0, x20
  407b28:	bl	404dcc <ferror@plt+0x37ec>
  407b2c:	ldr	x0, [x21, #24]
  407b30:	cbnz	x0, 407b48 <ferror@plt+0x6568>
  407b34:	stp	xzr, x22, [x20, #8]
  407b38:	str	xzr, [x20, #24]
  407b3c:	strb	wzr, [x20, #40]
  407b40:	mov	w19, #0x0                   	// #0
  407b44:	b	407ab0 <ferror@plt+0x64d0>
  407b48:	cmp	x0, #0x1
  407b4c:	b.ne	407b80 <ferror@plt+0x65a0>  // b.any
  407b50:	ldr	x0, [x21, #8]
  407b54:	cbnz	x0, 407b80 <ferror@plt+0x65a0>
  407b58:	ldr	x0, [x21]
  407b5c:	ldr	w0, [x0]
  407b60:	cmp	w0, #0x1
  407b64:	b.ne	407b80 <ferror@plt+0x65a0>  // b.any
  407b68:	mov	x0, x20
  407b6c:	bl	404ad4 <ferror@plt+0x34f4>
  407b70:	mov	x1, x22
  407b74:	mov	x0, x20
  407b78:	bl	404580 <ferror@plt+0x2fa0>
  407b7c:	b	407b40 <ferror@plt+0x6560>
  407b80:	mov	x1, #0x8                   	// #8
  407b84:	mov	x0, x22
  407b88:	bl	402770 <ferror@plt+0x1190>
  407b8c:	mov	x1, #0x9                   	// #9
  407b90:	udiv	x0, x0, x1
  407b94:	ldr	x1, [x21, #8]
  407b98:	cmp	x1, x0
  407b9c:	csel	x1, x1, x0, cs  // cs = hs, nlast
  407ba0:	ldr	x0, [x21, #24]
  407ba4:	bl	402770 <ferror@plt+0x1190>
  407ba8:	mov	x19, x0
  407bac:	mov	x1, x0
  407bb0:	add	x0, sp, #0x70
  407bb4:	bl	404dcc <ferror@plt+0x37ec>
  407bb8:	mov	x1, x19
  407bbc:	add	x0, sp, #0xa0
  407bc0:	bl	404dcc <ferror@plt+0x37ec>
  407bc4:	stp	xzr, xzr, [sp, #224]
  407bc8:	mov	x2, #0x1                   	// #1
  407bcc:	add	x0, sp, #0x68
  407bd0:	stp	x0, xzr, [sp, #208]
  407bd4:	add	x0, sp, #0xd0
  407bd8:	str	x2, [sp, #240]
  407bdc:	strb	wzr, [sp, #248]
  407be0:	bl	404ad4 <ferror@plt+0x34f4>
  407be4:	ldr	x0, [sp, #208]
  407be8:	mov	w1, #0x6500                	// #25856
  407bec:	movk	w1, #0x1dcd, lsl #16
  407bf0:	str	w1, [x0]
  407bf4:	mov	x1, x19
  407bf8:	add	x0, sp, #0x100
  407bfc:	stp	x2, x2, [sp, #216]
  407c00:	str	x2, [sp, #232]
  407c04:	bl	404dcc <ferror@plt+0x37ec>
  407c08:	mov	x1, x19
  407c0c:	add	x0, sp, #0x130
  407c10:	bl	404dcc <ferror@plt+0x37ec>
  407c14:	add	x0, sp, #0x70
  407c18:	bl	404ad4 <ferror@plt+0x34f4>
  407c1c:	mov	x0, x21
  407c20:	bl	404a64 <ferror@plt+0x3484>
  407c24:	cbnz	x0, 407c94 <ferror@plt+0x66b4>
  407c28:	adrp	x25, 429000 <ferror@plt+0x27a20>
  407c2c:	add	x24, x22, #0xb
  407c30:	add	x23, sp, #0xa0
  407c34:	add	x27, sp, #0x70
  407c38:	mov	x26, x25
  407c3c:	stp	xzr, xzr, [sp, #120]
  407c40:	ldr	x0, [x25, #592]
  407c44:	ldr	w1, [x0, #1128]
  407c48:	ldr	w0, [x0, #1132]
  407c4c:	cmp	w1, w0
  407c50:	b.eq	407cf8 <ferror@plt+0x6718>  // b.none
  407c54:	ldr	x0, [x26, #592]
  407c58:	ldr	w1, [x0, #1128]
  407c5c:	ldr	w0, [x0, #1132]
  407c60:	cmp	w1, w0
  407c64:	b.ne	407d6c <ferror@plt+0x678c>  // b.any
  407c68:	mov	x1, x27
  407c6c:	mov	x0, x20
  407c70:	bl	404eec <ferror@plt+0x390c>
  407c74:	ldr	x1, [x20, #16]
  407c78:	cmp	x1, x22
  407c7c:	b.ls	407c8c <ferror@plt+0x66ac>  // b.plast
  407c80:	sub	x1, x1, x22
  407c84:	mov	x0, x20
  407c88:	bl	404c78 <ferror@plt+0x3698>
  407c8c:	mov	w19, #0x0                   	// #0
  407c90:	b	407cd4 <ferror@plt+0x66f4>
  407c94:	tst	x0, #0x1
  407c98:	mov	w2, #0x6                   	// #6
  407c9c:	mov	w1, #0x2                   	// #2
  407ca0:	csel	w1, w1, w2, ne  // ne = any
  407ca4:	ldr	x2, [sp, #112]
  407ca8:	str	w1, [x2]
  407cac:	add	x1, x0, #0x1
  407cb0:	and	x1, x1, #0xfffffffffffffffe
  407cb4:	add	x0, sp, #0x70
  407cb8:	sub	x1, x1, #0x2
  407cbc:	lsr	x1, x1, #1
  407cc0:	bl	4047bc <ferror@plt+0x31dc>
  407cc4:	mov	w19, w0
  407cc8:	cbz	w0, 407c28 <ferror@plt+0x6648>
  407ccc:	mov	x0, x20
  407cd0:	bl	404e0c <ferror@plt+0x382c>
  407cd4:	add	x0, sp, #0x130
  407cd8:	bl	404e0c <ferror@plt+0x382c>
  407cdc:	add	x0, sp, #0x100
  407ce0:	bl	404e0c <ferror@plt+0x382c>
  407ce4:	add	x0, sp, #0xa0
  407ce8:	bl	404e0c <ferror@plt+0x382c>
  407cec:	add	x0, sp, #0x70
  407cf0:	bl	404e0c <ferror@plt+0x382c>
  407cf4:	b	407ab0 <ferror@plt+0x64d0>
  407cf8:	mov	x1, x27
  407cfc:	mov	x0, x23
  407d00:	bl	404af0 <ferror@plt+0x3510>
  407d04:	cbz	x0, 407c54 <ferror@plt+0x6674>
  407d08:	mov	x3, x24
  407d0c:	add	x2, sp, #0x100
  407d10:	mov	x1, x27
  407d14:	mov	x0, x21
  407d18:	bl	407198 <ferror@plt+0x5bb8>
  407d1c:	mov	w19, w0
  407d20:	cbnz	w0, 407ccc <ferror@plt+0x66ec>
  407d24:	mov	x3, x24
  407d28:	add	x2, sp, #0x130
  407d2c:	add	x1, sp, #0x100
  407d30:	mov	x0, x27
  407d34:	bl	405f24 <ferror@plt+0x4944>
  407d38:	mov	w19, w0
  407d3c:	cbnz	w0, 407ccc <ferror@plt+0x66ec>
  407d40:	mov	x2, x23
  407d44:	mov	x3, x24
  407d48:	add	x1, sp, #0xd0
  407d4c:	add	x0, sp, #0x130
  407d50:	bl	407144 <ferror@plt+0x5b64>
  407d54:	mov	w19, w0
  407d58:	mov	x0, x23
  407d5c:	mov	x23, x27
  407d60:	cbnz	w19, 407ccc <ferror@plt+0x66ec>
  407d64:	mov	x27, x0
  407d68:	b	407c40 <ferror@plt+0x6660>
  407d6c:	mov	w19, #0x8                   	// #8
  407d70:	b	407ccc <ferror@plt+0x66ec>
  407d74:	stp	x29, x30, [sp, #-144]!
  407d78:	mov	x29, sp
  407d7c:	stp	x21, x22, [sp, #32]
  407d80:	mov	x21, x3
  407d84:	ldr	x22, [x1, #16]
  407d88:	stp	x19, x20, [sp, #16]
  407d8c:	mov	x20, x2
  407d90:	ldr	x2, [x0, #16]
  407d94:	add	x22, x4, x22
  407d98:	mov	x19, x0
  407d9c:	stp	x23, x24, [sp, #48]
  407da0:	cmp	x22, x2
  407da4:	csel	x22, x22, x2, cs  // cs = hs, nlast
  407da8:	mov	x23, x1
  407dac:	mov	x2, x22
  407db0:	str	x25, [sp, #64]
  407db4:	mov	x25, x4
  407db8:	bl	405890 <ferror@plt+0x42b0>
  407dbc:	cmp	x19, x20
  407dc0:	mov	x1, x0
  407dc4:	b.ne	407e70 <ferror@plt+0x6890>  // b.any
  407dc8:	ldp	x2, x3, [x19]
  407dcc:	stp	x2, x3, [sp, #96]
  407dd0:	mov	x0, x19
  407dd4:	ldp	x2, x3, [x19, #16]
  407dd8:	stp	x2, x3, [sp, #112]
  407ddc:	mov	w24, #0x1                   	// #1
  407de0:	ldp	x2, x3, [x19, #32]
  407de4:	stp	x2, x3, [sp, #128]
  407de8:	bl	404dcc <ferror@plt+0x37ec>
  407dec:	add	x0, sp, #0x60
  407df0:	ldr	x1, [x19, #24]
  407df4:	ldr	x2, [x23, #24]
  407df8:	cbz	x1, 407e84 <ferror@plt+0x68a4>
  407dfc:	ldr	x1, [x19, #8]
  407e00:	cbnz	x1, 407e84 <ferror@plt+0x68a4>
  407e04:	ldr	x1, [x23, #8]
  407e08:	orr	x1, x25, x1
  407e0c:	cbnz	x1, 407e84 <ferror@plt+0x68a4>
  407e10:	cmp	x2, #0x1
  407e14:	b.ne	407e84 <ferror@plt+0x68a4>  // b.any
  407e18:	ldr	x1, [x23]
  407e1c:	add	x3, sp, #0x58
  407e20:	mov	x2, x20
  407e24:	ldrsw	x1, [x1]
  407e28:	bl	403f7c <ferror@plt+0x299c>
  407e2c:	mov	w19, w0
  407e30:	ldr	x1, [x21]
  407e34:	ldr	x0, [sp, #88]
  407e38:	str	w0, [x1]
  407e3c:	cmp	x0, #0x0
  407e40:	cset	x0, ne  // ne = any
  407e44:	str	x0, [x21, #24]
  407e48:	cbz	w24, 407e54 <ferror@plt+0x6874>
  407e4c:	add	x0, sp, #0x60
  407e50:	bl	404e0c <ferror@plt+0x382c>
  407e54:	mov	w0, w19
  407e58:	ldp	x19, x20, [sp, #16]
  407e5c:	ldp	x21, x22, [sp, #32]
  407e60:	ldp	x23, x24, [sp, #48]
  407e64:	ldr	x25, [sp, #64]
  407e68:	ldp	x29, x30, [sp], #144
  407e6c:	ret
  407e70:	mov	x0, x20
  407e74:	bl	404140 <ferror@plt+0x2b60>
  407e78:	mov	x0, x19
  407e7c:	mov	w24, #0x0                   	// #0
  407e80:	b	407df0 <ferror@plt+0x6810>
  407e84:	cbnz	x2, 407e9c <ferror@plt+0x68bc>
  407e88:	mov	x1, #0x0                   	// #0
  407e8c:	mov	w0, #0x3                   	// #3
  407e90:	bl	402510 <ferror@plt+0xf30>
  407e94:	mov	w19, w0
  407e98:	b	407e48 <ferror@plt+0x6868>
  407e9c:	ldr	x1, [x0, #24]
  407ea0:	cbnz	x1, 407ec4 <ferror@plt+0x68e4>
  407ea4:	stp	xzr, x22, [x20, #8]
  407ea8:	mov	w19, #0x0                   	// #0
  407eac:	str	xzr, [x20, #24]
  407eb0:	strb	wzr, [x20, #40]
  407eb4:	stp	xzr, x22, [x21, #8]
  407eb8:	str	xzr, [x21, #24]
  407ebc:	strb	wzr, [x21, #40]
  407ec0:	b	407e48 <ferror@plt+0x6868>
  407ec4:	mov	x5, x22
  407ec8:	mov	x4, x25
  407ecc:	mov	x3, x21
  407ed0:	mov	x2, x20
  407ed4:	mov	x1, x23
  407ed8:	bl	406f68 <ferror@plt+0x5988>
  407edc:	b	407e94 <ferror@plt+0x68b4>
  407ee0:	stp	x29, x30, [sp, #-272]!
  407ee4:	mov	x29, sp
  407ee8:	stp	x21, x22, [sp, #32]
  407eec:	mov	x22, x1
  407ef0:	ldr	x1, [x2, #24]
  407ef4:	stp	x19, x20, [sp, #16]
  407ef8:	str	x23, [sp, #48]
  407efc:	cbnz	x1, 407f24 <ferror@plt+0x6944>
  407f00:	mov	w0, #0x3                   	// #3
  407f04:	bl	402510 <ferror@plt+0xf30>
  407f08:	mov	w19, w0
  407f0c:	mov	w0, w19
  407f10:	ldp	x19, x20, [sp, #16]
  407f14:	ldp	x21, x22, [sp, #32]
  407f18:	ldr	x23, [sp, #48]
  407f1c:	ldp	x29, x30, [sp], #272
  407f20:	ret
  407f24:	mov	x19, x0
  407f28:	ldrb	w0, [x22, #40]
  407f2c:	cbz	w0, 407f3c <ferror@plt+0x695c>
  407f30:	mov	x1, #0x0                   	// #0
  407f34:	mov	w0, #0x0                   	// #0
  407f38:	b	407f04 <ferror@plt+0x6924>
  407f3c:	ldr	x0, [x19, #8]
  407f40:	cbnz	x0, 407f58 <ferror@plt+0x6978>
  407f44:	ldr	x0, [x22, #8]
  407f48:	cbnz	x0, 407f58 <ferror@plt+0x6978>
  407f4c:	ldr	x0, [x2, #8]
  407f50:	mov	x20, x2
  407f54:	cbz	x0, 407f64 <ferror@plt+0x6984>
  407f58:	mov	x1, #0x0                   	// #0
  407f5c:	mov	w0, #0x1                   	// #1
  407f60:	b	407f04 <ferror@plt+0x6924>
  407f64:	mov	x21, x3
  407f68:	mov	x0, x3
  407f6c:	bl	404140 <ferror@plt+0x2b60>
  407f70:	mov	x23, #0x2                   	// #2
  407f74:	ldr	x1, [x20, #24]
  407f78:	add	x0, sp, #0x50
  407f7c:	bl	404dcc <ferror@plt+0x37ec>
  407f80:	stp	xzr, xzr, [sp, #192]
  407f84:	add	x0, sp, #0x48
  407f88:	ldr	x1, [x22, #24]
  407f8c:	stp	x0, xzr, [sp, #176]
  407f90:	add	x0, sp, #0xe0
  407f94:	add	x1, x1, #0x1
  407f98:	str	x23, [sp, #208]
  407f9c:	strb	wzr, [sp, #216]
  407fa0:	bl	404dcc <ferror@plt+0x37ec>
  407fa4:	add	x0, sp, #0xb0
  407fa8:	bl	404ad4 <ferror@plt+0x34f4>
  407fac:	ldr	x0, [sp, #176]
  407fb0:	str	w23, [x0]
  407fb4:	mov	x0, x21
  407fb8:	bl	404ad4 <ferror@plt+0x34f4>
  407fbc:	mov	x0, x19
  407fc0:	add	x2, sp, #0x50
  407fc4:	mov	x1, x20
  407fc8:	mov	x3, #0x0                   	// #0
  407fcc:	bl	40706c <ferror@plt+0x5a8c>
  407fd0:	mov	w19, w0
  407fd4:	cbnz	w0, 408068 <ferror@plt+0x6a88>
  407fd8:	mov	x1, x22
  407fdc:	adrp	x22, 429000 <ferror@plt+0x27a20>
  407fe0:	add	x0, sp, #0x80
  407fe4:	bl	40553c <ferror@plt+0x3f5c>
  407fe8:	ldr	x0, [x22, #592]
  407fec:	ldr	w2, [x0, #1128]
  407ff0:	ldr	w1, [x0, #1132]
  407ff4:	cmp	w2, w1
  407ff8:	b.ne	408004 <ferror@plt+0x6a24>  // b.any
  407ffc:	ldr	x2, [sp, #152]
  408000:	cbnz	x2, 408018 <ferror@plt+0x6a38>
  408004:	ldr	w0, [x0, #1128]
  408008:	cmp	w1, w0
  40800c:	cset	w0, ne  // ne = any
  408010:	lsl	w19, w0, #3
  408014:	b	408060 <ferror@plt+0x6a80>
  408018:	add	x2, sp, #0x80
  40801c:	add	x3, sp, #0xe0
  408020:	add	x1, sp, #0xb0
  408024:	mov	x0, x2
  408028:	mov	x4, #0x0                   	// #0
  40802c:	bl	407d74 <ferror@plt+0x6794>
  408030:	mov	w19, w0
  408034:	cbnz	w0, 408060 <ferror@plt+0x6a80>
  408038:	ldr	x0, [sp, #248]
  40803c:	cmp	x0, #0x1
  408040:	b.eq	40807c <ferror@plt+0x6a9c>  // b.none
  408044:	add	x1, sp, #0x50
  408048:	add	x2, sp, #0xe0
  40804c:	mov	x0, x1
  408050:	mov	x3, #0x0                   	// #0
  408054:	bl	407144 <ferror@plt+0x5b64>
  408058:	mov	w19, w0
  40805c:	cbz	w0, 4080d8 <ferror@plt+0x6af8>
  408060:	add	x0, sp, #0x80
  408064:	bl	404e0c <ferror@plt+0x382c>
  408068:	add	x0, sp, #0xe0
  40806c:	bl	404e0c <ferror@plt+0x382c>
  408070:	add	x0, sp, #0x50
  408074:	bl	404e0c <ferror@plt+0x382c>
  408078:	b	407f0c <ferror@plt+0x692c>
  40807c:	ldr	x0, [sp, #232]
  408080:	cbnz	x0, 408044 <ferror@plt+0x6a64>
  408084:	ldr	x0, [sp, #224]
  408088:	ldr	w0, [x0]
  40808c:	cmp	w0, #0x1
  408090:	b.ne	408044 <ferror@plt+0x6a64>  // b.any
  408094:	ldrb	w0, [sp, #264]
  408098:	cbnz	w0, 408044 <ferror@plt+0x6a64>
  40809c:	add	x2, sp, #0xe0
  4080a0:	add	x1, sp, #0x50
  4080a4:	mov	x0, x21
  4080a8:	mov	x3, #0x0                   	// #0
  4080ac:	bl	407144 <ferror@plt+0x5b64>
  4080b0:	mov	w19, w0
  4080b4:	cbnz	w0, 408060 <ferror@plt+0x6a80>
  4080b8:	mov	x2, x21
  4080bc:	mov	x1, x20
  4080c0:	add	x0, sp, #0xe0
  4080c4:	mov	x3, #0x0                   	// #0
  4080c8:	bl	40706c <ferror@plt+0x5a8c>
  4080cc:	mov	w19, w0
  4080d0:	cbz	w0, 408044 <ferror@plt+0x6a64>
  4080d4:	b	408060 <ferror@plt+0x6a80>
  4080d8:	add	x2, sp, #0x50
  4080dc:	mov	x1, x20
  4080e0:	add	x0, sp, #0xe0
  4080e4:	mov	x3, #0x0                   	// #0
  4080e8:	bl	40706c <ferror@plt+0x5a8c>
  4080ec:	mov	w19, w0
  4080f0:	cbz	w0, 407fe8 <ferror@plt+0x6a08>
  4080f4:	b	408060 <ferror@plt+0x6a80>
  4080f8:	stp	x29, x30, [sp, #-96]!
  4080fc:	mov	x29, sp
  408100:	stp	x19, x20, [sp, #16]
  408104:	adrp	x20, 429000 <ferror@plt+0x27a20>
  408108:	adrp	x19, 40f000 <ferror@plt+0xda20>
  40810c:	add	x19, x19, #0xc18
  408110:	stp	x21, x22, [sp, #32]
  408114:	mov	w22, w0
  408118:	mov	x21, x1
  40811c:	stp	x25, x26, [sp, #64]
  408120:	adrp	x25, 40f000 <ferror@plt+0xda20>
  408124:	add	x25, x25, #0xbd0
  408128:	str	wzr, [x20, #560]
  40812c:	stp	x23, x24, [sp, #48]
  408130:	mov	w24, #0x0                   	// #0
  408134:	mov	w23, #0x0                   	// #0
  408138:	str	wzr, [sp, #84]
  40813c:	adrp	x26, 40f000 <ferror@plt+0xda20>
  408140:	add	x26, x26, #0xb5d
  408144:	mov	x2, x26
  408148:	add	x4, sp, #0x54
  40814c:	mov	x3, x19
  408150:	mov	x1, x21
  408154:	mov	w0, w22
  408158:	bl	401480 <getopt_long@plt>
  40815c:	mov	w2, w0
  408160:	cmn	w0, #0x1
  408164:	b.ne	408180 <ferror@plt+0x6ba0>  // b.any
  408168:	cbz	w24, 408174 <ferror@plt+0x6b94>
  40816c:	mov	x0, #0x0                   	// #0
  408170:	bl	402950 <ferror@plt+0x1370>
  408174:	cbz	w23, 4083d8 <ferror@plt+0x6df8>
  408178:	mov	w0, #0x0                   	// #0
  40817c:	bl	4012c0 <exit@plt>
  408180:	cmp	w2, #0x78
  408184:	b.gt	40819c <ferror@plt+0x6bbc>
  408188:	cmp	w2, #0x55
  40818c:	b.gt	4081a4 <ferror@plt+0x6bc4>
  408190:	cbz	w2, 40813c <ferror@plt+0x6b5c>
  408194:	cmp	w2, #0x50
  408198:	b.eq	40826c <ferror@plt+0x6c8c>  // b.none
  40819c:	mov	w0, #0x4                   	// #4
  4081a0:	b	4083ac <ferror@plt+0x6dcc>
  4081a4:	sub	w0, w2, #0x56
  4081a8:	cmp	w0, #0x22
  4081ac:	b.hi	40819c <ferror@plt+0x6bbc>  // b.pmore
  4081b0:	ldrh	w0, [x25, w0, uxtw #1]
  4081b4:	adr	x1, 4081c0 <ferror@plt+0x6be0>
  4081b8:	add	x0, x1, w0, sxth #2
  4081bc:	br	x0
  4081c0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4081c4:	ldr	x26, [x0, #592]
  4081c8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4081cc:	ldr	x1, [x0, #552]
  4081d0:	add	x26, x26, #0x4b8
  4081d4:	mov	x0, x26
  4081d8:	bl	401b00 <ferror@plt+0x520>
  4081dc:	mov	x0, x26
  4081e0:	adrp	x1, 40f000 <ferror@plt+0xda20>
  4081e4:	add	x1, x1, #0xb39
  4081e8:	bl	401b00 <ferror@plt+0x520>
  4081ec:	b	40813c <ferror@plt+0x6b5c>
  4081f0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4081f4:	add	x1, sp, #0x58
  4081f8:	ldr	x26, [x0, #592]
  4081fc:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408200:	ldr	x0, [x0, #552]
  408204:	str	x0, [x26, #1112]
  408208:	bl	403cd8 <ferror@plt+0x26f8>
  40820c:	cbnz	w0, 4083ac <ferror@plt+0x6dcc>
  408210:	ldr	x1, [sp, #88]
  408214:	add	x26, x26, #0x4b8
  408218:	mov	x0, x26
  40821c:	bl	401b00 <ferror@plt+0x520>
  408220:	mov	x0, x26
  408224:	adrp	x1, 40f000 <ferror@plt+0xda20>
  408228:	add	x1, x1, #0xb39
  40822c:	bl	401b00 <ferror@plt+0x520>
  408230:	ldr	x0, [sp, #88]
  408234:	bl	4014c0 <free@plt>
  408238:	b	40813c <ferror@plt+0x6b5c>
  40823c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408240:	mov	w23, #0x1                   	// #1
  408244:	ldr	x0, [x0, #592]
  408248:	ldr	x0, [x0, #1256]
  40824c:	bl	402950 <ferror@plt+0x1370>
  408250:	b	40813c <ferror@plt+0x6b5c>
  408254:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408258:	ldr	x1, [x0, #592]
  40825c:	ldrh	w0, [x1, #1138]
  408260:	orr	w0, w0, #0x20
  408264:	strh	w0, [x1, #1138]
  408268:	b	40813c <ferror@plt+0x6b5c>
  40826c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408270:	ldr	x1, [x0, #592]
  408274:	ldrh	w0, [x1, #1138]
  408278:	orr	w0, w0, #0x80
  40827c:	b	408264 <ferror@plt+0x6c84>
  408280:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408284:	ldr	x0, [x0, #592]
  408288:	ldr	x1, [x0, #1248]
  40828c:	ldrb	w1, [x1]
  408290:	cmp	w1, #0x64
  408294:	ldrh	w1, [x0, #1138]
  408298:	csel	w2, w2, wzr, eq  // eq = none
  40829c:	orr	w1, w1, #0x40
  4082a0:	strh	w1, [x0, #1138]
  4082a4:	cbz	w2, 40813c <ferror@plt+0x6b5c>
  4082a8:	mov	w0, #0x0                   	// #0
  4082ac:	mov	w1, #0x0                   	// #0
  4082b0:	str	wzr, [sp, #84]
  4082b4:	ldr	x3, [x19]
  4082b8:	mov	w5, w0
  4082bc:	mov	x4, x19
  4082c0:	cbnz	x3, 408384 <ferror@plt+0x6da4>
  4082c4:	cbz	w1, 4083a0 <ferror@plt+0x6dc0>
  4082c8:	str	w0, [sp, #84]
  4082cc:	b	4083a0 <ferror@plt+0x6dc0>
  4082d0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4082d4:	ldr	x0, [x0, #592]
  4082d8:	ldr	x1, [x0, #1248]
  4082dc:	ldrb	w1, [x1]
  4082e0:	cmp	w1, #0x64
  4082e4:	ldrh	w1, [x0, #1138]
  4082e8:	csel	w2, w2, wzr, eq  // eq = none
  4082ec:	orr	w1, w1, #0x10
  4082f0:	b	4082a0 <ferror@plt+0x6cc0>
  4082f4:	adrp	x0, 429000 <ferror@plt+0x27a20>
  4082f8:	ldr	x0, [x0, #592]
  4082fc:	ldr	x1, [x0, #1248]
  408300:	ldrb	w1, [x1]
  408304:	cmp	w1, #0x64
  408308:	ldrh	w1, [x0, #1138]
  40830c:	csel	w2, w2, wzr, eq  // eq = none
  408310:	orr	w1, w1, #0x8
  408314:	b	4082a0 <ferror@plt+0x6cc0>
  408318:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40831c:	ldr	x0, [x0, #592]
  408320:	ldr	x1, [x0, #1248]
  408324:	ldrb	w1, [x1]
  408328:	cmp	w1, #0x64
  40832c:	ldrh	w1, [x0, #1138]
  408330:	csel	w2, w2, wzr, eq  // eq = none
  408334:	orr	w1, w1, #0x4
  408338:	b	4082a0 <ferror@plt+0x6cc0>
  40833c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408340:	ldr	x0, [x0, #592]
  408344:	ldr	x1, [x0, #1248]
  408348:	ldrb	w1, [x1]
  40834c:	cmp	w1, #0x64
  408350:	ldrh	w1, [x0, #1138]
  408354:	csel	w2, w2, wzr, eq  // eq = none
  408358:	orr	w1, w1, #0x2
  40835c:	b	4082a0 <ferror@plt+0x6cc0>
  408360:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408364:	ldr	x0, [x0, #592]
  408368:	ldr	x1, [x0, #1248]
  40836c:	ldrb	w1, [x1]
  408370:	cmp	w1, #0x64
  408374:	ldrh	w1, [x0, #1138]
  408378:	csel	w2, w2, wzr, ne  // ne = any
  40837c:	orr	w1, w1, #0x1
  408380:	b	4082a0 <ferror@plt+0x6cc0>
  408384:	ldr	w4, [x4, #24]
  408388:	add	w0, w0, #0x1
  40838c:	add	x19, x19, #0x20
  408390:	cmp	w4, w2
  408394:	b.ne	4083c4 <ferror@plt+0x6de4>  // b.any
  408398:	cbz	w1, 4083a0 <ferror@plt+0x6dc0>
  40839c:	str	w5, [sp, #84]
  4083a0:	mov	x1, #0x0                   	// #0
  4083a4:	mov	w0, #0x9                   	// #9
  4083a8:	bl	402510 <ferror@plt+0xf30>
  4083ac:	ldp	x19, x20, [sp, #16]
  4083b0:	ldp	x21, x22, [sp, #32]
  4083b4:	ldp	x23, x24, [sp, #48]
  4083b8:	ldp	x25, x26, [sp, #64]
  4083bc:	ldp	x29, x30, [sp], #96
  4083c0:	ret
  4083c4:	mov	w1, #0x1                   	// #1
  4083c8:	b	4082b4 <ferror@plt+0x6cd4>
  4083cc:	mov	w24, #0x1                   	// #1
  4083d0:	mov	w23, w24
  4083d4:	b	408144 <ferror@plt+0x6b64>
  4083d8:	adrp	x19, 429000 <ferror@plt+0x27a20>
  4083dc:	ldr	x0, [x19, #592]
  4083e0:	ldr	x1, [x0, #1216]
  4083e4:	cmp	x1, #0x1
  4083e8:	b.hi	4083fc <ferror@plt+0x6e1c>  // b.pmore
  4083ec:	ldr	x1, [x0, #1248]
  4083f0:	ldrb	w1, [x1]
  4083f4:	cmp	w1, #0x64
  4083f8:	b.ne	408408 <ferror@plt+0x6e28>  // b.any
  4083fc:	ldrh	w1, [x0, #1138]
  408400:	orr	w1, w1, #0x8
  408404:	strh	w1, [x0, #1138]
  408408:	ldr	w23, [x20, #560]
  40840c:	ldr	x0, [x21, w23, sxtw #3]
  408410:	cbz	x0, 40842c <ferror@plt+0x6e4c>
  408414:	adrp	x1, 40f000 <ferror@plt+0xda20>
  408418:	add	x1, x1, #0xb6d
  40841c:	bl	401490 <strcmp@plt>
  408420:	cbnz	w0, 40842c <ferror@plt+0x6e4c>
  408424:	add	w23, w23, #0x1
  408428:	str	w23, [x20, #560]
  40842c:	ldr	w0, [x20, #560]
  408430:	str	w0, [sp, #84]
  408434:	ldr	w1, [sp, #84]
  408438:	cmp	w1, w22
  40843c:	b.lt	408448 <ferror@plt+0x6e68>  // b.tstop
  408440:	mov	w0, #0x0                   	// #0
  408444:	b	4083ac <ferror@plt+0x6dcc>
  408448:	ldr	x0, [x19, #592]
  40844c:	add	x1, x21, w1, sxtw #3
  408450:	add	x0, x0, #0x490
  408454:	bl	4019f4 <ferror@plt+0x414>
  408458:	ldr	w0, [sp, #84]
  40845c:	add	w0, w0, #0x1
  408460:	b	408430 <ferror@plt+0x6e50>
  408464:	mov	x3, x0
  408468:	ldr	x0, [x1]
  40846c:	add	x2, x0, #0x1
  408470:	str	x2, [x1]
  408474:	ldrb	w6, [x3, x0]
  408478:	mov	w2, #0x0                   	// #0
  40847c:	mov	x0, #0x0                   	// #0
  408480:	cmp	w6, w2, uxtb
  408484:	b.hi	40848c <ferror@plt+0x6eac>  // b.pmore
  408488:	ret
  40848c:	ldr	x4, [x1]
  408490:	lsl	w7, w2, #3
  408494:	add	w2, w2, #0x1
  408498:	ldrb	w5, [x3, x4]
  40849c:	add	x4, x4, #0x1
  4084a0:	str	x4, [x1]
  4084a4:	lsl	x5, x5, x7
  4084a8:	orr	x0, x0, x5
  4084ac:	b	408480 <ferror@plt+0x6ea0>
  4084b0:	stp	x29, x30, [sp, #-32]!
  4084b4:	mov	x1, x0
  4084b8:	mov	x29, sp
  4084bc:	str	x19, [sp, #16]
  4084c0:	mov	x19, x0
  4084c4:	add	x0, x0, #0x18
  4084c8:	bl	4019f4 <ferror@plt+0x414>
  4084cc:	add	x1, x19, #0x8
  4084d0:	add	x0, x19, #0x40
  4084d4:	bl	4019f4 <ferror@plt+0x414>
  4084d8:	add	x1, x19, #0x10
  4084dc:	add	x0, x19, #0x68
  4084e0:	ldr	x19, [sp, #16]
  4084e4:	ldp	x29, x30, [sp], #32
  4084e8:	b	4019f4 <ferror@plt+0x414>
  4084ec:	stp	x29, x30, [sp, #-32]!
  4084f0:	mov	x29, sp
  4084f4:	stp	x19, x20, [sp, #16]
  4084f8:	mov	x20, x1
  4084fc:	mov	w1, #0x5                   	// #5
  408500:	add	x19, x0, #0x90
  408504:	str	w1, [x20]
  408508:	mov	x0, x19
  40850c:	mov	x1, #0x1                   	// #1
  408510:	bl	401934 <ferror@plt+0x354>
  408514:	mov	x0, x19
  408518:	mov	x1, #0x1                   	// #1
  40851c:	bl	401934 <ferror@plt+0x354>
  408520:	mov	x1, x20
  408524:	mov	x0, x19
  408528:	ldp	x19, x20, [sp, #16]
  40852c:	ldp	x29, x30, [sp], #32
  408530:	b	4019f4 <ferror@plt+0x414>
  408534:	stp	x29, x30, [sp, #-32]!
  408538:	mov	x1, #0x0                   	// #0
  40853c:	mov	x29, sp
  408540:	str	x19, [sp, #16]
  408544:	mov	x19, x0
  408548:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40854c:	ldr	x0, [x0, #592]
  408550:	ldr	x0, [x0, #1248]
  408554:	ldrb	w0, [x0]
  408558:	cmp	w0, #0x64
  40855c:	b.eq	40856c <ferror@plt+0x6f8c>  // b.none
  408560:	add	x0, x19, #0xb8
  408564:	bl	401c40 <ferror@plt+0x660>
  408568:	ldr	x1, [x0]
  40856c:	add	x0, x19, #0xe0
  408570:	ldr	x19, [sp, #16]
  408574:	ldp	x29, x30, [sp], #32
  408578:	b	401c30 <ferror@plt+0x650>
  40857c:	stp	x29, x30, [sp, #-32]!
  408580:	mov	x29, sp
  408584:	str	x19, [sp, #16]
  408588:	mov	x19, x1
  40858c:	bl	408534 <ferror@plt+0x6f54>
  408590:	add	x0, x0, #0x80
  408594:	mov	x1, x19
  408598:	bl	401c30 <ferror@plt+0x650>
  40859c:	ldr	x0, [x0]
  4085a0:	ldr	x19, [sp, #16]
  4085a4:	ldp	x29, x30, [sp], #32
  4085a8:	ret
  4085ac:	stp	x29, x30, [sp, #-32]!
  4085b0:	mov	x1, x0
  4085b4:	mov	x29, sp
  4085b8:	stp	x19, x20, [sp, #16]
  4085bc:	mov	x19, x0
  4085c0:	adrp	x0, 40f000 <ferror@plt+0xda20>
  4085c4:	add	x0, x0, #0xb2a
  4085c8:	bl	4027fc <ferror@plt+0x121c>
  4085cc:	adrp	x1, 429000 <ferror@plt+0x27a20>
  4085d0:	ldr	x20, [x1, #592]
  4085d4:	ldr	x1, [x20, #1104]
  4085d8:	add	x1, x1, x0
  4085dc:	str	x1, [x20, #1104]
  4085e0:	mov	x0, x19
  4085e4:	mov	w1, #0xa                   	// #10
  4085e8:	bl	401420 <strrchr@plt>
  4085ec:	cbz	x0, 4085fc <ferror@plt+0x701c>
  4085f0:	add	x0, x0, #0x1
  4085f4:	bl	4012a0 <strlen@plt>
  4085f8:	str	x0, [x20, #1104]
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldp	x29, x30, [sp], #32
  408604:	ret
  408608:	mov	x8, x1
  40860c:	stp	x29, x30, [sp, #-48]!
  408610:	mov	x9, x0
  408614:	mov	x29, sp
  408618:	ldr	x0, [x8]
  40861c:	add	x1, sp, #0x28
  408620:	str	x19, [sp, #16]
  408624:	str	xzr, [sp, #40]
  408628:	bl	408464 <ferror@plt+0x6e84>
  40862c:	mov	x10, x0
  408630:	ldr	x0, [x8]
  408634:	add	x1, sp, #0x28
  408638:	bl	408464 <ferror@plt+0x6e84>
  40863c:	mov	x1, x10
  408640:	mov	x19, x0
  408644:	add	x0, x9, #0x180
  408648:	bl	401c30 <ferror@plt+0x650>
  40864c:	mov	x1, x19
  408650:	bl	401c30 <ferror@plt+0x650>
  408654:	ldr	x19, [sp, #16]
  408658:	ldp	x29, x30, [sp], #48
  40865c:	ret
  408660:	adrp	x2, 429000 <ferror@plt+0x27a20>
  408664:	ldr	x2, [x2, #592]
  408668:	ldr	x2, [x2, #1248]
  40866c:	ldrb	w2, [x2]
  408670:	cmp	w2, #0x64
  408674:	b.ne	408690 <ferror@plt+0x70b0>  // b.any
  408678:	ldr	x0, [x0]
  40867c:	cmp	x0, x1
  408680:	b.cs	408690 <ferror@plt+0x70b0>  // b.hs, b.nlast
  408684:	mov	x1, #0x0                   	// #0
  408688:	mov	w0, #0x10                  	// #16
  40868c:	b	402510 <ferror@plt+0xf30>
  408690:	mov	w0, #0x0                   	// #0
  408694:	ret
  408698:	stp	x29, x30, [sp, #-112]!
  40869c:	and	w8, w3, #0xff
  4086a0:	mov	x29, sp
  4086a4:	stp	x19, x20, [sp, #16]
  4086a8:	mov	x20, x0
  4086ac:	mov	x0, x1
  4086b0:	mov	x1, x2
  4086b4:	stp	x21, x22, [sp, #32]
  4086b8:	and	w22, w4, #0xff
  4086bc:	bl	408464 <ferror@plt+0x6e84>
  4086c0:	str	wzr, [sp, #56]
  4086c4:	str	x0, [sp, #64]
  4086c8:	cmp	w8, #0x0
  4086cc:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  4086d0:	b.eq	40873c <ferror@plt+0x715c>  // b.none
  4086d4:	mov	x1, x0
  4086d8:	add	x0, x20, #0x130
  4086dc:	bl	401c30 <ferror@plt+0x650>
  4086e0:	mov	x21, x0
  4086e4:	mov	x1, #0x0                   	// #0
  4086e8:	bl	401c40 <ferror@plt+0x660>
  4086ec:	mov	w1, #0x2                   	// #2
  4086f0:	sub	w1, w1, w22
  4086f4:	mov	x19, x0
  4086f8:	add	x0, x21, #0x8
  4086fc:	sxtw	x1, w1
  408700:	bl	408660 <ferror@plt+0x7080>
  408704:	cbnz	w0, 40874c <ferror@plt+0x716c>
  408708:	ldr	x0, [x19]
  40870c:	cbnz	x0, 408718 <ferror@plt+0x7138>
  408710:	ldr	x0, [x19, #32]
  408714:	cbz	x0, 40875c <ferror@plt+0x717c>
  408718:	mov	w0, #0x5                   	// #5
  40871c:	mov	x1, x19
  408720:	str	w0, [sp, #56]
  408724:	add	x0, sp, #0x40
  408728:	bl	40553c <ferror@plt+0x3f5c>
  40872c:	cbnz	w22, 40873c <ferror@plt+0x715c>
  408730:	mov	x0, x21
  408734:	mov	x1, #0x1                   	// #1
  408738:	bl	401934 <ferror@plt+0x354>
  40873c:	add	x0, x20, #0x90
  408740:	add	x1, sp, #0x38
  408744:	bl	4019f4 <ferror@plt+0x414>
  408748:	mov	w0, #0x0                   	// #0
  40874c:	ldp	x19, x20, [sp, #16]
  408750:	ldp	x21, x22, [sp, #32]
  408754:	ldp	x29, x30, [sp], #112
  408758:	ret
  40875c:	mov	w0, #0x3                   	// #3
  408760:	str	w0, [sp, #56]
  408764:	ldr	x0, [x19, #16]
  408768:	str	x0, [sp, #64]
  40876c:	b	40872c <ferror@plt+0x714c>
  408770:	sub	w0, w0, #0x2
  408774:	cmp	w0, #0x1
  408778:	b.ls	40878c <ferror@plt+0x71ac>  // b.plast
  40877c:	ldr	x0, [x1]
  408780:	cbnz	x0, 408798 <ferror@plt+0x71b8>
  408784:	ldr	x0, [x1, #32]
  408788:	cbnz	x0, 408798 <ferror@plt+0x71b8>
  40878c:	mov	x1, #0x0                   	// #0
  408790:	mov	w0, #0xf                   	// #15
  408794:	b	402510 <ferror@plt+0xf30>
  408798:	mov	w0, #0x0                   	// #0
  40879c:	ret
  4087a0:	stp	x29, x30, [sp, #-64]!
  4087a4:	mov	x29, sp
  4087a8:	stp	x19, x20, [sp, #16]
  4087ac:	mov	x20, x1
  4087b0:	ldr	w1, [x1]
  4087b4:	stp	x21, x22, [sp, #32]
  4087b8:	mov	x22, x2
  4087bc:	cmp	w1, #0xb
  4087c0:	str	x23, [sp, #48]
  4087c4:	b.hi	408878 <ferror@plt+0x7298>  // b.pmore
  4087c8:	mov	x21, x0
  4087cc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4087d0:	add	x0, x0, #0x8c4
  4087d4:	ldrb	w0, [x0, w1, uxtw]
  4087d8:	adr	x2, 4087e4 <ferror@plt+0x7204>
  4087dc:	add	x0, x2, w0, sxtb #2
  4087e0:	br	x0
  4087e4:	ldr	x19, [x20, #8]
  4087e8:	mov	x0, x21
  4087ec:	bl	408534 <ferror@plt+0x6f54>
  4087f0:	add	x0, x0, #0xa8
  4087f4:	mov	x1, x19
  4087f8:	bl	401c30 <ferror@plt+0x650>
  4087fc:	mov	x19, x0
  408800:	ldr	x23, [x21]
  408804:	add	x21, x19, #0x10
  408808:	ldr	x0, [x0, #8]
  40880c:	cmp	x0, x23
  408810:	b.eq	408860 <ferror@plt+0x7280>  // b.none
  408814:	ldr	x0, [x19, #16]
  408818:	cbnz	x0, 40883c <ferror@plt+0x725c>
  40881c:	ldr	x0, [x19]
  408820:	bl	4012a0 <strlen@plt>
  408824:	mov	x1, #0x8                   	// #8
  408828:	bl	402770 <ferror@plt+0x1190>
  40882c:	mov	x1, #0x9                   	// #9
  408830:	udiv	x1, x0, x1
  408834:	mov	x0, x21
  408838:	bl	404dcc <ferror@plt+0x37ec>
  40883c:	ldr	x1, [x19]
  408840:	mov	x2, x23
  408844:	ldrb	w0, [x1, #1]
  408848:	cmp	w0, #0x0
  40884c:	mov	x0, x21
  408850:	cset	w3, eq  // eq = none
  408854:	bl	4071ec <ferror@plt+0x5c0c>
  408858:	cbnz	w0, 408880 <ferror@plt+0x72a0>
  40885c:	str	x23, [x19, #8]
  408860:	add	x19, x20, #0x8
  408864:	mov	x1, x21
  408868:	mov	x0, x19
  40886c:	bl	40553c <ferror@plt+0x3f5c>
  408870:	mov	w0, #0x5                   	// #5
  408874:	str	w0, [x20]
  408878:	mov	w0, #0x0                   	// #0
  40887c:	str	x19, [x22]
  408880:	ldp	x19, x20, [sp, #16]
  408884:	ldp	x21, x22, [sp, #32]
  408888:	ldr	x23, [sp, #48]
  40888c:	ldp	x29, x30, [sp], #64
  408890:	ret
  408894:	add	x19, x20, #0x8
  408898:	b	408878 <ferror@plt+0x7298>
  40889c:	cmp	w1, #0x0
  4088a0:	add	x2, x21, #0x180
  4088a4:	ldr	x1, [x20, #8]
  4088a8:	add	x0, x21, #0x130
  4088ac:	csel	x0, x2, x0, ne  // ne = any
  4088b0:	bl	401c30 <ferror@plt+0x650>
  4088b4:	ldr	w1, [x20]
  4088b8:	cmp	w1, #0x1
  4088bc:	b.ne	408924 <ferror@plt+0x7344>  // b.any
  4088c0:	mov	x1, #0x0                   	// #0
  4088c4:	ldr	x20, [x20, #16]
  4088c8:	bl	401c40 <ferror@plt+0x660>
  4088cc:	mov	x19, x0
  4088d0:	ldr	x0, [x0, #24]
  4088d4:	cmp	x0, #0x1
  4088d8:	b.ne	4088ec <ferror@plt+0x730c>  // b.any
  4088dc:	mov	x1, x19
  4088e0:	mov	x0, x21
  4088e4:	bl	408608 <ferror@plt+0x7028>
  4088e8:	mov	x19, x0
  4088ec:	ldr	x0, [x19, #8]
  4088f0:	cmp	x0, x20
  4088f4:	b.hi	408910 <ferror@plt+0x7330>  // b.pmore
  4088f8:	mov	x1, #0x1                   	// #1
  4088fc:	mov	x0, x20
  408900:	bl	402770 <ferror@plt+0x1190>
  408904:	mov	x1, x0
  408908:	mov	x0, x19
  40890c:	bl	40aed8 <ferror@plt+0x98f8>
  408910:	mov	x1, x20
  408914:	mov	x0, x19
  408918:	bl	401c30 <ferror@plt+0x650>
  40891c:	mov	x19, x0
  408920:	b	408878 <ferror@plt+0x7298>
  408924:	mov	x1, #0x0                   	// #0
  408928:	bl	401c40 <ferror@plt+0x660>
  40892c:	b	40891c <ferror@plt+0x733c>
  408930:	add	x19, x21, #0x230
  408934:	b	408878 <ferror@plt+0x7298>
  408938:	add	x19, x21, #0x260
  40893c:	b	408878 <ferror@plt+0x7298>
  408940:	stp	x29, x30, [sp, #-48]!
  408944:	mov	x29, sp
  408948:	stp	x19, x20, [sp, #16]
  40894c:	mov	x19, x0
  408950:	mov	x20, x3
  408954:	add	x0, x0, #0x98
  408958:	stp	x21, x22, [sp, #32]
  40895c:	mov	x22, x1
  408960:	mov	x21, x2
  408964:	add	x1, x3, #0x1
  408968:	bl	408660 <ferror@plt+0x7080>
  40896c:	cbnz	w0, 4089c0 <ferror@plt+0x73e0>
  408970:	mov	x1, x20
  408974:	add	x0, x19, #0x90
  408978:	bl	401c40 <ferror@plt+0x660>
  40897c:	mov	x1, x0
  408980:	ldr	w0, [x0]
  408984:	str	x1, [x22]
  408988:	cmp	w0, #0x8
  40898c:	b.ne	4089a8 <ferror@plt+0x73c8>  // b.any
  408990:	ldp	x19, x20, [sp, #16]
  408994:	mov	x1, #0x0                   	// #0
  408998:	ldp	x21, x22, [sp, #32]
  40899c:	mov	w0, #0x13                  	// #19
  4089a0:	ldp	x29, x30, [sp], #48
  4089a4:	b	402510 <ferror@plt+0xf30>
  4089a8:	mov	x2, x21
  4089ac:	mov	x0, x19
  4089b0:	ldp	x19, x20, [sp, #16]
  4089b4:	ldp	x21, x22, [sp, #32]
  4089b8:	ldp	x29, x30, [sp], #48
  4089bc:	b	4087a0 <ferror@plt+0x71c0>
  4089c0:	ldp	x19, x20, [sp, #16]
  4089c4:	ldp	x21, x22, [sp, #32]
  4089c8:	ldp	x29, x30, [sp], #48
  4089cc:	ret
  4089d0:	stp	x29, x30, [sp, #-32]!
  4089d4:	mov	x3, #0x0                   	// #0
  4089d8:	mov	x29, sp
  4089dc:	stp	x19, x20, [sp, #16]
  4089e0:	mov	x20, x1
  4089e4:	mov	x19, x2
  4089e8:	bl	408940 <ferror@plt+0x7360>
  4089ec:	cbnz	w0, 408a08 <ferror@plt+0x7428>
  4089f0:	ldr	x0, [x20]
  4089f4:	ldr	x1, [x19]
  4089f8:	ldp	x19, x20, [sp, #16]
  4089fc:	ldp	x29, x30, [sp], #32
  408a00:	ldr	w0, [x0]
  408a04:	b	408770 <ferror@plt+0x7190>
  408a08:	ldp	x19, x20, [sp, #16]
  408a0c:	ldp	x29, x30, [sp], #32
  408a10:	ret
  408a14:	stp	x29, x30, [sp, #-64]!
  408a18:	mov	x29, sp
  408a1c:	stp	x19, x20, [sp, #16]
  408a20:	mov	x20, x3
  408a24:	mov	x19, x0
  408a28:	mov	x3, #0x1                   	// #1
  408a2c:	stp	x21, x22, [sp, #32]
  408a30:	mov	x21, x1
  408a34:	mov	x22, x2
  408a38:	str	x23, [sp, #48]
  408a3c:	mov	x23, x4
  408a40:	bl	408940 <ferror@plt+0x7360>
  408a44:	cbnz	w0, 408ab4 <ferror@plt+0x74d4>
  408a48:	mov	x2, x23
  408a4c:	mov	x1, x20
  408a50:	mov	x0, x19
  408a54:	mov	x3, #0x0                   	// #0
  408a58:	bl	408940 <ferror@plt+0x7360>
  408a5c:	cbnz	w0, 408ab4 <ferror@plt+0x74d4>
  408a60:	ldr	x2, [x20]
  408a64:	ldr	x1, [x21]
  408a68:	ldr	w2, [x2]
  408a6c:	ldr	w21, [x1]
  408a70:	cmp	w2, w21
  408a74:	b.ne	408a8c <ferror@plt+0x74ac>  // b.any
  408a78:	cmp	w21, #0x1
  408a7c:	b.hi	408a8c <ferror@plt+0x74ac>  // b.pmore
  408a80:	mov	x2, x22
  408a84:	mov	x0, x19
  408a88:	bl	4087a0 <ferror@plt+0x71c0>
  408a8c:	cmp	w0, #0x0
  408a90:	ccmp	w21, #0x3, #0x0, eq  // eq = none
  408a94:	b.ne	408ab4 <ferror@plt+0x74d4>  // b.any
  408a98:	ldp	x19, x20, [sp, #16]
  408a9c:	mov	x1, #0x0                   	// #0
  408aa0:	ldp	x21, x22, [sp, #32]
  408aa4:	mov	w0, #0xf                   	// #15
  408aa8:	ldr	x23, [sp, #48]
  408aac:	ldp	x29, x30, [sp], #64
  408ab0:	b	402510 <ferror@plt+0xf30>
  408ab4:	ldp	x19, x20, [sp, #16]
  408ab8:	ldp	x21, x22, [sp, #32]
  408abc:	ldr	x23, [sp, #48]
  408ac0:	ldp	x29, x30, [sp], #64
  408ac4:	ret
  408ac8:	stp	x29, x30, [sp, #-48]!
  408acc:	mov	x29, sp
  408ad0:	stp	x19, x20, [sp, #16]
  408ad4:	mov	x20, x3
  408ad8:	mov	x19, x4
  408adc:	stp	x21, x22, [sp, #32]
  408ae0:	mov	x22, x1
  408ae4:	mov	x21, x2
  408ae8:	bl	408a14 <ferror@plt+0x7434>
  408aec:	cbnz	w0, 408b20 <ferror@plt+0x7540>
  408af0:	ldr	x0, [x22]
  408af4:	ldr	x1, [x21]
  408af8:	ldr	w0, [x0]
  408afc:	bl	408770 <ferror@plt+0x7190>
  408b00:	cbnz	w0, 408b20 <ferror@plt+0x7540>
  408b04:	ldr	x0, [x20]
  408b08:	ldr	x1, [x19]
  408b0c:	ldp	x19, x20, [sp, #16]
  408b10:	ldp	x21, x22, [sp, #32]
  408b14:	ldp	x29, x30, [sp], #48
  408b18:	ldr	w0, [x0]
  408b1c:	b	408770 <ferror@plt+0x7190>
  408b20:	ldp	x19, x20, [sp, #16]
  408b24:	ldp	x21, x22, [sp, #32]
  408b28:	ldp	x29, x30, [sp], #48
  408b2c:	ret
  408b30:	stp	x29, x30, [sp, #-160]!
  408b34:	mov	x29, sp
  408b38:	add	x4, sp, #0x60
  408b3c:	add	x3, sp, #0x50
  408b40:	add	x2, sp, #0x58
  408b44:	stp	x19, x20, [sp, #16]
  408b48:	mov	x19, x0
  408b4c:	stp	x21, x22, [sp, #32]
  408b50:	and	w22, w1, #0xff
  408b54:	add	x1, sp, #0x48
  408b58:	str	x23, [sp, #48]
  408b5c:	bl	408a14 <ferror@plt+0x7434>
  408b60:	mov	w20, w0
  408b64:	cbnz	w0, 408c28 <ferror@plt+0x7648>
  408b68:	ldr	x0, [sp, #72]
  408b6c:	ldr	w1, [x0]
  408b70:	sub	w0, w1, #0x4
  408b74:	cmp	w0, #0x2
  408b78:	b.hi	408b94 <ferror@plt+0x75b4>  // b.pmore
  408b7c:	mov	x1, #0x0                   	// #0
  408b80:	mov	w0, #0xf                   	// #15
  408b84:	bl	402510 <ferror@plt+0xf30>
  408b88:	cbz	w0, 408be0 <ferror@plt+0x7600>
  408b8c:	mov	w20, w0
  408b90:	b	408c28 <ferror@plt+0x7648>
  408b94:	cmp	w1, #0x2
  408b98:	b.eq	408b7c <ferror@plt+0x759c>  // b.none
  408b9c:	adrp	x2, 429000 <ferror@plt+0x27a20>
  408ba0:	ldr	x0, [sp, #80]
  408ba4:	ldr	x2, [x2, #592]
  408ba8:	ldr	w0, [x0]
  408bac:	ldr	x2, [x2, #1248]
  408bb0:	ldrb	w2, [x2]
  408bb4:	cmp	w2, #0x64
  408bb8:	b.ne	408c40 <ferror@plt+0x7660>  // b.any
  408bbc:	cmp	w0, #0x3
  408bc0:	b.eq	408bd8 <ferror@plt+0x75f8>  // b.none
  408bc4:	ldr	x2, [sp, #96]
  408bc8:	ldr	x3, [x2]
  408bcc:	cbnz	x3, 408c40 <ferror@plt+0x7660>
  408bd0:	ldr	x2, [x2, #32]
  408bd4:	cbnz	x2, 408c40 <ferror@plt+0x7660>
  408bd8:	cmp	w1, #0x1
  408bdc:	b.hi	408c40 <ferror@plt+0x7660>  // b.pmore
  408be0:	ldr	x1, [sp, #80]
  408be4:	ldr	w0, [x1]
  408be8:	cmp	w0, #0x3
  408bec:	b.ne	408cc0 <ferror@plt+0x76e0>  // b.any
  408bf0:	ldr	x0, [sp, #72]
  408bf4:	ldr	w2, [x0]
  408bf8:	cmp	w2, #0x1
  408bfc:	b.ne	408c4c <ferror@plt+0x766c>  // b.any
  408c00:	ldr	x0, [sp, #88]
  408c04:	ldr	x19, [x1, #8]
  408c08:	bl	404e0c <ferror@plt+0x382c>
  408c0c:	ldr	x0, [sp, #88]
  408c10:	stp	xzr, xzr, [x0]
  408c14:	stp	xzr, xzr, [x0, #16]
  408c18:	stp	xzr, xzr, [x0, #32]
  408c1c:	ldr	x0, [sp, #88]
  408c20:	str	xzr, [x0]
  408c24:	str	x19, [x0, #16]
  408c28:	mov	w0, w20
  408c2c:	ldp	x19, x20, [sp, #16]
  408c30:	ldp	x21, x22, [sp, #32]
  408c34:	ldr	x23, [sp, #48]
  408c38:	ldp	x29, x30, [sp], #160
  408c3c:	ret
  408c40:	ldr	x1, [sp, #96]
  408c44:	bl	408770 <ferror@plt+0x7190>
  408c48:	b	408b88 <ferror@plt+0x75a8>
  408c4c:	ldr	x1, [x0, #8]
  408c50:	add	x0, x19, #0x130
  408c54:	bl	401c30 <ferror@plt+0x650>
  408c58:	mov	x21, x0
  408c5c:	ldr	x0, [sp, #80]
  408c60:	stp	xzr, xzr, [sp, #104]
  408c64:	mov	x1, #0x2                   	// #2
  408c68:	stp	xzr, xzr, [sp, #120]
  408c6c:	stp	xzr, xzr, [sp, #136]
  408c70:	ldr	x0, [x0, #8]
  408c74:	str	x0, [sp, #120]
  408c78:	add	x0, x19, #0x98
  408c7c:	bl	408660 <ferror@plt+0x7080>
  408c80:	mov	w20, w0
  408c84:	cbnz	w0, 408c28 <ferror@plt+0x7648>
  408c88:	mov	x0, x21
  408c8c:	add	x19, x19, #0x90
  408c90:	mov	x1, #0x1                   	// #1
  408c94:	bl	401934 <ferror@plt+0x354>
  408c98:	mov	x0, x19
  408c9c:	mov	x1, #0x1                   	// #1
  408ca0:	bl	401934 <ferror@plt+0x354>
  408ca4:	mov	x0, x19
  408ca8:	mov	x1, #0x1                   	// #1
  408cac:	bl	401934 <ferror@plt+0x354>
  408cb0:	add	x1, sp, #0x68
  408cb4:	mov	x0, x21
  408cb8:	bl	4019f4 <ferror@plt+0x414>
  408cbc:	b	408c28 <ferror@plt+0x7648>
  408cc0:	cmp	w22, #0x21
  408cc4:	mov	w2, #0x2d                  	// #45
  408cc8:	ccmp	w22, w2, #0x4, ne  // ne = any
  408ccc:	ldp	x0, x1, [sp, #88]
  408cd0:	b.ne	408d54 <ferror@plt+0x7774>  // b.any
  408cd4:	bl	404eec <ferror@plt+0x390c>
  408cd8:	ldr	x0, [sp, #72]
  408cdc:	ldr	w23, [x0]
  408ce0:	cmp	w23, #0xa
  408ce4:	cset	w21, eq  // eq = none
  408ce8:	b.eq	408cf8 <ferror@plt+0x7718>  // b.none
  408cec:	and	w0, w23, #0xfffffffd
  408cf0:	cmp	w0, #0x9
  408cf4:	b.ne	408dfc <ferror@plt+0x781c>  // b.any
  408cf8:	ldr	x0, [sp, #88]
  408cfc:	add	x1, sp, #0x68
  408d00:	bl	405604 <ferror@plt+0x4024>
  408d04:	cbnz	w0, 408b8c <ferror@plt+0x75ac>
  408d08:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408d0c:	cmp	w23, #0xb
  408d10:	ldr	x1, [x0, #592]
  408d14:	b.ne	408d88 <ferror@plt+0x77a8>  // b.any
  408d18:	ldr	x3, [x1, #1160]
  408d1c:	add	x0, x19, #0x68
  408d20:	add	x21, x19, #0x10
  408d24:	mov	x2, #0x0                   	// #0
  408d28:	ldr	x1, [sp, #104]
  408d2c:	cmp	x1, x3
  408d30:	b.hi	408d3c <ferror@plt+0x775c>  // b.pmore
  408d34:	cmp	x1, x2
  408d38:	b.cs	408de8 <ferror@plt+0x7808>  // b.hs, b.nlast
  408d3c:	ldr	x0, [sp, #72]
  408d40:	mov	x1, #0x0                   	// #0
  408d44:	ldr	w0, [x0]
  408d48:	add	w0, w0, #0x1
  408d4c:	bl	402510 <ferror@plt+0xf30>
  408d50:	b	408b8c <ferror@plt+0x75ac>
  408d54:	sub	w3, w22, #0xc
  408d58:	cmp	w22, #0x21
  408d5c:	and	w3, w3, #0xff
  408d60:	adrp	x4, 410000 <ferror@plt+0xea20>
  408d64:	csel	w3, w3, w22, hi  // hi = pmore
  408d68:	add	x4, x4, #0x568
  408d6c:	sub	w3, w3, #0x18
  408d70:	mov	x2, x0
  408d74:	ldr	x4, [x4, w3, sxtw #3]
  408d78:	ldr	x3, [x19, #16]
  408d7c:	blr	x4
  408d80:	cbz	w0, 408cd8 <ferror@plt+0x76f8>
  408d84:	b	408b8c <ferror@plt+0x75ac>
  408d88:	cmp	w23, #0xa
  408d8c:	b.ne	408dd8 <ferror@plt+0x77f8>  // b.any
  408d90:	ldr	x0, [x1, #1248]
  408d94:	ldrb	w0, [x0]
  408d98:	cmp	w0, #0x64
  408d9c:	b.eq	408de0 <ferror@plt+0x7800>  // b.none
  408da0:	ldrh	w0, [x1, #1138]
  408da4:	tst	w0, #0x6
  408da8:	cset	x2, ne  // ne = any
  408dac:	lsl	x2, x2, #1
  408db0:	sxtw	x0, w21
  408db4:	and	x21, x21, #0xff
  408db8:	add	x0, x0, #0x8e
  408dbc:	add	x0, x1, x0, lsl #3
  408dc0:	mov	x1, #0x28                  	// #40
  408dc4:	ldr	x3, [x0, #8]
  408dc8:	add	x0, x19, #0x18
  408dcc:	madd	x0, x21, x1, x0
  408dd0:	add	x21, x19, x21, lsl #3
  408dd4:	b	408d28 <ferror@plt+0x7748>
  408dd8:	mov	x2, #0x2                   	// #2
  408ddc:	b	408db0 <ferror@plt+0x77d0>
  408de0:	mov	x2, #0x0                   	// #0
  408de4:	b	408db0 <ferror@plt+0x77d0>
  408de8:	mov	x1, #0x0                   	// #0
  408dec:	bl	401c40 <ferror@plt+0x660>
  408df0:	ldr	x1, [sp, #104]
  408df4:	str	x1, [x0]
  408df8:	str	x1, [x21]
  408dfc:	cmp	w22, #0x21
  408e00:	b.hi	408e20 <ferror@plt+0x7840>  // b.pmore
  408e04:	ldr	x1, [sp, #88]
  408e08:	add	x0, sp, #0x70
  408e0c:	bl	40553c <ferror@plt+0x3f5c>
  408e10:	add	x1, sp, #0x68
  408e14:	mov	x0, x19
  408e18:	bl	4084ec <ferror@plt+0x6f0c>
  408e1c:	b	408c28 <ferror@plt+0x7648>
  408e20:	add	x19, x19, #0x90
  408e24:	mov	x1, #0x1                   	// #1
  408e28:	mov	x0, x19
  408e2c:	bl	401934 <ferror@plt+0x354>
  408e30:	mov	x0, x19
  408e34:	mov	x1, #0x1                   	// #1
  408e38:	bl	401934 <ferror@plt+0x354>
  408e3c:	b	408c28 <ferror@plt+0x7648>
  408e40:	stp	x29, x30, [sp, #-112]!
  408e44:	mov	x29, sp
  408e48:	stp	x25, x26, [sp, #64]
  408e4c:	add	x26, x0, #0x90
  408e50:	stp	x19, x20, [sp, #16]
  408e54:	mov	x20, x0
  408e58:	mov	x0, x26
  408e5c:	stp	x21, x22, [sp, #32]
  408e60:	and	w22, w1, #0xff
  408e64:	mov	x1, x2
  408e68:	stp	x23, x24, [sp, #48]
  408e6c:	stp	x27, x28, [sp, #80]
  408e70:	bl	401c40 <ferror@plt+0x660>
  408e74:	mov	x21, x0
  408e78:	ldr	w0, [x0]
  408e7c:	cmp	w0, #0x8
  408e80:	b.ne	408ed0 <ferror@plt+0x78f0>  // b.any
  408e84:	cmp	w22, #0x3f
  408e88:	b.eq	408ea0 <ferror@plt+0x78c0>  // b.none
  408e8c:	mov	x1, #0x0                   	// #0
  408e90:	mov	w0, #0x13                  	// #19
  408e94:	bl	402510 <ferror@plt+0xf30>
  408e98:	mov	w19, w0
  408e9c:	b	408eb0 <ferror@plt+0x78d0>
  408ea0:	mov	w19, #0x0                   	// #0
  408ea4:	mov	x0, x26
  408ea8:	mov	x1, #0x1                   	// #1
  408eac:	bl	401934 <ferror@plt+0x354>
  408eb0:	mov	w0, w19
  408eb4:	ldp	x19, x20, [sp, #16]
  408eb8:	ldp	x21, x22, [sp, #32]
  408ebc:	ldp	x23, x24, [sp, #48]
  408ec0:	ldp	x25, x26, [sp, #64]
  408ec4:	ldp	x27, x28, [sp, #80]
  408ec8:	ldp	x29, x30, [sp], #112
  408ecc:	ret
  408ed0:	add	x2, sp, #0x68
  408ed4:	mov	x1, x21
  408ed8:	mov	x0, x20
  408edc:	bl	4087a0 <ferror@plt+0x71c0>
  408ee0:	mov	w19, w0
  408ee4:	cbnz	w0, 408eb0 <ferror@plt+0x78d0>
  408ee8:	ldr	w0, [x21]
  408eec:	sub	w1, w0, #0x2
  408ef0:	cmp	w1, #0x1
  408ef4:	b.ls	408f78 <ferror@plt+0x7998>  // b.plast
  408ef8:	ldr	x0, [sp, #104]
  408efc:	ldr	x1, [x0]
  408f00:	cbnz	x1, 408f0c <ferror@plt+0x792c>
  408f04:	ldr	x1, [x0, #32]
  408f08:	cbz	x1, 408fa0 <ferror@plt+0x79c0>
  408f0c:	ldr	x1, [x20, #8]
  408f10:	cmp	w22, #0x3f
  408f14:	cset	w2, eq  // eq = none
  408f18:	bl	4065bc <ferror@plt+0x4fdc>
  408f1c:	cbnz	w0, 408e98 <ferror@plt+0x78b8>
  408f20:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408f24:	ldr	x0, [x0, #592]
  408f28:	ldr	x0, [x0, #1248]
  408f2c:	ldrb	w0, [x0]
  408f30:	cmp	w0, #0x64
  408f34:	b.ne	408f50 <ferror@plt+0x7970>  // b.any
  408f38:	cmp	w22, #0x3f
  408f3c:	b.eq	408eb0 <ferror@plt+0x78d0>  // b.none
  408f40:	mov	x0, x26
  408f44:	mov	x1, #0x1                   	// #1
  408f48:	bl	401934 <ferror@plt+0x354>
  408f4c:	b	408eb0 <ferror@plt+0x78d0>
  408f50:	ldr	x1, [sp, #104]
  408f54:	add	x0, x20, #0x260
  408f58:	bl	404eec <ferror@plt+0x390c>
  408f5c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408f60:	ldr	x0, [x0, #592]
  408f64:	ldr	x0, [x0, #1248]
  408f68:	ldrb	w0, [x0]
  408f6c:	cmp	w0, #0x64
  408f70:	b.ne	408f40 <ferror@plt+0x7960>  // b.any
  408f74:	b	408f38 <ferror@plt+0x7958>
  408f78:	cmp	w0, #0x3
  408f7c:	b.ne	408fa0 <ferror@plt+0x79c0>  // b.any
  408f80:	ldr	x1, [x21, #8]
  408f84:	mov	x0, x20
  408f88:	bl	40857c <ferror@plt+0x6f9c>
  408f8c:	mov	x24, x0
  408f90:	cmp	w22, #0x42
  408f94:	b.ne	408fac <ferror@plt+0x79cc>  // b.any
  408f98:	bl	4085ac <ferror@plt+0x6fcc>
  408f9c:	b	408f5c <ferror@plt+0x797c>
  408fa0:	ldr	x0, [sp, #104]
  408fa4:	ldr	x1, [x0, #16]
  408fa8:	b	408f84 <ferror@plt+0x79a4>
  408fac:	bl	4012a0 <strlen@plt>
  408fb0:	mov	x23, x0
  408fb4:	cbnz	x0, 408fec <ferror@plt+0x7a0c>
  408fb8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  408fbc:	ldr	x0, [x0, #592]
  408fc0:	ldr	x0, [x0, #1248]
  408fc4:	ldrb	w0, [x0]
  408fc8:	cmp	w0, #0x64
  408fcc:	b.ne	408fd8 <ferror@plt+0x79f8>  // b.any
  408fd0:	mov	w0, #0x0                   	// #0
  408fd4:	bl	4028ec <ferror@plt+0x130c>
  408fd8:	cmp	w22, #0x3f
  408fdc:	b.ne	408f5c <ferror@plt+0x797c>  // b.any
  408fe0:	mov	w0, #0xa                   	// #10
  408fe4:	bl	4028ec <ferror@plt+0x130c>
  408fe8:	b	408f5c <ferror@plt+0x797c>
  408fec:	adrp	x25, 410000 <ferror@plt+0xea20>
  408ff0:	adrp	x27, 410000 <ferror@plt+0xea20>
  408ff4:	sub	x28, x0, #0x1
  408ff8:	add	x25, x25, #0x4ca
  408ffc:	add	x27, x27, #0x4c0
  409000:	mov	x20, #0x0                   	// #0
  409004:	ldrb	w21, [x24, x20]
  409008:	cmp	w21, #0x5c
  40900c:	b.ne	409050 <ferror@plt+0x7a70>  // b.any
  409010:	cmp	x28, x20
  409014:	b.eq	409050 <ferror@plt+0x7a70>  // b.none
  409018:	add	x20, x20, #0x1
  40901c:	mov	x0, x25
  409020:	ldrb	w21, [x24, x20]
  409024:	mov	w1, w21
  409028:	bl	4014f0 <strchr@plt>
  40902c:	cbz	x0, 409068 <ferror@plt+0x7a88>
  409030:	cmp	w21, #0x6e
  409034:	b.ne	409048 <ferror@plt+0x7a68>  // b.any
  409038:	adrp	x1, 429000 <ferror@plt+0x27a20>
  40903c:	mov	x2, #0xffffffffffffffff    	// #-1
  409040:	ldr	x1, [x1, #592]
  409044:	str	x2, [x1, #1104]
  409048:	sub	x0, x0, x25
  40904c:	ldrb	w21, [x27, x0]
  409050:	mov	w0, w21
  409054:	add	x20, x20, #0x1
  409058:	bl	4028ec <ferror@plt+0x130c>
  40905c:	cmp	x23, x20
  409060:	b.hi	409004 <ferror@plt+0x7a24>  // b.pmore
  409064:	b	408fd8 <ferror@plt+0x79f8>
  409068:	mov	w0, #0x5c                  	// #92
  40906c:	bl	4028ec <ferror@plt+0x130c>
  409070:	b	409050 <ferror@plt+0x7a70>
  409074:	stp	x29, x30, [sp, #-176]!
  409078:	mov	x29, sp
  40907c:	stp	x23, x24, [sp, #48]
  409080:	mov	x23, x1
  409084:	adrp	x1, 429000 <ferror@plt+0x27a20>
  409088:	stp	x19, x20, [sp, #16]
  40908c:	mov	x20, x0
  409090:	ldr	x1, [x1, #592]
  409094:	stp	x21, x22, [sp, #32]
  409098:	mov	w21, w2
  40909c:	stp	x25, x26, [sp, #64]
  4090a0:	and	w22, w3, #0xff
  4090a4:	ldr	x1, [x1, #1248]
  4090a8:	str	x27, [sp, #80]
  4090ac:	str	xzr, [sp, #112]
  4090b0:	ldrb	w1, [x1]
  4090b4:	cmp	w1, #0x64
  4090b8:	b.ne	4090dc <ferror@plt+0x7afc>  // b.any
  4090bc:	add	x2, sp, #0x70
  4090c0:	add	x1, sp, #0x68
  4090c4:	mov	x3, #0x0                   	// #0
  4090c8:	bl	408940 <ferror@plt+0x7360>
  4090cc:	cbnz	w0, 409130 <ferror@plt+0x7b50>
  4090d0:	cbz	w21, 40916c <ferror@plt+0x7b8c>
  4090d4:	add	x27, x20, #0x180
  4090d8:	b	409170 <ferror@plt+0x7b90>
  4090dc:	mov	x1, #0x0                   	// #0
  4090e0:	add	x0, x0, #0x90
  4090e4:	bl	401c40 <ferror@plt+0x660>
  4090e8:	str	x0, [sp, #104]
  4090ec:	ldr	w0, [x0]
  4090f0:	cmp	w0, #0x2
  4090f4:	cset	w1, ne  // ne = any
  4090f8:	cmp	w21, #0x0
  4090fc:	cset	w0, eq  // eq = none
  409100:	cmp	w1, w0
  409104:	b.ne	409120 <ferror@plt+0x7b40>  // b.any
  409108:	cbz	w22, 40914c <ferror@plt+0x7b6c>
  40910c:	ldr	x1, [sp, #104]
  409110:	add	x2, sp, #0x70
  409114:	mov	x0, x20
  409118:	bl	4087a0 <ferror@plt+0x71c0>
  40911c:	b	4090cc <ferror@plt+0x7aec>
  409120:	mov	x1, #0x0                   	// #0
  409124:	mov	w0, #0xf                   	// #15
  409128:	bl	402510 <ferror@plt+0xf30>
  40912c:	cbz	w0, 409108 <ferror@plt+0x7b28>
  409130:	ldp	x19, x20, [sp, #16]
  409134:	ldp	x21, x22, [sp, #32]
  409138:	ldp	x23, x24, [sp, #48]
  40913c:	ldp	x25, x26, [sp, #64]
  409140:	ldr	x27, [sp, #80]
  409144:	ldp	x29, x30, [sp], #176
  409148:	ret
  40914c:	cbnz	w21, 4090d4 <ferror@plt+0x7af4>
  409150:	ldr	x0, [sp, #104]
  409154:	ldr	x1, [x0, #8]
  409158:	add	x0, x20, #0x130
  40915c:	bl	401c30 <ferror@plt+0x650>
  409160:	mov	x1, #0x1                   	// #1
  409164:	bl	401c40 <ferror@plt+0x660>
  409168:	str	x0, [sp, #112]
  40916c:	add	x27, x20, #0x130
  409170:	mov	x1, x23
  409174:	mov	x0, x27
  409178:	bl	401c30 <ferror@plt+0x650>
  40917c:	mov	x24, x0
  409180:	ldr	x0, [sp, #104]
  409184:	ldr	w1, [x0]
  409188:	cmp	w1, #0x3
  40918c:	b.ne	4091d8 <ferror@plt+0x7bf8>  // b.any
  409190:	cbz	w21, 4091a4 <ferror@plt+0x7bc4>
  409194:	mov	x1, #0x0                   	// #0
  409198:	mov	w0, #0xf                   	// #15
  40919c:	bl	402510 <ferror@plt+0xf30>
  4091a0:	b	409130 <ferror@plt+0x7b50>
  4091a4:	stp	xzr, xzr, [sp, #120]
  4091a8:	mov	x1, #0x1                   	// #1
  4091ac:	stp	xzr, xzr, [sp, #136]
  4091b0:	stp	xzr, xzr, [sp, #152]
  4091b4:	ldr	x0, [x0, #8]
  4091b8:	str	x0, [sp, #136]
  4091bc:	add	x0, x20, #0x90
  4091c0:	bl	401934 <ferror@plt+0x354>
  4091c4:	add	x1, sp, #0x78
  4091c8:	mov	x0, x24
  4091cc:	bl	4019f4 <ferror@plt+0x414>
  4091d0:	mov	w0, #0x0                   	// #0
  4091d4:	b	409130 <ferror@plt+0x7b50>
  4091d8:	add	x25, x20, #0x90
  4091dc:	ldr	x19, [sp, #112]
  4091e0:	cbnz	w21, 40920c <ferror@plt+0x7c2c>
  4091e4:	mov	x1, x19
  4091e8:	add	x0, sp, #0x80
  4091ec:	bl	40553c <ferror@plt+0x3f5c>
  4091f0:	add	x1, sp, #0x80
  4091f4:	mov	x0, x24
  4091f8:	bl	4019f4 <ferror@plt+0x414>
  4091fc:	mov	x0, x25
  409200:	mov	x1, #0x1                   	// #1
  409204:	bl	401934 <ferror@plt+0x354>
  409208:	b	4091d0 <ferror@plt+0x7bf0>
  40920c:	ldr	x1, [x0, #8]
  409210:	mov	x0, x27
  409214:	bl	401c30 <ferror@plt+0x650>
  409218:	mov	x26, x0
  40921c:	cbnz	w22, 40922c <ferror@plt+0x7c4c>
  409220:	mov	x1, #0x1                   	// #1
  409224:	bl	401c40 <ferror@plt+0x660>
  409228:	mov	x19, x0
  40922c:	ldr	x0, [x19, #24]
  409230:	cmp	x0, #0x30
  409234:	b.eq	409254 <ferror@plt+0x7c74>  // b.none
  409238:	cmp	x0, #0x1
  40923c:	cset	w0, eq  // eq = none
  409240:	cmp	w0, #0x0
  409244:	ccmp	w21, #0x2, #0x0, ne  // ne = any
  409248:	b.ne	4092c8 <ferror@plt+0x7ce8>  // b.any
  40924c:	mov	w21, #0x0                   	// #0
  409250:	b	409260 <ferror@plt+0x7c80>
  409254:	cmp	w21, #0x2
  409258:	b.ne	4092e4 <ferror@plt+0x7d04>  // b.any
  40925c:	mov	w21, #0x1                   	// #1
  409260:	add	x20, sp, #0x80
  409264:	mov	x2, #0x0                   	// #0
  409268:	mov	x0, x20
  40926c:	mov	x1, #0x1                   	// #1
  409270:	bl	4018a8 <ferror@plt+0x2c8>
  409274:	cbz	w21, 4092b8 <ferror@plt+0x7cd8>
  409278:	mov	x1, x23
  40927c:	mov	x0, x27
  409280:	bl	401c30 <ferror@plt+0x650>
  409284:	mov	x24, x0
  409288:	ldr	x0, [sp, #104]
  40928c:	eor	w22, w22, #0x1
  409290:	and	x22, x22, #0xff
  409294:	mvn	x22, x22
  409298:	ldr	x1, [x0, #8]
  40929c:	mov	x0, x20
  4092a0:	bl	401a1c <ferror@plt+0x43c>
  4092a4:	ldr	x1, [x26, #8]
  4092a8:	mov	x0, x20
  4092ac:	add	x1, x22, x1
  4092b0:	bl	401a1c <ferror@plt+0x43c>
  4092b4:	b	4091f0 <ferror@plt+0x7c10>
  4092b8:	ldp	x2, x1, [x19]
  4092bc:	mov	x0, x20
  4092c0:	bl	40198c <ferror@plt+0x3ac>
  4092c4:	b	4091f0 <ferror@plt+0x7c10>
  4092c8:	cmp	w0, #0x0
  4092cc:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  4092d0:	b.eq	4092e4 <ferror@plt+0x7d04>  // b.none
  4092d4:	mov	x1, x19
  4092d8:	mov	x0, x20
  4092dc:	bl	408608 <ferror@plt+0x7028>
  4092e0:	mov	x19, x0
  4092e4:	add	x20, sp, #0x80
  4092e8:	mov	w1, #0x1                   	// #1
  4092ec:	mov	x0, x20
  4092f0:	bl	40af6c <ferror@plt+0x998c>
  4092f4:	mov	x1, x19
  4092f8:	mov	x0, x20
  4092fc:	bl	40ae54 <ferror@plt+0x9874>
  409300:	b	4091f0 <ferror@plt+0x7c10>
  409304:	stp	x29, x30, [sp, #-128]!
  409308:	mov	x29, sp
  40930c:	stp	x19, x20, [sp, #16]
  409310:	stp	x21, x22, [sp, #32]
  409314:	ands	w22, w2, #0xff
  409318:	b.eq	409390 <ferror@plt+0x7db0>  // b.none
  40931c:	add	x21, x0, #0x130
  409320:	add	x19, x0, #0x158
  409324:	ldr	x0, [x21, #8]
  409328:	add	x2, sp, #0x38
  40932c:	stp	x1, x0, [sp, #64]
  409330:	add	x1, sp, #0x40
  409334:	mov	x0, x19
  409338:	bl	401c84 <ferror@plt+0x6a4>
  40933c:	ands	w20, w0, #0xff
  409340:	b.eq	40935c <ferror@plt+0x7d7c>  // b.none
  409344:	mov	w1, w22
  409348:	add	x0, sp, #0x50
  40934c:	bl	40af6c <ferror@plt+0x998c>
  409350:	add	x1, sp, #0x50
  409354:	mov	x0, x21
  409358:	bl	4019f4 <ferror@plt+0x414>
  40935c:	ldr	x1, [sp, #56]
  409360:	mov	x0, x19
  409364:	bl	401c30 <ferror@plt+0x650>
  409368:	mov	x19, x0
  40936c:	cbz	w20, 40937c <ferror@plt+0x7d9c>
  409370:	ldr	x0, [sp, #64]
  409374:	bl	4027dc <ferror@plt+0x11fc>
  409378:	str	x0, [x19]
  40937c:	ldr	x0, [x19, #8]
  409380:	ldp	x19, x20, [sp, #16]
  409384:	ldp	x21, x22, [sp, #32]
  409388:	ldp	x29, x30, [sp], #128
  40938c:	ret
  409390:	add	x21, x0, #0x180
  409394:	add	x19, x0, #0x1a8
  409398:	b	409324 <ferror@plt+0x7d44>
  40939c:	stp	x29, x30, [sp, #-32]!
  4093a0:	mov	x29, sp
  4093a4:	str	x19, [sp, #16]
  4093a8:	add	x19, x0, #0x8
  4093ac:	mov	x0, x19
  4093b0:	bl	404eec <ferror@plt+0x390c>
  4093b4:	ldr	x0, [x19, #24]
  4093b8:	cbz	x0, 4093c8 <ferror@plt+0x7de8>
  4093bc:	ldrb	w0, [x19, #40]
  4093c0:	eor	w0, w0, #0x1
  4093c4:	strb	w0, [x19, #40]
  4093c8:	ldr	x19, [sp, #16]
  4093cc:	ldp	x29, x30, [sp], #32
  4093d0:	ret
  4093d4:	stp	x29, x30, [sp, #-32]!
  4093d8:	mov	x29, sp
  4093dc:	str	x19, [sp, #16]
  4093e0:	mov	x19, x0
  4093e4:	mov	x0, x1
  4093e8:	bl	404ab4 <ferror@plt+0x34d4>
  4093ec:	cbnz	x0, 409400 <ferror@plt+0x7e20>
  4093f0:	add	x0, x19, #0x8
  4093f4:	ldr	x19, [sp, #16]
  4093f8:	ldp	x29, x30, [sp], #32
  4093fc:	b	404ad4 <ferror@plt+0x34f4>
  409400:	ldr	x19, [sp, #16]
  409404:	ldp	x29, x30, [sp], #32
  409408:	ret
  40940c:	stp	x29, x30, [sp, #-32]!
  409410:	mov	x29, sp
  409414:	stp	x19, x20, [sp, #16]
  409418:	mov	x20, x1
  40941c:	add	x19, x0, #0x8
  409420:	mov	x0, x19
  409424:	bl	404eec <ferror@plt+0x390c>
  409428:	mov	x0, x19
  40942c:	ldr	x1, [x20, #16]
  409430:	ldp	x19, x20, [sp, #16]
  409434:	ldp	x29, x30, [sp], #32
  409438:	b	404c78 <ferror@plt+0x3698>
  40943c:	stp	x29, x30, [sp, #-32]!
  409440:	mov	x29, sp
  409444:	stp	x19, x20, [sp, #16]
  409448:	mov	x19, x1
  40944c:	mov	x20, x0
  409450:	mov	x1, x2
  409454:	mov	x0, x19
  409458:	bl	40ace8 <ferror@plt+0x9708>
  40945c:	mov	x1, x19
  409460:	add	x0, x20, #0xe0
  409464:	ldp	x19, x20, [sp, #16]
  409468:	ldp	x29, x30, [sp], #32
  40946c:	b	4019f4 <ferror@plt+0x414>
  409470:	stp	x29, x30, [sp, #-304]!
  409474:	mov	x29, sp
  409478:	stp	x19, x20, [sp, #16]
  40947c:	mov	x19, x0
  409480:	add	x2, sp, #0x38
  409484:	stp	x21, x22, [sp, #32]
  409488:	add	x22, x0, #0x108
  40948c:	mov	x20, x1
  409490:	ldr	x0, [x0, #232]
  409494:	stp	x1, x0, [sp, #64]
  409498:	add	x1, sp, #0x40
  40949c:	mov	x0, x22
  4094a0:	bl	401c84 <ferror@plt+0x6a4>
  4094a4:	ldr	x1, [sp, #56]
  4094a8:	and	w21, w0, #0xff
  4094ac:	mov	x0, x22
  4094b0:	bl	401c30 <ferror@plt+0x650>
  4094b4:	ldr	x1, [x0, #8]
  4094b8:	str	x1, [sp, #56]
  4094bc:	cbnz	w21, 4094e8 <ferror@plt+0x7f08>
  4094c0:	add	x0, x19, #0xe0
  4094c4:	bl	401c30 <ferror@plt+0x650>
  4094c8:	bl	40ad80 <ferror@plt+0x97a0>
  4094cc:	mov	x0, x20
  4094d0:	bl	4014c0 <free@plt>
  4094d4:	ldp	x19, x20, [sp, #16]
  4094d8:	ldp	x21, x22, [sp, #32]
  4094dc:	ldr	x0, [sp, #56]
  4094e0:	ldp	x29, x30, [sp], #304
  4094e4:	ret
  4094e8:	mov	x2, x20
  4094ec:	add	x1, sp, #0x50
  4094f0:	mov	x0, x19
  4094f4:	bl	40943c <ferror@plt+0x7e5c>
  4094f8:	b	4094d4 <ferror@plt+0x7ef4>
  4094fc:	stp	x29, x30, [sp, #-96]!
  409500:	mov	x1, #0xa                   	// #10
  409504:	mov	x2, #0x318                 	// #792
  409508:	mov	x29, sp
  40950c:	stp	x21, x22, [sp, #32]
  409510:	mov	x21, #0x28                  	// #40
  409514:	mov	x22, x21
  409518:	stp	x19, x20, [sp, #16]
  40951c:	mov	x19, x0
  409520:	add	x20, x0, #0x18
  409524:	str	x1, [sp, #64]
  409528:	mov	w1, #0x0                   	// #0
  40952c:	bl	4013a0 <memset@plt>
  409530:	str	xzr, [sp, #56]
  409534:	stp	xzr, xzr, [sp, #72]
  409538:	str	xzr, [sp, #88]
  40953c:	ldr	x0, [sp, #56]
  409540:	cmp	x0, #0x2
  409544:	b.ls	4096cc <ferror@plt+0x80ec>  // b.plast
  409548:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40954c:	mov	x20, x0
  409550:	ldr	x1, [x0, #592]
  409554:	ldr	x1, [x1, #1248]
  409558:	ldrb	w1, [x1]
  40955c:	cmp	w1, #0x64
  409560:	b.ne	4095b0 <ferror@plt+0x7fd0>  // b.any
  409564:	add	x21, x19, #0x1d0
  409568:	mov	x2, #0x0                   	// #0
  40956c:	mov	x0, x21
  409570:	mov	x1, #0x8                   	// #8
  409574:	bl	4018a8 <ferror@plt+0x2c8>
  409578:	str	xzr, [sp, #56]
  40957c:	mov	x0, x21
  409580:	add	x1, sp, #0x38
  409584:	bl	4019f4 <ferror@plt+0x414>
  409588:	add	x21, x19, #0x200
  40958c:	mov	x0, #0x100                 	// #256
  409590:	str	x0, [x19, #504]
  409594:	add	x1, x19, #0x290
  409598:	mov	x0, x21
  40959c:	mov	x2, #0x21                  	// #33
  4095a0:	bl	404db8 <ferror@plt+0x37d8>
  4095a4:	ldr	x1, [x19, #504]
  4095a8:	mov	x0, x21
  4095ac:	bl	4057a4 <ferror@plt+0x41c4>
  4095b0:	add	x1, x19, #0x314
  4095b4:	add	x21, x19, #0x230
  4095b8:	mov	x2, #0x1                   	// #1
  4095bc:	mov	x0, x21
  4095c0:	bl	404db8 <ferror@plt+0x37d8>
  4095c4:	mov	x0, x21
  4095c8:	bl	404ad4 <ferror@plt+0x34f4>
  4095cc:	ldr	x0, [x20, #592]
  4095d0:	ldr	x0, [x0, #1248]
  4095d4:	ldrb	w0, [x0]
  4095d8:	cmp	w0, #0x64
  4095dc:	b.eq	4095ec <ferror@plt+0x800c>  // b.none
  4095e0:	add	x0, x19, #0x260
  4095e4:	mov	x1, #0x2                   	// #2
  4095e8:	bl	404dcc <ferror@plt+0x37ec>
  4095ec:	mov	x1, #0xe0                  	// #224
  4095f0:	adrp	x2, 40a000 <ferror@plt+0x8a20>
  4095f4:	add	x0, x19, x1
  4095f8:	add	x2, x2, #0xdf4
  4095fc:	bl	4018a8 <ferror@plt+0x2c8>
  409600:	adrp	x20, 401000 <memcpy@plt-0x280>
  409604:	mov	x2, #0x0                   	// #0
  409608:	mov	x1, #0x10                  	// #16
  40960c:	add	x0, x19, #0x108
  409610:	bl	4018a8 <ferror@plt+0x2c8>
  409614:	adrp	x0, 410000 <ferror@plt+0xea20>
  409618:	add	x0, x0, #0x83f
  40961c:	bl	4027dc <ferror@plt+0x11fc>
  409620:	mov	x1, x0
  409624:	mov	x0, x19
  409628:	bl	409470 <ferror@plt+0x7e90>
  40962c:	adrp	x0, 410000 <ferror@plt+0xea20>
  409630:	add	x0, x0, #0x838
  409634:	bl	4027dc <ferror@plt+0x11fc>
  409638:	add	x20, x20, #0xc5c
  40963c:	mov	x1, x0
  409640:	mov	x0, x19
  409644:	bl	409470 <ferror@plt+0x7e90>
  409648:	mov	x2, x20
  40964c:	add	x0, x19, #0x130
  409650:	mov	x1, #0x28                  	// #40
  409654:	bl	4018a8 <ferror@plt+0x2c8>
  409658:	add	x0, x19, #0x158
  40965c:	mov	x2, #0x0                   	// #0
  409660:	mov	x1, #0x10                  	// #16
  409664:	bl	4018a8 <ferror@plt+0x2c8>
  409668:	mov	x2, x20
  40966c:	add	x0, x19, #0x180
  409670:	mov	x1, #0x28                  	// #40
  409674:	bl	4018a8 <ferror@plt+0x2c8>
  409678:	add	x0, x19, #0x1a8
  40967c:	mov	x2, #0x0                   	// #0
  409680:	mov	x1, #0x10                  	// #16
  409684:	bl	4018a8 <ferror@plt+0x2c8>
  409688:	add	x0, x19, #0x90
  40968c:	mov	x1, #0x38                  	// #56
  409690:	adrp	x2, 40b000 <ferror@plt+0x9a20>
  409694:	add	x2, x2, #0x1c
  409698:	bl	4018a8 <ferror@plt+0x2c8>
  40969c:	add	x19, x19, #0xb8
  4096a0:	mov	x2, #0x0                   	// #0
  4096a4:	mov	x0, x19
  4096a8:	mov	x1, #0x18                  	// #24
  4096ac:	bl	4018a8 <ferror@plt+0x2c8>
  4096b0:	add	x1, sp, #0x48
  4096b4:	mov	x0, x19
  4096b8:	bl	4019f4 <ferror@plt+0x414>
  4096bc:	ldp	x19, x20, [sp, #16]
  4096c0:	ldp	x21, x22, [sp, #32]
  4096c4:	ldp	x29, x30, [sp], #96
  4096c8:	ret
  4096cc:	madd	x0, x0, x21, x20
  4096d0:	mov	x2, #0x0                   	// #0
  4096d4:	mov	x1, #0x8                   	// #8
  4096d8:	bl	4018a8 <ferror@plt+0x2c8>
  4096dc:	ldp	x0, x1, [sp, #56]
  4096e0:	cmp	x0, #0x2
  4096e4:	madd	x0, x0, x22, x20
  4096e8:	csel	x1, x1, xzr, ne  // ne = any
  4096ec:	str	x1, [sp, #64]
  4096f0:	add	x1, sp, #0x40
  4096f4:	bl	4019f4 <ferror@plt+0x414>
  4096f8:	ldp	x0, x1, [sp, #56]
  4096fc:	str	x1, [x19, x0, lsl #3]
  409700:	add	x0, x0, #0x1
  409704:	str	x0, [sp, #56]
  409708:	b	40953c <ferror@plt+0x7f5c>
  40970c:	stp	x29, x30, [sp, #-48]!
  409710:	mov	x29, sp
  409714:	stp	x19, x20, [sp, #16]
  409718:	mov	w19, w1
  40971c:	mov	x20, x0
  409720:	ldr	x1, [x0, #192]
  409724:	str	x21, [sp, #32]
  409728:	add	x21, x0, #0xb8
  40972c:	sub	x1, x1, #0x1
  409730:	mov	x0, x21
  409734:	bl	401934 <ferror@plt+0x354>
  409738:	ldr	x1, [x20, #152]
  40973c:	add	x0, x20, #0x90
  409740:	bl	401934 <ferror@plt+0x354>
  409744:	add	x0, x20, #0xe0
  409748:	mov	x1, #0x0                   	// #0
  40974c:	bl	401c30 <ferror@plt+0x650>
  409750:	mov	x20, x0
  409754:	mov	x1, #0x0                   	// #0
  409758:	mov	x0, x21
  40975c:	bl	401c40 <ferror@plt+0x660>
  409760:	ldr	x1, [x20, #8]
  409764:	str	x1, [x0, #8]
  409768:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40976c:	mov	w1, #0x7fffffff            	// #2147483647
  409770:	ldr	x0, [x0, #592]
  409774:	ldr	w2, [x0, #1128]
  409778:	cmp	w2, w1
  40977c:	b.ne	409798 <ferror@plt+0x81b8>  // b.any
  409780:	mov	w19, #0x7                   	// #7
  409784:	mov	w0, w19
  409788:	ldp	x19, x20, [sp, #16]
  40978c:	ldr	x21, [sp, #32]
  409790:	ldp	x29, x30, [sp], #48
  409794:	ret
  409798:	cbnz	w19, 4097b8 <ferror@plt+0x81d8>
  40979c:	ldr	w2, [x0, #1128]
  4097a0:	cbz	w2, 4097b8 <ferror@plt+0x81d8>
  4097a4:	ldr	w2, [x0, #1128]
  4097a8:	cmp	w2, w1
  4097ac:	b.eq	4097b8 <ferror@plt+0x81d8>  // b.none
  4097b0:	ldrh	w1, [x0, #1138]
  4097b4:	tbnz	w1, #5, 409780 <ferror@plt+0x81a0>
  4097b8:	ldr	w1, [x0, #1128]
  4097bc:	tst	w19, #0xfffffff7
  4097c0:	str	w1, [x0, #1132]
  4097c4:	b.ne	409784 <ferror@plt+0x81a4>  // b.any
  4097c8:	ldrh	w0, [x0, #1138]
  4097cc:	mov	w1, #0x120                 	// #288
  4097d0:	tst	w1, w0
  4097d4:	b.eq	409780 <ferror@plt+0x81a0>  // b.none
  4097d8:	adrp	x19, 429000 <ferror@plt+0x27a20>
  4097dc:	adrp	x0, 410000 <ferror@plt+0xea20>
  4097e0:	add	x0, x0, #0x4e0
  4097e4:	ldr	x1, [x19, #544]
  4097e8:	bl	4028b4 <ferror@plt+0x12d4>
  4097ec:	ldr	x0, [x19, #544]
  4097f0:	mov	w19, #0x0                   	// #0
  4097f4:	bl	4029c8 <ferror@plt+0x13e8>
  4097f8:	b	409784 <ferror@plt+0x81a4>
  4097fc:	sub	sp, sp, #0x2a0
  409800:	mov	x1, #0x0                   	// #0
  409804:	stp	x29, x30, [sp]
  409808:	mov	x29, sp
  40980c:	stp	x25, x26, [sp, #64]
  409810:	add	x26, x0, #0xb8
  409814:	stp	x19, x20, [sp, #16]
  409818:	mov	x20, x0
  40981c:	mov	x0, x26
  409820:	stp	x21, x22, [sp, #32]
  409824:	mov	w19, #0x0                   	// #0
  409828:	stp	x23, x24, [sp, #48]
  40982c:	add	x24, sp, #0x170
  409830:	stp	x27, x28, [sp, #80]
  409834:	bl	401c40 <ferror@plt+0x660>
  409838:	add	x27, x20, #0xe0
  40983c:	ldr	x1, [x0]
  409840:	mov	x22, x0
  409844:	adrp	x28, 429000 <ferror@plt+0x27a20>
  409848:	mov	x0, x27
  40984c:	add	x28, x28, #0x250
  409850:	bl	401c30 <ferror@plt+0x650>
  409854:	mov	x23, x0
  409858:	str	wzr, [sp, #100]
  40985c:	ldr	x25, [x0]
  409860:	add	x0, sp, #0x138
  409864:	str	x0, [sp, #104]
  409868:	ldr	x0, [x28]
  40986c:	ldr	w1, [x0, #1128]
  409870:	ldr	w2, [x0, #1132]
  409874:	cmp	w1, w2
  409878:	b.ne	409894 <ferror@plt+0x82b4>  // b.any
  40987c:	cbnz	w19, 409894 <ferror@plt+0x82b4>
  409880:	ldr	x3, [x23, #8]
  409884:	str	x3, [sp, #112]
  409888:	ldr	x1, [x22, #8]
  40988c:	cmp	x1, x3
  409890:	b.cc	4098e0 <ferror@plt+0x8300>  // b.lo, b.ul, b.last
  409894:	cmp	w19, #0x0
  409898:	ccmp	w19, #0x7, #0x4, ne  // ne = any
  40989c:	b.ne	4098ac <ferror@plt+0x82cc>  // b.any
  4098a0:	ldr	w0, [x0, #1128]
  4098a4:	cmp	w2, w0
  4098a8:	b.eq	4098bc <ferror@plt+0x82dc>  // b.none
  4098ac:	mov	w1, w19
  4098b0:	mov	x0, x20
  4098b4:	bl	40970c <ferror@plt+0x812c>
  4098b8:	mov	w19, w0
  4098bc:	mov	w0, w19
  4098c0:	ldp	x29, x30, [sp]
  4098c4:	ldp	x19, x20, [sp, #16]
  4098c8:	ldp	x21, x22, [sp, #32]
  4098cc:	ldp	x23, x24, [sp, #48]
  4098d0:	ldp	x25, x26, [sp, #64]
  4098d4:	ldp	x27, x28, [sp, #80]
  4098d8:	add	sp, sp, #0x2a0
  4098dc:	ret
  4098e0:	add	x2, x1, #0x1
  4098e4:	str	x2, [x22, #8]
  4098e8:	ldrb	w21, [x25, x1]
  4098ec:	cmp	w21, #0x5b
  4098f0:	b.hi	409868 <ferror@plt+0x8288>  // b.pmore
  4098f4:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4098f8:	add	x1, x1, #0x8d0
  4098fc:	ldrh	w1, [x1, w21, uxtw #1]
  409900:	adr	x2, 40990c <ferror@plt+0x832c>
  409904:	add	x1, x2, w1, sxth #2
  409908:	br	x1
  40990c:	mov	w19, #0x7                   	// #7
  409910:	b	409868 <ferror@plt+0x8288>
  409914:	add	x2, sp, #0xa0
  409918:	add	x1, sp, #0x98
  40991c:	mov	x0, x20
  409920:	bl	4089d0 <ferror@plt+0x73f0>
  409924:	cbnz	w0, 4098b8 <ferror@plt+0x82d8>
  409928:	ldr	x0, [sp, #160]
  40992c:	bl	404ab4 <ferror@plt+0x34d4>
  409930:	cmp	x0, #0x0
  409934:	cset	w0, eq  // eq = none
  409938:	mov	x1, #0x1                   	// #1
  40993c:	str	w0, [sp, #100]
  409940:	add	x0, x20, #0x90
  409944:	bl	401934 <ferror@plt+0x354>
  409948:	add	x1, x22, #0x8
  40994c:	mov	x0, x25
  409950:	bl	408464 <ferror@plt+0x6e84>
  409954:	mov	x1, x0
  409958:	ldr	w0, [sp, #100]
  40995c:	cmp	w21, #0x43
  409960:	csinc	w0, w0, wzr, ne  // ne = any
  409964:	cbz	w0, 40abcc <ferror@plt+0x95ec>
  409968:	add	x0, x23, #0x28
  40996c:	bl	401c30 <ferror@plt+0x650>
  409970:	ldr	x0, [x0]
  409974:	str	x0, [x22, #8]
  409978:	b	409868 <ferror@plt+0x8288>
  40997c:	add	x1, x22, #0x8
  409980:	mov	x0, x25
  409984:	bl	408464 <ferror@plt+0x6e84>
  409988:	mov	x19, x0
  40998c:	mov	x0, x25
  409990:	str	xzr, [sp, #312]
  409994:	bl	408464 <ferror@plt+0x6e84>
  409998:	mov	x1, x0
  40999c:	mov	x0, x27
  4099a0:	str	x1, [sp, #304]
  4099a4:	bl	401c30 <ferror@plt+0x650>
  4099a8:	mov	x22, x0
  4099ac:	ldr	x0, [x0, #8]
  4099b0:	cbnz	x0, 4099fc <ferror@plt+0x841c>
  4099b4:	ldr	x2, [x22, #208]
  4099b8:	mov	x1, #0x0                   	// #0
  4099bc:	mov	w0, #0x12                  	// #18
  4099c0:	bl	402510 <ferror@plt+0xf30>
  4099c4:	mov	w2, w0
  4099c8:	mov	x1, #0x0                   	// #0
  4099cc:	mov	x0, x26
  4099d0:	str	w2, [sp, #112]
  4099d4:	bl	401c40 <ferror@plt+0x660>
  4099d8:	mov	x22, x0
  4099dc:	mov	x0, x27
  4099e0:	ldr	x1, [x22]
  4099e4:	bl	401c30 <ferror@plt+0x650>
  4099e8:	mov	x23, x0
  4099ec:	ldr	w2, [sp, #112]
  4099f0:	ldr	x25, [x0]
  4099f4:	mov	w19, w2
  4099f8:	b	409868 <ferror@plt+0x8288>
  4099fc:	ldr	x23, [x22, #120]
  409a00:	cmp	x19, x23
  409a04:	b.eq	409a20 <ferror@plt+0x8440>  // b.none
  409a08:	mov	x3, x19
  409a0c:	mov	x2, x23
  409a10:	mov	x1, #0x0                   	// #0
  409a14:	mov	w0, #0x11                  	// #17
  409a18:	bl	402510 <ferror@plt+0xf30>
  409a1c:	b	4099c4 <ferror@plt+0x83e4>
  409a20:	ldr	x0, [x20, #152]
  409a24:	sub	x0, x0, x23
  409a28:	str	x0, [sp, #320]
  409a2c:	ldr	x0, [x28]
  409a30:	ldrh	w0, [x0, #1138]
  409a34:	tbz	w0, #6, 409a40 <ferror@plt+0x8460>
  409a38:	mov	x0, x20
  409a3c:	bl	4084b0 <ferror@plt+0x6ed0>
  409a40:	add	x0, x20, #0x90
  409a44:	add	x25, x22, #0x50
  409a48:	mov	x21, #0x0                   	// #0
  409a4c:	str	x0, [sp, #120]
  409a50:	sub	x0, x23, #0x1
  409a54:	str	x0, [sp, #112]
  409a58:	b	409ac8 <ferror@plt+0x84e8>
  409a5c:	ldr	x0, [sp, #120]
  409a60:	mov	x1, #0x0                   	// #0
  409a64:	bl	401c40 <ferror@plt+0x660>
  409a68:	mov	x19, x0
  409a6c:	ldr	w0, [x0]
  409a70:	cmp	w0, #0x8
  409a74:	b.ne	409a88 <ferror@plt+0x84a8>  // b.any
  409a78:	mov	x1, #0x0                   	// #0
  409a7c:	mov	w0, #0x13                  	// #19
  409a80:	bl	402510 <ferror@plt+0xf30>
  409a84:	b	4099c4 <ferror@plt+0x83e4>
  409a88:	ldr	x0, [sp, #112]
  409a8c:	sub	x1, x0, x21
  409a90:	mov	x0, x25
  409a94:	bl	401c30 <ferror@plt+0x650>
  409a98:	mov	x4, x0
  409a9c:	ldr	w0, [x19]
  409aa0:	mov	w3, #0x1                   	// #1
  409aa4:	tst	w0, #0xfffffffd
  409aa8:	b.eq	409b60 <ferror@plt+0x8580>  // b.none
  409aac:	ldr	w2, [x4, #8]
  409ab0:	mov	x0, x20
  409ab4:	ldr	x1, [x4]
  409ab8:	bl	409074 <ferror@plt+0x7a94>
  409abc:	mov	w2, w0
  409ac0:	cbnz	w0, 4099c8 <ferror@plt+0x83e8>
  409ac4:	add	x21, x21, #0x1
  409ac8:	cmp	x23, x21
  409acc:	b.ne	409a5c <ferror@plt+0x847c>  // b.any
  409ad0:	add	x19, x22, #0x50
  409ad4:	add	x25, x20, #0x130
  409ad8:	add	x0, x20, #0x180
  409adc:	str	x0, [sp, #112]
  409ae0:	ldr	x0, [x22, #88]
  409ae4:	cmp	x21, x0
  409ae8:	b.cc	409b68 <ferror@plt+0x8588>  // b.lo, b.ul, b.last
  409aec:	add	x1, sp, #0x130
  409af0:	mov	x0, x26
  409af4:	bl	4019f4 <ferror@plt+0x414>
  409af8:	mov	w2, #0x0                   	// #0
  409afc:	b	4099c8 <ferror@plt+0x83e8>
  409b00:	ldr	x0, [sp, #112]
  409b04:	stp	x5, x4, [sp, #128]
  409b08:	sub	x1, x0, x5
  409b0c:	mov	x0, x25
  409b10:	bl	401c30 <ferror@plt+0x650>
  409b14:	ldr	x1, [x0]
  409b18:	ldr	x3, [x19, #8]
  409b1c:	ldp	x5, x4, [sp, #128]
  409b20:	cmp	x3, x1
  409b24:	b.ne	409b58 <ferror@plt+0x8578>  // b.any
  409b28:	ldr	x0, [x0, #8]
  409b2c:	cmp	x0, #0x0
  409b30:	ldr	w0, [x19]
  409b34:	cset	w3, eq  // eq = none
  409b38:	cmp	w0, #0x0
  409b3c:	cset	w0, eq  // eq = none
  409b40:	eor	w3, w3, w0
  409b44:	add	x5, x5, #0x1
  409b48:	cmp	w3, #0x0
  409b4c:	ccmp	x21, x5, #0x0, ne  // ne = any
  409b50:	b.hi	409b00 <ferror@plt+0x8520>  // b.pmore
  409b54:	b	409aac <ferror@plt+0x84cc>
  409b58:	mov	w3, #0x1                   	// #1
  409b5c:	b	409b44 <ferror@plt+0x8564>
  409b60:	mov	x5, #0x0                   	// #0
  409b64:	b	409b48 <ferror@plt+0x8568>
  409b68:	mov	x1, x21
  409b6c:	mov	x0, x19
  409b70:	bl	401c30 <ferror@plt+0x650>
  409b74:	mov	x2, x0
  409b78:	ldp	x1, x0, [x0]
  409b7c:	str	x2, [sp, #120]
  409b80:	cmp	w0, #0x0
  409b84:	ldr	x0, [sp, #112]
  409b88:	csel	x0, x0, x25, ne  // ne = any
  409b8c:	bl	401c30 <ferror@plt+0x650>
  409b90:	ldr	x2, [sp, #120]
  409b94:	mov	x23, x0
  409b98:	ldr	x0, [x2, #8]
  409b9c:	cbnz	x0, 409bc0 <ferror@plt+0x85e0>
  409ba0:	add	x0, sp, #0x168
  409ba4:	mov	x1, #0x2                   	// #2
  409ba8:	bl	404dcc <ferror@plt+0x37ec>
  409bac:	add	x1, sp, #0x168
  409bb0:	mov	x0, x23
  409bb4:	add	x21, x21, #0x1
  409bb8:	bl	4019f4 <ferror@plt+0x414>
  409bbc:	b	409ae0 <ferror@plt+0x8500>
  409bc0:	add	x0, sp, #0x168
  409bc4:	mov	w1, #0x1                   	// #1
  409bc8:	bl	40af6c <ferror@plt+0x998c>
  409bcc:	b	409bac <ferror@plt+0x85cc>
  409bd0:	add	x2, sp, #0xc8
  409bd4:	add	x1, sp, #0xc0
  409bd8:	mov	x0, x20
  409bdc:	bl	4089d0 <ferror@plt+0x73f0>
  409be0:	mov	w19, w0
  409be4:	cbnz	w0, 409868 <ferror@plt+0x8288>
  409be8:	sub	w19, w21, #0x22
  409bec:	cmp	w21, #0x1
  409bf0:	and	w19, w19, #0xff
  409bf4:	b.hi	409c0c <ferror@plt+0x862c>  // b.pmore
  409bf8:	ldr	x1, [sp, #200]
  409bfc:	mov	w0, #0x5                   	// #5
  409c00:	str	w0, [sp, #360]
  409c04:	mov	x0, x24
  409c08:	bl	40553c <ferror@plt+0x3f5c>
  409c0c:	mov	w0, #0x6                   	// #6
  409c10:	str	w0, [sp, #304]
  409c14:	cmp	w19, #0x1
  409c18:	b.hi	409c6c <ferror@plt+0x868c>  // b.pmore
  409c1c:	cmp	w21, #0x23
  409c20:	cset	w19, eq  // eq = none
  409c24:	add	w19, w19, #0x28
  409c28:	add	x2, x20, #0x90
  409c2c:	and	w19, w19, #0xff
  409c30:	mov	x0, x2
  409c34:	add	x1, sp, #0x130
  409c38:	str	x2, [sp, #112]
  409c3c:	bl	4019f4 <ferror@plt+0x414>
  409c40:	mov	w1, w19
  409c44:	mov	x0, x20
  409c48:	bl	408b30 <ferror@plt+0x7550>
  409c4c:	mov	w19, w0
  409c50:	cmp	w21, #0x1
  409c54:	b.hi	409868 <ferror@plt+0x8288>  // b.pmore
  409c58:	ldr	x2, [sp, #112]
  409c5c:	cbz	w0, 409c78 <ferror@plt+0x8698>
  409c60:	mov	x0, x24
  409c64:	bl	404e0c <ferror@plt+0x382c>
  409c68:	b	409868 <ferror@plt+0x8288>
  409c6c:	and	w19, w21, #0x1
  409c70:	add	w19, w19, #0x1c
  409c74:	b	409c28 <ferror@plt+0x8648>
  409c78:	mov	x0, x2
  409c7c:	mov	x1, #0x1                   	// #1
  409c80:	str	x2, [sp, #112]
  409c84:	bl	401934 <ferror@plt+0x354>
  409c88:	ldr	x2, [sp, #112]
  409c8c:	add	x1, sp, #0x168
  409c90:	mov	x0, x2
  409c94:	bl	4019f4 <ferror@plt+0x414>
  409c98:	b	409868 <ferror@plt+0x8288>
  409c9c:	mov	x1, #0x0                   	// #0
  409ca0:	mov	x0, x26
  409ca4:	bl	401c40 <ferror@plt+0x660>
  409ca8:	mov	x22, x0
  409cac:	cmp	w21, #0x46
  409cb0:	add	x0, x20, #0x98
  409cb4:	ldr	x1, [x22, #16]
  409cb8:	cinc	x1, x1, eq  // eq = none
  409cbc:	bl	408660 <ferror@plt+0x7080>
  409cc0:	mov	w19, w0
  409cc4:	cbnz	w0, 409d04 <ferror@plt+0x8724>
  409cc8:	ldr	x1, [x22]
  409ccc:	mov	x0, x27
  409cd0:	bl	401c30 <ferror@plt+0x650>
  409cd4:	mov	x23, x0
  409cd8:	mov	w0, #0x5                   	// #5
  409cdc:	str	w0, [sp, #360]
  409ce0:	cmp	w21, #0x46
  409ce4:	b.ne	409d4c <ferror@plt+0x876c>  // b.any
  409ce8:	add	x2, sp, #0xc8
  409cec:	add	x1, sp, #0x130
  409cf0:	mov	x0, x20
  409cf4:	mov	x3, #0x0                   	// #0
  409cf8:	bl	408940 <ferror@plt+0x7360>
  409cfc:	cbz	w0, 409d2c <ferror@plt+0x874c>
  409d00:	mov	w19, w0
  409d04:	mov	x1, #0x0                   	// #0
  409d08:	mov	x0, x26
  409d0c:	bl	401c40 <ferror@plt+0x660>
  409d10:	mov	x22, x0
  409d14:	mov	x0, x27
  409d18:	ldr	x1, [x22]
  409d1c:	bl	401c30 <ferror@plt+0x650>
  409d20:	mov	x23, x0
  409d24:	ldr	x25, [x0]
  409d28:	b	409868 <ferror@plt+0x8288>
  409d2c:	ldr	x1, [sp, #200]
  409d30:	mov	x0, x24
  409d34:	bl	40553c <ferror@plt+0x3f5c>
  409d38:	add	x3, x23, #0x50
  409d3c:	add	x25, x20, #0x130
  409d40:	add	x21, x20, #0x180
  409d44:	mov	x2, #0x0                   	// #0
  409d48:	b	409da4 <ferror@plt+0x87c4>
  409d4c:	cmp	w21, #0x48
  409d50:	b.ne	409d60 <ferror@plt+0x8780>  // b.any
  409d54:	mov	w0, #0x8                   	// #8
  409d58:	str	w0, [sp, #360]
  409d5c:	b	409d38 <ferror@plt+0x8758>
  409d60:	mov	x0, x24
  409d64:	mov	x1, #0x2                   	// #2
  409d68:	bl	404dcc <ferror@plt+0x37ec>
  409d6c:	b	409d38 <ferror@plt+0x8758>
  409d70:	mov	x1, x2
  409d74:	mov	x0, x3
  409d78:	stp	x3, x2, [sp, #112]
  409d7c:	bl	401c30 <ferror@plt+0x650>
  409d80:	ldr	x1, [x0, #8]
  409d84:	cmp	w1, #0x0
  409d88:	ldr	x1, [x0]
  409d8c:	csel	x0, x21, x25, ne  // ne = any
  409d90:	bl	401c30 <ferror@plt+0x650>
  409d94:	mov	x1, #0x1                   	// #1
  409d98:	bl	401934 <ferror@plt+0x354>
  409d9c:	ldp	x3, x2, [sp, #112]
  409da0:	add	x2, x2, #0x1
  409da4:	ldr	x0, [x23, #88]
  409da8:	cmp	x2, x0
  409dac:	b.cc	409d70 <ferror@plt+0x8790>  // b.lo, b.ul, b.last
  409db0:	ldr	x0, [x22, #16]
  409db4:	add	x23, x20, #0x90
  409db8:	ldr	x1, [x20, #152]
  409dbc:	sub	x1, x1, x0
  409dc0:	mov	x0, x23
  409dc4:	bl	401934 <ferror@plt+0x354>
  409dc8:	ldr	x0, [x28]
  409dcc:	ldrh	w0, [x0, #1138]
  409dd0:	tbnz	w0, #6, 409df0 <ferror@plt+0x8810>
  409dd4:	add	x1, sp, #0x168
  409dd8:	mov	x0, x23
  409ddc:	bl	4019f4 <ferror@plt+0x414>
  409de0:	mov	x0, x26
  409de4:	mov	x1, #0x1                   	// #1
  409de8:	bl	401934 <ferror@plt+0x354>
  409dec:	b	409d04 <ferror@plt+0x8724>
  409df0:	add	x22, x20, #0x18
  409df4:	mov	x21, #0x0                   	// #0
  409df8:	mov	x0, x22
  409dfc:	mov	x1, #0x1                   	// #1
  409e00:	bl	401934 <ferror@plt+0x354>
  409e04:	mov	x0, x22
  409e08:	mov	x1, #0x0                   	// #0
  409e0c:	bl	401c40 <ferror@plt+0x660>
  409e10:	add	x22, x22, #0x28
  409e14:	ldr	x0, [x0]
  409e18:	str	x0, [x20, x21, lsl #3]
  409e1c:	add	x21, x21, #0x1
  409e20:	cmp	x21, #0x3
  409e24:	b.ne	409df8 <ferror@plt+0x8818>  // b.any
  409e28:	b	409dd4 <ferror@plt+0x87f4>
  409e2c:	add	x4, sp, #0x130
  409e30:	add	x3, sp, #0xc0
  409e34:	add	x2, sp, #0xc8
  409e38:	add	x1, sp, #0xb8
  409e3c:	mov	x0, x20
  409e40:	bl	408ac8 <ferror@plt+0x74e8>
  409e44:	mov	w19, w0
  409e48:	cbnz	w0, 409868 <ferror@plt+0x8288>
  409e4c:	cmp	w21, #0x17
  409e50:	ldr	x0, [sp, #200]
  409e54:	b.ne	409ea0 <ferror@plt+0x88c0>  // b.any
  409e58:	bl	404ab4 <ferror@plt+0x34d4>
  409e5c:	cbz	x0, 409e74 <ferror@plt+0x8894>
  409e60:	ldr	x0, [sp, #304]
  409e64:	bl	404ab4 <ferror@plt+0x34d4>
  409e68:	cmp	x0, #0x0
  409e6c:	cset	w21, ne  // ne = any
  409e70:	b	409e78 <ferror@plt+0x8898>
  409e74:	mov	w21, #0x0                   	// #0
  409e78:	mov	x0, x24
  409e7c:	mov	x1, #0x2                   	// #2
  409e80:	bl	404dcc <ferror@plt+0x37ec>
  409e84:	cbz	w21, 409e90 <ferror@plt+0x88b0>
  409e88:	mov	x0, x24
  409e8c:	bl	404ad4 <ferror@plt+0x34f4>
  409e90:	add	x1, sp, #0x168
  409e94:	mov	x0, x20
  409e98:	bl	4084ec <ferror@plt+0x6f0c>
  409e9c:	b	409868 <ferror@plt+0x8288>
  409ea0:	cmp	w21, #0x16
  409ea4:	b.ne	409eb8 <ferror@plt+0x88d8>  // b.any
  409ea8:	bl	404ab4 <ferror@plt+0x34d4>
  409eac:	cbz	x0, 409e60 <ferror@plt+0x8880>
  409eb0:	mov	w21, #0x1                   	// #1
  409eb4:	b	409e78 <ferror@plt+0x8898>
  409eb8:	ldr	x1, [sp, #304]
  409ebc:	bl	404af0 <ferror@plt+0x3510>
  409ec0:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  409ec4:	cmp	x0, x1
  409ec8:	b.eq	409f30 <ferror@plt+0x8950>  // b.none
  409ecc:	sub	w21, w21, #0x11
  409ed0:	cmp	w21, #0x4
  409ed4:	b.hi	409ef0 <ferror@plt+0x8910>  // b.pmore
  409ed8:	adrp	x1, 412000 <ferror@plt+0x10a20>
  409edc:	add	x1, x1, #0x988
  409ee0:	ldrb	w1, [x1, w21, uxtw]
  409ee4:	adr	x2, 409ef0 <ferror@plt+0x8910>
  409ee8:	add	x1, x2, w1, sxtb #2
  409eec:	br	x1
  409ef0:	cmp	x0, #0x0
  409ef4:	cset	w21, eq  // eq = none
  409ef8:	b	409e78 <ferror@plt+0x8898>
  409efc:	cmp	x0, #0x0
  409f00:	cset	w21, le
  409f04:	b	409e78 <ferror@plt+0x8898>
  409f08:	mvn	x21, x0
  409f0c:	lsr	x21, x21, #63
  409f10:	and	w21, w21, #0xff
  409f14:	b	409e78 <ferror@plt+0x8898>
  409f18:	lsr	x0, x0, #63
  409f1c:	and	w21, w0, #0xff
  409f20:	b	409e78 <ferror@plt+0x8898>
  409f24:	cmp	x0, #0x0
  409f28:	cset	w21, gt
  409f2c:	b	409e78 <ferror@plt+0x8898>
  409f30:	mov	w19, #0x8                   	// #8
  409f34:	b	409868 <ferror@plt+0x8288>
  409f38:	mov	x0, x27
  409f3c:	mov	x1, #0x1                   	// #1
  409f40:	bl	401c30 <ferror@plt+0x650>
  409f44:	mov	x19, x0
  409f48:	mov	x21, #0x0                   	// #0
  409f4c:	ldr	x0, [x20, #192]
  409f50:	cmp	x21, x0
  409f54:	b.cc	409fec <ferror@plt+0x8a0c>  // b.lo, b.ul, b.last
  409f58:	ldr	x0, [x28]
  409f5c:	adrp	x1, 410000 <ferror@plt+0xea20>
  409f60:	add	x1, x1, #0x4f6
  409f64:	ldr	x21, [x0, #1112]
  409f68:	add	x0, sp, #0x168
  409f6c:	bl	4022c0 <ferror@plt+0xce0>
  409f70:	ldr	x1, [x19, #8]
  409f74:	mov	x0, x19
  409f78:	bl	401934 <ferror@plt+0x354>
  409f7c:	add	x0, sp, #0x130
  409f80:	mov	x2, #0x0                   	// #0
  409f84:	mov	x1, #0x1                   	// #1
  409f88:	bl	4018a8 <ferror@plt+0x2c8>
  409f8c:	ldr	x0, [x28]
  409f90:	adrp	x1, 412000 <ferror@plt+0x10a20>
  409f94:	add	x1, x1, #0x8b9
  409f98:	ldr	x0, [x0, #1248]
  409f9c:	ldrb	w2, [x0]
  409fa0:	adrp	x0, 412000 <ferror@plt+0x10a20>
  409fa4:	add	x0, x0, #0x8c0
  409fa8:	cmp	w2, #0x64
  409fac:	csel	x1, x1, x0, ne  // ne = any
  409fb0:	add	x0, sp, #0x130
  409fb4:	bl	403c50 <ferror@plt+0x2670>
  409fb8:	mov	w19, w0
  409fbc:	cbz	w0, 40a01c <ferror@plt+0x8a3c>
  409fc0:	cmp	w0, #0x5
  409fc4:	b.ne	409fd8 <ferror@plt+0x89f8>  // b.any
  409fc8:	mov	x1, #0x0                   	// #0
  409fcc:	mov	w0, #0xd                   	// #13
  409fd0:	bl	402510 <ferror@plt+0xf30>
  409fd4:	mov	w19, w0
  409fd8:	add	x0, sp, #0x130
  409fdc:	bl	401c5c <ferror@plt+0x67c>
  409fe0:	ldr	x0, [x28]
  409fe4:	str	x21, [x0, #1112]
  409fe8:	b	409d04 <ferror@plt+0x8724>
  409fec:	mov	x1, x21
  409ff0:	mov	x0, x26
  409ff4:	bl	401c30 <ferror@plt+0x650>
  409ff8:	ldr	x0, [x0]
  409ffc:	cmp	x0, #0x1
  40a000:	b.ne	40a014 <ferror@plt+0x8a34>  // b.any
  40a004:	mov	x1, #0x0                   	// #0
  40a008:	mov	w0, #0xe                   	// #14
  40a00c:	bl	402510 <ferror@plt+0xf30>
  40a010:	b	409d00 <ferror@plt+0x8720>
  40a014:	add	x21, x21, #0x1
  40a018:	b	409f4c <ferror@plt+0x896c>
  40a01c:	mov	x1, x20
  40a020:	add	x0, sp, #0x168
  40a024:	mov	x2, #0x1                   	// #1
  40a028:	bl	403990 <ferror@plt+0x23b0>
  40a02c:	ldr	x1, [sp, #304]
  40a030:	add	x0, sp, #0x168
  40a034:	bl	403854 <ferror@plt+0x2274>
  40a038:	mov	w19, w0
  40a03c:	cbnz	w0, 40a07c <ferror@plt+0x8a9c>
  40a040:	ldr	x0, [x28]
  40a044:	mov	w1, #0x28                  	// #40
  40a048:	ldr	x2, [x0, #1800]
  40a04c:	add	x0, sp, #0x168
  40a050:	blr	x2
  40a054:	mov	w19, w0
  40a058:	cbnz	w0, 40a07c <ferror@plt+0x8a9c>
  40a05c:	ldr	w0, [sp, #392]
  40a060:	cmp	w0, #0x22
  40a064:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40a068:	b.eq	40a088 <ferror@plt+0x8aa8>  // b.none
  40a06c:	mov	x1, #0x0                   	// #0
  40a070:	mov	w0, #0xd                   	// #13
  40a074:	bl	402510 <ferror@plt+0xf30>
  40a078:	mov	w19, w0
  40a07c:	add	x0, sp, #0x168
  40a080:	bl	403930 <ferror@plt+0x2350>
  40a084:	b	409fd8 <ferror@plt+0x89f8>
  40a088:	ldr	x0, [x28]
  40a08c:	ldrh	w0, [x0, #1138]
  40a090:	tbz	w0, #6, 40a09c <ferror@plt+0x8abc>
  40a094:	mov	x0, x20
  40a098:	bl	4084b0 <ferror@plt+0x6ed0>
  40a09c:	ldr	x0, [x20, #152]
  40a0a0:	mov	x1, #0x1                   	// #1
  40a0a4:	stp	x1, xzr, [sp, #200]
  40a0a8:	str	x0, [sp, #216]
  40a0ac:	mov	x0, x27
  40a0b0:	bl	401c30 <ferror@plt+0x650>
  40a0b4:	ldr	x1, [x28]
  40a0b8:	ldrb	w1, [x1, #1140]
  40a0bc:	bl	401a00 <ferror@plt+0x420>
  40a0c0:	mov	x0, x26
  40a0c4:	add	x1, sp, #0xc8
  40a0c8:	bl	4019f4 <ferror@plt+0x414>
  40a0cc:	ldr	x0, [x28]
  40a0d0:	ldr	x0, [x0, #1248]
  40a0d4:	ldrb	w0, [x0]
  40a0d8:	cmp	w0, #0x64
  40a0dc:	b.ne	40a07c <ferror@plt+0x8a9c>  // b.any
  40a0e0:	add	x1, sp, #0xc0
  40a0e4:	add	x0, x20, #0x1d0
  40a0e8:	str	xzr, [sp, #192]
  40a0ec:	bl	4019f4 <ferror@plt+0x414>
  40a0f0:	b	40a07c <ferror@plt+0x8a9c>
  40a0f4:	sub	w21, w21, #0x3c
  40a0f8:	add	x0, x0, w21, sxtw #3
  40a0fc:	ldr	x1, [x0, #1144]
  40a100:	mov	x0, x24
  40a104:	bl	40581c <ferror@plt+0x423c>
  40a108:	mov	w0, #0x5                   	// #5
  40a10c:	str	w0, [sp, #360]
  40a110:	add	x1, sp, #0x168
  40a114:	add	x0, x20, #0x90
  40a118:	b	409c94 <ferror@plt+0x86b4>
  40a11c:	mov	w4, #0x0                   	// #0
  40a120:	mov	w3, #0x0                   	// #0
  40a124:	add	x2, x22, #0x8
  40a128:	mov	x1, x25
  40a12c:	mov	x0, x20
  40a130:	bl	408698 <ferror@plt+0x70b8>
  40a134:	b	40a20c <ferror@plt+0x8c2c>
  40a138:	add	x1, x22, #0x8
  40a13c:	mov	x0, x25
  40a140:	bl	408464 <ferror@plt+0x6e84>
  40a144:	str	x0, [sp, #368]
  40a148:	cmp	w21, #0x31
  40a14c:	b.ne	40a158 <ferror@plt+0x8b78>  // b.any
  40a150:	mov	w0, #0x2                   	// #2
  40a154:	b	40a10c <ferror@plt+0x8b2c>
  40a158:	add	x2, sp, #0xc8
  40a15c:	add	x1, sp, #0xc0
  40a160:	mov	x0, x20
  40a164:	bl	4089d0 <ferror@plt+0x73f0>
  40a168:	mov	w19, w0
  40a16c:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a170:	ldr	x0, [sp, #200]
  40a174:	add	x1, sp, #0x130
  40a178:	bl	405604 <ferror@plt+0x4024>
  40a17c:	mov	w19, w0
  40a180:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a184:	ldr	x0, [sp, #304]
  40a188:	str	x0, [sp, #376]
  40a18c:	mov	w0, #0x1                   	// #1
  40a190:	add	x21, x20, #0x90
  40a194:	mov	x1, #0x1                   	// #1
  40a198:	str	w0, [sp, #360]
  40a19c:	mov	x0, x21
  40a1a0:	bl	401934 <ferror@plt+0x354>
  40a1a4:	add	x1, sp, #0x168
  40a1a8:	mov	x0, x21
  40a1ac:	b	409c94 <ferror@plt+0x86b4>
  40a1b0:	sub	w0, w21, #0x34
  40a1b4:	sub	w21, w21, #0x2b
  40a1b8:	ldr	x1, [x20, w0, sxtw #3]
  40a1bc:	mov	x0, x24
  40a1c0:	bl	40581c <ferror@plt+0x423c>
  40a1c4:	str	w21, [sp, #360]
  40a1c8:	b	40a110 <ferror@plt+0x8b30>
  40a1cc:	add	x2, sp, #0x130
  40a1d0:	add	x1, sp, #0xc8
  40a1d4:	mov	x0, x20
  40a1d8:	mov	x3, #0x0                   	// #0
  40a1dc:	bl	408940 <ferror@plt+0x7360>
  40a1e0:	mov	w19, w0
  40a1e4:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a1e8:	sub	w0, w21, #0x37
  40a1ec:	and	w0, w0, #0xff
  40a1f0:	cmp	w0, #0x1
  40a1f4:	b.ls	40a21c <ferror@plt+0x8c3c>  // b.plast
  40a1f8:	ldr	x0, [sp, #200]
  40a1fc:	ldr	x1, [sp, #304]
  40a200:	ldr	w0, [x0]
  40a204:	bl	408770 <ferror@plt+0x7190>
  40a208:	cbz	w0, 40a214 <ferror@plt+0x8c34>
  40a20c:	mov	w19, w0
  40a210:	b	409868 <ferror@plt+0x8288>
  40a214:	cmp	w21, #0x39
  40a218:	b.eq	40a238 <ferror@plt+0x8c58>  // b.none
  40a21c:	cmp	w21, #0x3a
  40a220:	b.ne	40a254 <ferror@plt+0x8c74>  // b.any
  40a224:	ldr	x1, [sp, #304]
  40a228:	mov	x0, x24
  40a22c:	bl	40553c <ferror@plt+0x3f5c>
  40a230:	strb	wzr, [sp, #408]
  40a234:	b	40a24c <ferror@plt+0x8c6c>
  40a238:	ldr	x2, [x20, #16]
  40a23c:	mov	x1, x24
  40a240:	ldr	x0, [sp, #304]
  40a244:	bl	407a78 <ferror@plt+0x6498>
  40a248:	cbnz	w0, 40a20c <ferror@plt+0x8c2c>
  40a24c:	mov	w0, #0x5                   	// #5
  40a250:	b	40a190 <ferror@plt+0x8bb0>
  40a254:	ldr	x0, [x28]
  40a258:	cmp	w21, #0x37
  40a25c:	ldr	x0, [x0, #1248]
  40a260:	ldrb	w1, [x0]
  40a264:	b.ne	40a2e8 <ferror@plt+0x8d08>  // b.any
  40a268:	ldr	x2, [sp, #200]
  40a26c:	cmp	w1, #0x64
  40a270:	ldr	w0, [x2]
  40a274:	b.eq	40a298 <ferror@plt+0x8cb8>  // b.none
  40a278:	cmp	w0, #0x2
  40a27c:	b.ne	40a298 <ferror@plt+0x8cb8>  // b.any
  40a280:	ldr	x0, [sp, #304]
  40a284:	ldr	x0, [x0, #8]
  40a288:	mov	x1, x0
  40a28c:	mov	x0, x24
  40a290:	bl	40581c <ferror@plt+0x423c>
  40a294:	b	40a24c <ferror@plt+0x8c6c>
  40a298:	sub	w1, w0, #0x2
  40a29c:	cmp	w1, #0x1
  40a2a0:	b.ls	40a2c0 <ferror@plt+0x8ce0>  // b.plast
  40a2a4:	ldr	x0, [sp, #304]
  40a2a8:	ldr	x1, [x0]
  40a2ac:	cbnz	x1, 40a2b8 <ferror@plt+0x8cd8>
  40a2b0:	ldr	x1, [x0, #32]
  40a2b4:	cbz	x1, 40a2dc <ferror@plt+0x8cfc>
  40a2b8:	bl	405574 <ferror@plt+0x3f94>
  40a2bc:	b	40a288 <ferror@plt+0x8ca8>
  40a2c0:	cmp	w0, #0x3
  40a2c4:	b.ne	40a2dc <ferror@plt+0x8cfc>  // b.any
  40a2c8:	ldr	x1, [x2, #8]
  40a2cc:	mov	x0, x20
  40a2d0:	bl	40857c <ferror@plt+0x6f9c>
  40a2d4:	bl	4012a0 <strlen@plt>
  40a2d8:	b	40a288 <ferror@plt+0x8ca8>
  40a2dc:	ldr	x0, [sp, #304]
  40a2e0:	ldr	x1, [x0, #16]
  40a2e4:	b	40a2cc <ferror@plt+0x8cec>
  40a2e8:	cmp	w1, #0x64
  40a2ec:	b.ne	40a318 <ferror@plt+0x8d38>  // b.any
  40a2f0:	ldr	x0, [sp, #200]
  40a2f4:	ldr	w0, [x0]
  40a2f8:	sub	w0, w0, #0x2
  40a2fc:	cmp	w0, #0x1
  40a300:	b.ls	40a324 <ferror@plt+0x8d44>  // b.plast
  40a304:	ldr	x0, [sp, #304]
  40a308:	ldr	x1, [x0]
  40a30c:	cbnz	x1, 40a318 <ferror@plt+0x8d38>
  40a310:	ldr	x0, [x0, #32]
  40a314:	cbz	x0, 40a288 <ferror@plt+0x8ca8>
  40a318:	ldr	x0, [sp, #304]
  40a31c:	bl	40556c <ferror@plt+0x3f8c>
  40a320:	b	40a288 <ferror@plt+0x8ca8>
  40a324:	mov	x0, #0x0                   	// #0
  40a328:	b	40a288 <ferror@plt+0x8ca8>
  40a32c:	mov	w0, #0x4                   	// #4
  40a330:	add	x1, x22, #0x8
  40a334:	str	w0, [sp, #248]
  40a338:	mov	x0, x25
  40a33c:	bl	408464 <ferror@plt+0x6e84>
  40a340:	str	x0, [sp, #256]
  40a344:	b	40a350 <ferror@plt+0x8d70>
  40a348:	sub	w21, w21, #0x2c
  40a34c:	str	w21, [sp, #248]
  40a350:	add	x1, sp, #0xf8
  40a354:	b	40a114 <ferror@plt+0x8b34>
  40a358:	add	x0, x20, #0x98
  40a35c:	mov	x1, #0x1                   	// #1
  40a360:	bl	408660 <ferror@plt+0x7080>
  40a364:	mov	w19, w0
  40a368:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a36c:	mov	w1, w21
  40a370:	mov	x0, x20
  40a374:	mov	x2, #0x0                   	// #0
  40a378:	bl	408e40 <ferror@plt+0x7860>
  40a37c:	b	40a20c <ferror@plt+0x8c2c>
  40a380:	mov	w0, #0x3                   	// #3
  40a384:	b	40a330 <ferror@plt+0x8d50>
  40a388:	add	x4, sp, #0x130
  40a38c:	add	x3, sp, #0xc0
  40a390:	add	x2, sp, #0xc8
  40a394:	add	x1, sp, #0xb8
  40a398:	mov	x0, x20
  40a39c:	bl	408ac8 <ferror@plt+0x74e8>
  40a3a0:	mov	w19, w0
  40a3a4:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a3a8:	sub	w21, w21, #0x7
  40a3ac:	adrp	x0, 410000 <ferror@plt+0xea20>
  40a3b0:	add	x0, x0, #0x520
  40a3b4:	sxtw	x21, w21
  40a3b8:	ldr	x2, [x20, #16]
  40a3bc:	ldr	x3, [x0, x21, lsl #3]
  40a3c0:	ldr	x0, [sp, #200]
  40a3c4:	ldr	x1, [sp, #304]
  40a3c8:	blr	x3
  40a3cc:	mov	x1, x0
  40a3d0:	mov	x0, x24
  40a3d4:	bl	404dcc <ferror@plt+0x37ec>
  40a3d8:	adrp	x0, 410000 <ferror@plt+0xea20>
  40a3dc:	add	x0, x0, #0x568
  40a3e0:	ldr	x3, [x20, #16]
  40a3e4:	mov	x2, x24
  40a3e8:	ldr	x4, [x0, x21, lsl #3]
  40a3ec:	ldr	x0, [sp, #200]
  40a3f0:	ldr	x1, [sp, #304]
  40a3f4:	blr	x4
  40a3f8:	mov	w19, w0
  40a3fc:	cbz	w0, 409e90 <ferror@plt+0x88b0>
  40a400:	b	409c60 <ferror@plt+0x8680>
  40a404:	add	x2, sp, #0x130
  40a408:	add	x1, sp, #0xc8
  40a40c:	mov	x0, x20
  40a410:	bl	4089d0 <ferror@plt+0x73f0>
  40a414:	mov	w19, w0
  40a418:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a41c:	ldr	x0, [sp, #304]
  40a420:	sub	w21, w21, #0x4
  40a424:	ldr	x1, [x0, #24]
  40a428:	mov	x0, x24
  40a42c:	bl	404dcc <ferror@plt+0x37ec>
  40a430:	adrp	x0, 410000 <ferror@plt+0xea20>
  40a434:	add	x0, x0, #0x508
  40a438:	ldr	x1, [sp, #304]
  40a43c:	ldr	x2, [x0, w21, sxtw #3]
  40a440:	add	x0, sp, #0x168
  40a444:	blr	x2
  40a448:	b	40a24c <ferror@plt+0x8c6c>
  40a44c:	mov	w1, w21
  40a450:	mov	x0, x20
  40a454:	bl	408b30 <ferror@plt+0x7550>
  40a458:	b	40a20c <ferror@plt+0x8c2c>
  40a45c:	add	x0, x20, #0x98
  40a460:	mov	x1, #0x1                   	// #1
  40a464:	bl	408660 <ferror@plt+0x7080>
  40a468:	mov	w19, w0
  40a46c:	cbnz	w0, 4098bc <ferror@plt+0x82dc>
  40a470:	mov	x1, #0x1                   	// #1
  40a474:	add	x0, x20, #0x90
  40a478:	bl	401934 <ferror@plt+0x354>
  40a47c:	b	409868 <ferror@plt+0x8288>
  40a480:	mov	x0, x26
  40a484:	mov	x1, #0x1                   	// #1
  40a488:	bl	401934 <ferror@plt+0x354>
  40a48c:	add	x0, x20, #0x1d0
  40a490:	mov	x1, #0x1                   	// #1
  40a494:	b	409de8 <ferror@plt+0x8808>
  40a498:	add	x2, sp, #0xc0
  40a49c:	add	x1, sp, #0xa8
  40a4a0:	mov	x0, x20
  40a4a4:	mov	x3, #0x2                   	// #2
  40a4a8:	bl	408940 <ferror@plt+0x7360>
  40a4ac:	mov	w19, w0
  40a4b0:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a4b4:	ldr	x0, [sp, #168]
  40a4b8:	ldr	x1, [sp, #192]
  40a4bc:	ldr	w0, [x0]
  40a4c0:	bl	408770 <ferror@plt+0x7190>
  40a4c4:	mov	w19, w0
  40a4c8:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a4cc:	add	x4, sp, #0x130
  40a4d0:	add	x3, sp, #0xb8
  40a4d4:	add	x2, sp, #0xc8
  40a4d8:	add	x1, sp, #0xb0
  40a4dc:	mov	x0, x20
  40a4e0:	bl	408ac8 <ferror@plt+0x74e8>
  40a4e4:	mov	w19, w0
  40a4e8:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a4ec:	ldr	x1, [sp, #168]
  40a4f0:	ldr	w0, [x1]
  40a4f4:	cmp	w0, #0x1
  40a4f8:	b.eq	40a534 <ferror@plt+0x8f54>  // b.none
  40a4fc:	ldr	x0, [sp, #304]
  40a500:	ldr	x1, [x0, #24]
  40a504:	mov	x0, x24
  40a508:	bl	404dcc <ferror@plt+0x37ec>
  40a50c:	ldp	x0, x1, [sp, #192]
  40a510:	mov	x3, x24
  40a514:	ldr	x2, [sp, #304]
  40a518:	bl	407ee0 <ferror@plt+0x6900>
  40a51c:	mov	w19, w0
  40a520:	cbnz	w0, 409c60 <ferror@plt+0x8680>
  40a524:	add	x0, x20, #0x90
  40a528:	mov	x1, #0x1                   	// #1
  40a52c:	bl	401934 <ferror@plt+0x354>
  40a530:	b	409e90 <ferror@plt+0x88b0>
  40a534:	ldr	x0, [sp, #176]
  40a538:	ldr	w0, [x0]
  40a53c:	cmp	w0, #0x1
  40a540:	b.eq	40a554 <ferror@plt+0x8f74>  // b.none
  40a544:	ldr	x0, [sp, #184]
  40a548:	ldr	w0, [x0]
  40a54c:	cmp	w0, #0x1
  40a550:	b.ne	40a4fc <ferror@plt+0x8f1c>  // b.any
  40a554:	add	x2, sp, #0xc0
  40a558:	mov	x0, x20
  40a55c:	bl	4087a0 <ferror@plt+0x71c0>
  40a560:	mov	w19, w0
  40a564:	cbz	w0, 40a4fc <ferror@plt+0x8f1c>
  40a568:	b	409868 <ferror@plt+0x8288>
  40a56c:	add	x4, sp, #0xc8
  40a570:	add	x3, sp, #0xb8
  40a574:	add	x2, sp, #0xc0
  40a578:	add	x1, sp, #0xb0
  40a57c:	mov	x0, x20
  40a580:	bl	408ac8 <ferror@plt+0x74e8>
  40a584:	mov	w19, w0
  40a588:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a58c:	ldp	x0, x1, [sp, #192]
  40a590:	ldr	x2, [x20, #16]
  40a594:	bl	405890 <ferror@plt+0x42b0>
  40a598:	mov	x19, x0
  40a59c:	mov	x1, x0
  40a5a0:	ldr	x0, [sp, #104]
  40a5a4:	bl	404dcc <ferror@plt+0x37ec>
  40a5a8:	mov	x1, x19
  40a5ac:	mov	x0, x24
  40a5b0:	bl	404dcc <ferror@plt+0x37ec>
  40a5b4:	ldp	x0, x1, [sp, #192]
  40a5b8:	mov	x2, x24
  40a5bc:	ldr	x4, [x20, #16]
  40a5c0:	ldr	x3, [sp, #104]
  40a5c4:	bl	407d74 <ferror@plt+0x6794>
  40a5c8:	mov	w19, w0
  40a5cc:	cbz	w0, 40a5e0 <ferror@plt+0x9000>
  40a5d0:	mov	x0, x24
  40a5d4:	bl	404e0c <ferror@plt+0x382c>
  40a5d8:	ldr	x0, [sp, #104]
  40a5dc:	b	409c64 <ferror@plt+0x8684>
  40a5e0:	add	x1, sp, #0x168
  40a5e4:	mov	x0, x20
  40a5e8:	bl	4084ec <ferror@plt+0x6f0c>
  40a5ec:	mov	w0, #0x5                   	// #5
  40a5f0:	add	x1, sp, #0x130
  40a5f4:	str	w0, [sp, #304]
  40a5f8:	b	40a114 <ferror@plt+0x8b34>
  40a5fc:	cmp	w21, #0x4f
  40a600:	add	x2, sp, #0xc8
  40a604:	cset	w0, eq  // eq = none
  40a608:	add	x1, sp, #0xc0
  40a60c:	mov	x3, #0x0                   	// #0
  40a610:	str	w0, [sp, #100]
  40a614:	mov	x0, x20
  40a618:	bl	408940 <ferror@plt+0x7360>
  40a61c:	mov	w19, w0
  40a620:	cbnz	w0, 409d04 <ferror@plt+0x8724>
  40a624:	cmp	w21, #0x4f
  40a628:	b.ne	40a798 <ferror@plt+0x91b8>  // b.any
  40a62c:	add	x1, x22, #0x8
  40a630:	mov	x0, x25
  40a634:	bl	408464 <ferror@plt+0x6e84>
  40a638:	mov	x8, x0
  40a63c:	mov	x0, x25
  40a640:	bl	408464 <ferror@plt+0x6e84>
  40a644:	ldr	x1, [sp, #192]
  40a648:	ldr	x1, [x1, #32]
  40a64c:	cbnz	x1, 40a65c <ferror@plt+0x907c>
  40a650:	cmn	x0, #0x1
  40a654:	b.eq	40a694 <ferror@plt+0x90b4>  // b.none
  40a658:	mov	x8, x0
  40a65c:	mov	x1, x8
  40a660:	add	x0, x20, #0x130
  40a664:	bl	401c30 <ferror@plt+0x650>
  40a668:	mov	x1, #0x0                   	// #0
  40a66c:	bl	401c40 <ferror@plt+0x660>
  40a670:	ldr	x1, [x0]
  40a674:	str	x0, [sp, #200]
  40a678:	cbnz	x1, 40a684 <ferror@plt+0x90a4>
  40a67c:	ldr	x1, [x0, #32]
  40a680:	cbz	x1, 40a6a0 <ferror@plt+0x90c0>
  40a684:	mov	x1, #0x0                   	// #0
  40a688:	mov	w0, #0xf                   	// #15
  40a68c:	bl	402510 <ferror@plt+0xf30>
  40a690:	mov	w19, w0
  40a694:	add	x0, x20, #0x90
  40a698:	mov	x1, #0x1                   	// #1
  40a69c:	b	409de8 <ferror@plt+0x8808>
  40a6a0:	ldr	x1, [x0, #16]
  40a6a4:	add	x21, x1, #0x2
  40a6a8:	mov	x0, x20
  40a6ac:	bl	40857c <ferror@plt+0x6f9c>
  40a6b0:	mov	x1, x21
  40a6b4:	mov	x23, x0
  40a6b8:	mov	x0, x27
  40a6bc:	bl	401c30 <ferror@plt+0x650>
  40a6c0:	ldr	x0, [x0, #8]
  40a6c4:	cbnz	x0, 40a720 <ferror@plt+0x9140>
  40a6c8:	mov	x2, x21
  40a6cc:	mov	x1, x20
  40a6d0:	add	x0, sp, #0x168
  40a6d4:	bl	403990 <ferror@plt+0x23b0>
  40a6d8:	ldr	x0, [x28]
  40a6dc:	ldr	x1, [x0, #1112]
  40a6e0:	add	x0, sp, #0x168
  40a6e4:	bl	4022c0 <ferror@plt+0xce0>
  40a6e8:	mov	x1, x23
  40a6ec:	add	x0, sp, #0x168
  40a6f0:	bl	403854 <ferror@plt+0x2274>
  40a6f4:	mov	w23, w0
  40a6f8:	cbnz	w0, 40a7bc <ferror@plt+0x91dc>
  40a6fc:	ldr	x0, [x28]
  40a700:	mov	w1, #0x4                   	// #4
  40a704:	ldr	x2, [x0, #1800]
  40a708:	add	x0, sp, #0x168
  40a70c:	blr	x2
  40a710:	mov	w23, w0
  40a714:	cbnz	w0, 40a7bc <ferror@plt+0x91dc>
  40a718:	add	x0, sp, #0x168
  40a71c:	bl	403930 <ferror@plt+0x2350>
  40a720:	ldr	x0, [x20, #152]
  40a724:	mov	x1, #0x1                   	// #1
  40a728:	stp	x21, xzr, [sp, #304]
  40a72c:	str	x0, [sp, #320]
  40a730:	add	x0, x20, #0x90
  40a734:	bl	401934 <ferror@plt+0x354>
  40a738:	ldr	x1, [x20, #192]
  40a73c:	add	x0, x20, #0x1d0
  40a740:	cmp	x1, #0x1
  40a744:	b.ls	40a7b0 <ferror@plt+0x91d0>  // b.plast
  40a748:	ldr	x2, [sp, #112]
  40a74c:	ldr	x1, [x22, #8]
  40a750:	sub	x2, x2, #0x1
  40a754:	cmp	x1, x2
  40a758:	b.ne	40a7b0 <ferror@plt+0x91d0>  // b.any
  40a75c:	ldrb	w1, [x25, x1]
  40a760:	cmp	w1, #0x4b
  40a764:	b.ne	40a7b0 <ferror@plt+0x91d0>  // b.any
  40a768:	mov	x1, #0x0                   	// #0
  40a76c:	bl	401c40 <ferror@plt+0x660>
  40a770:	ldr	x1, [x0]
  40a774:	add	x1, x1, #0x1
  40a778:	str	x1, [x0]
  40a77c:	mov	x0, x26
  40a780:	mov	x1, #0x1                   	// #1
  40a784:	bl	401934 <ferror@plt+0x354>
  40a788:	add	x1, sp, #0x130
  40a78c:	mov	x0, x26
  40a790:	bl	4019f4 <ferror@plt+0x414>
  40a794:	b	409d04 <ferror@plt+0x8724>
  40a798:	ldr	x0, [sp, #192]
  40a79c:	ldr	w1, [x0]
  40a7a0:	cmp	w1, #0x3
  40a7a4:	b.ne	409d04 <ferror@plt+0x8724>  // b.any
  40a7a8:	ldr	x1, [x0, #8]
  40a7ac:	b	40a6a4 <ferror@plt+0x90c4>
  40a7b0:	ldr	x1, [sp, #104]
  40a7b4:	bl	4019f4 <ferror@plt+0x414>
  40a7b8:	b	40a788 <ferror@plt+0x91a8>
  40a7bc:	add	x0, sp, #0x168
  40a7c0:	bl	403930 <ferror@plt+0x2350>
  40a7c4:	mov	x1, x21
  40a7c8:	mov	x0, x27
  40a7cc:	bl	401c30 <ferror@plt+0x650>
  40a7d0:	mov	w19, w23
  40a7d4:	ldr	x1, [x0, #8]
  40a7d8:	bl	401934 <ferror@plt+0x354>
  40a7dc:	b	40a694 <ferror@plt+0x90b4>
  40a7e0:	ldr	x0, [sp, #112]
  40a7e4:	add	x21, x2, #0x1
  40a7e8:	mov	x1, x21
  40a7ec:	str	x2, [sp, #120]
  40a7f0:	bl	408660 <ferror@plt+0x7080>
  40a7f4:	cbnz	w0, 40a20c <ferror@plt+0x8c2c>
  40a7f8:	ldr	x2, [sp, #120]
  40a7fc:	mov	x0, x20
  40a800:	mov	w1, #0x3f                  	// #63
  40a804:	bl	408e40 <ferror@plt+0x7860>
  40a808:	cbnz	w0, 40a20c <ferror@plt+0x8c2c>
  40a80c:	mov	x2, x21
  40a810:	ldr	x0, [x20, #152]
  40a814:	cmp	x0, x2
  40a818:	b.hi	40a7e0 <ferror@plt+0x9200>  // b.pmore
  40a81c:	b	409868 <ferror@plt+0x8288>
  40a820:	add	x0, x20, #0x98
  40a824:	mov	x2, #0x0                   	// #0
  40a828:	str	x0, [sp, #112]
  40a82c:	b	40a810 <ferror@plt+0x9230>
  40a830:	ldr	x1, [x20, #152]
  40a834:	b	40a474 <ferror@plt+0x8e94>
  40a838:	ldr	x1, [x20, #152]
  40a83c:	mov	w0, #0x5                   	// #5
  40a840:	str	w0, [sp, #360]
  40a844:	mov	x0, x24
  40a848:	bl	40581c <ferror@plt+0x423c>
  40a84c:	b	40a110 <ferror@plt+0x8b30>
  40a850:	add	x0, x20, #0x98
  40a854:	mov	x1, #0x1                   	// #1
  40a858:	bl	408660 <ferror@plt+0x7080>
  40a85c:	mov	w19, w0
  40a860:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a864:	add	x21, x20, #0x90
  40a868:	mov	x1, #0x0                   	// #0
  40a86c:	mov	x0, x21
  40a870:	bl	401c40 <ferror@plt+0x660>
  40a874:	mov	x1, x0
  40a878:	add	x0, sp, #0xf8
  40a87c:	str	x1, [sp, #152]
  40a880:	bl	40afb8 <ferror@plt+0x99d8>
  40a884:	add	x1, sp, #0xf8
  40a888:	b	40a1a8 <ferror@plt+0x8bc8>
  40a88c:	add	x0, x20, #0x98
  40a890:	mov	x1, #0x2                   	// #2
  40a894:	bl	408660 <ferror@plt+0x7080>
  40a898:	mov	w19, w0
  40a89c:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40a8a0:	add	x21, x20, #0x90
  40a8a4:	mov	x1, #0x0                   	// #0
  40a8a8:	mov	x0, x21
  40a8ac:	bl	401c40 <ferror@plt+0x660>
  40a8b0:	mov	x1, #0x1                   	// #1
  40a8b4:	str	x0, [sp, #152]
  40a8b8:	mov	x0, x21
  40a8bc:	bl	401c40 <ferror@plt+0x660>
  40a8c0:	ldr	x3, [sp, #152]
  40a8c4:	mov	x21, x0
  40a8c8:	mov	x2, #0x38                  	// #56
  40a8cc:	add	x0, sp, #0xf8
  40a8d0:	mov	x1, x3
  40a8d4:	str	x3, [sp, #112]
  40a8d8:	bl	401280 <memcpy@plt>
  40a8dc:	ldr	x3, [sp, #112]
  40a8e0:	mov	x1, x21
  40a8e4:	mov	x2, #0x38                  	// #56
  40a8e8:	mov	x0, x3
  40a8ec:	bl	401280 <memcpy@plt>
  40a8f0:	add	x1, sp, #0xf8
  40a8f4:	mov	x0, x21
  40a8f8:	mov	x2, #0x38                  	// #56
  40a8fc:	bl	401280 <memcpy@plt>
  40a900:	b	409868 <ferror@plt+0x8288>
  40a904:	add	x2, sp, #0xb0
  40a908:	add	x1, sp, #0xa8
  40a90c:	mov	x0, x20
  40a910:	mov	x3, #0x0                   	// #0
  40a914:	bl	408940 <ferror@plt+0x7360>
  40a918:	mov	w19, w0
  40a91c:	cbnz	w0, 409d04 <ferror@plt+0x8724>
  40a920:	mov	x1, #0x0                   	// #0
  40a924:	mov	x0, x27
  40a928:	bl	401c30 <ferror@plt+0x650>
  40a92c:	ldr	x1, [sp, #168]
  40a930:	ldr	x22, [x0, #136]
  40a934:	ldr	w2, [x1]
  40a938:	sub	w3, w2, #0x2
  40a93c:	cmp	w3, #0x1
  40a940:	b.ls	40aa14 <ferror@plt+0x9434>  // b.plast
  40a944:	ldr	x1, [sp, #176]
  40a948:	ldr	x2, [x1]
  40a94c:	cbnz	x2, 40a958 <ferror@plt+0x9378>
  40a950:	ldr	x2, [x1, #32]
  40a954:	cbz	x2, 40aa38 <ferror@plt+0x9458>
  40a958:	add	x0, sp, #0xc8
  40a95c:	bl	40553c <ferror@plt+0x3f5c>
  40a960:	ldr	x1, [sp, #216]
  40a964:	add	x0, sp, #0xc8
  40a968:	bl	404c78 <ferror@plt+0x3698>
  40a96c:	strb	wzr, [sp, #240]
  40a970:	add	x2, sp, #0xc8
  40a974:	add	x1, x20, #0x200
  40a978:	mov	x0, x2
  40a97c:	mov	x3, #0x0                   	// #0
  40a980:	bl	407958 <ferror@plt+0x6378>
  40a984:	mov	w21, w0
  40a988:	cbnz	w0, 40aa44 <ferror@plt+0x9464>
  40a98c:	add	x1, sp, #0xc0
  40a990:	add	x0, sp, #0xc8
  40a994:	bl	405604 <ferror@plt+0x4024>
  40a998:	mov	w21, w0
  40a99c:	cbnz	w0, 40aa44 <ferror@plt+0x9464>
  40a9a0:	ldrb	w21, [sp, #192]
  40a9a4:	add	x0, sp, #0xc8
  40a9a8:	bl	404e0c <ferror@plt+0x382c>
  40a9ac:	add	x1, sp, #0x168
  40a9b0:	adrp	x2, 410000 <ferror@plt+0xea20>
  40a9b4:	add	x2, x2, #0x83f
  40a9b8:	mov	x0, x20
  40a9bc:	strb	w21, [sp, #144]
  40a9c0:	add	x21, x20, #0x90
  40a9c4:	strb	wzr, [sp, #145]
  40a9c8:	bl	40943c <ferror@plt+0x7e5c>
  40a9cc:	add	x0, sp, #0x90
  40a9d0:	bl	4027dc <ferror@plt+0x11fc>
  40a9d4:	mov	x1, #0x0                   	// #0
  40a9d8:	str	x0, [sp, #184]
  40a9dc:	mov	x0, x27
  40a9e0:	bl	401c30 <ferror@plt+0x650>
  40a9e4:	add	x1, sp, #0xb8
  40a9e8:	add	x0, x0, #0x80
  40a9ec:	bl	4019f4 <ferror@plt+0x414>
  40a9f0:	str	x22, [sp, #312]
  40a9f4:	mov	w0, #0x3                   	// #3
  40a9f8:	mov	x1, #0x1                   	// #1
  40a9fc:	str	w0, [sp, #304]
  40aa00:	mov	x0, x21
  40aa04:	bl	401934 <ferror@plt+0x354>
  40aa08:	add	x1, sp, #0x130
  40aa0c:	mov	x0, x21
  40aa10:	b	40a790 <ferror@plt+0x91b0>
  40aa14:	cmp	w2, #0x3
  40aa18:	b.ne	40aa38 <ferror@plt+0x9458>  // b.any
  40aa1c:	ldr	x1, [x1, #8]
  40aa20:	add	x0, x0, #0x80
  40aa24:	bl	401c30 <ferror@plt+0x650>
  40aa28:	ldr	x0, [x0]
  40aa2c:	str	x0, [sp, #184]
  40aa30:	ldrb	w21, [x0]
  40aa34:	b	40a9ac <ferror@plt+0x93cc>
  40aa38:	ldr	x1, [sp, #176]
  40aa3c:	ldr	x1, [x1, #16]
  40aa40:	b	40aa20 <ferror@plt+0x9440>
  40aa44:	add	x0, sp, #0xc8
  40aa48:	mov	w19, w21
  40aa4c:	bl	404e0c <ferror@plt+0x382c>
  40aa50:	b	409d04 <ferror@plt+0x8724>
  40aa54:	add	x2, sp, #0x168
  40aa58:	add	x1, sp, #0x130
  40aa5c:	mov	x0, x20
  40aa60:	mov	x3, #0x0                   	// #0
  40aa64:	bl	408940 <ferror@plt+0x7360>
  40aa68:	mov	w19, w0
  40aa6c:	cbnz	w0, 409868 <ferror@plt+0x8288>
  40aa70:	ldr	x0, [sp, #304]
  40aa74:	ldr	w1, [x0]
  40aa78:	sub	w2, w1, #0x2
  40aa7c:	cmp	w2, #0x1
  40aa80:	b.ls	40aaa4 <ferror@plt+0x94c4>  // b.plast
  40aa84:	ldr	x0, [sp, #360]
  40aa88:	ldr	x1, [x0]
  40aa8c:	cbnz	x1, 40aa98 <ferror@plt+0x94b8>
  40aa90:	ldr	x1, [x0, #32]
  40aa94:	cbz	x1, 40aac0 <ferror@plt+0x94e0>
  40aa98:	ldr	x1, [x20, #504]
  40aa9c:	bl	4065ac <ferror@plt+0x4fcc>
  40aaa0:	b	40a20c <ferror@plt+0x8c2c>
  40aaa4:	cmp	w1, #0x3
  40aaa8:	b.ne	40aac0 <ferror@plt+0x94e0>  // b.any
  40aaac:	ldr	x1, [x0, #8]
  40aab0:	mov	x0, x20
  40aab4:	bl	40857c <ferror@plt+0x6f9c>
  40aab8:	bl	4085ac <ferror@plt+0x6fcc>
  40aabc:	b	409868 <ferror@plt+0x8288>
  40aac0:	ldr	x0, [sp, #360]
  40aac4:	ldr	x1, [x0, #16]
  40aac8:	b	40aab0 <ferror@plt+0x94d0>
  40aacc:	cmp	w21, #0x57
  40aad0:	mov	w3, #0x1                   	// #1
  40aad4:	cset	w4, eq  // eq = none
  40aad8:	b	40a124 <ferror@plt+0x8b44>
  40aadc:	add	x1, x22, #0x8
  40aae0:	mov	x0, x25
  40aae4:	bl	408464 <ferror@plt+0x6e84>
  40aae8:	mov	x1, x0
  40aaec:	mov	w3, #0x1                   	// #1
  40aaf0:	mov	x0, x20
  40aaf4:	mov	w2, #0x0                   	// #0
  40aaf8:	bl	409074 <ferror@plt+0x7a94>
  40aafc:	b	40a20c <ferror@plt+0x8c2c>
  40ab00:	cmp	w21, #0x5a
  40ab04:	b.ne	40ab1c <ferror@plt+0x953c>  // b.any
  40ab08:	mov	x0, #0x2                   	// #2
  40ab0c:	str	x0, [sp, #360]
  40ab10:	add	x21, x20, #0x1d0
  40ab14:	mov	x19, #0x0                   	// #0
  40ab18:	b	40ab84 <ferror@plt+0x95a4>
  40ab1c:	add	x2, sp, #0x130
  40ab20:	add	x1, sp, #0xc8
  40ab24:	mov	x0, x20
  40ab28:	bl	4089d0 <ferror@plt+0x73f0>
  40ab2c:	mov	w19, w0
  40ab30:	cbnz	w0, 409d04 <ferror@plt+0x8724>
  40ab34:	ldr	x0, [sp, #304]
  40ab38:	add	x1, sp, #0x168
  40ab3c:	bl	405604 <ferror@plt+0x4024>
  40ab40:	mov	w19, w0
  40ab44:	cbnz	w0, 409d04 <ferror@plt+0x8724>
  40ab48:	add	x0, x20, #0x90
  40ab4c:	mov	x1, #0x1                   	// #1
  40ab50:	bl	401934 <ferror@plt+0x354>
  40ab54:	b	40ab10 <ferror@plt+0x9530>
  40ab58:	mov	x1, x19
  40ab5c:	mov	x0, x21
  40ab60:	bl	401c40 <ferror@plt+0x660>
  40ab64:	add	x19, x19, #0x1
  40ab68:	ldr	x0, [x0]
  40ab6c:	ldr	x2, [sp, #360]
  40ab70:	add	x0, x0, #0x1
  40ab74:	sub	x1, x2, x0
  40ab78:	cmp	x0, x2
  40ab7c:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  40ab80:	str	x0, [sp, #360]
  40ab84:	ldr	x0, [sp, #360]
  40ab88:	cbz	x0, 40ab98 <ferror@plt+0x95b8>
  40ab8c:	ldr	x0, [x20, #472]
  40ab90:	cmp	x19, x0
  40ab94:	b.cc	40ab58 <ferror@plt+0x9578>  // b.lo, b.ul, b.last
  40ab98:	ldr	x0, [x20, #192]
  40ab9c:	cmp	x19, x0
  40aba0:	b.eq	40abc4 <ferror@plt+0x95e4>  // b.none
  40aba4:	mov	x1, x19
  40aba8:	mov	x0, x26
  40abac:	bl	401934 <ferror@plt+0x354>
  40abb0:	mov	x1, x19
  40abb4:	add	x0, x20, #0x1d0
  40abb8:	mov	w19, #0x0                   	// #0
  40abbc:	bl	401934 <ferror@plt+0x354>
  40abc0:	b	409d04 <ferror@plt+0x8724>
  40abc4:	mov	w19, #0x7                   	// #7
  40abc8:	b	409d04 <ferror@plt+0x8724>
  40abcc:	str	wzr, [sp, #100]
  40abd0:	b	409868 <ferror@plt+0x8288>
  40abd4:	ldr	x0, [x0]
  40abd8:	b	4014c0 <free@plt>
  40abdc:	stp	x29, x30, [sp, #-32]!
  40abe0:	mov	x29, sp
  40abe4:	str	x19, [sp, #16]
  40abe8:	mov	x19, x0
  40abec:	ldr	x0, [x19], #16
  40abf0:	bl	4014c0 <free@plt>
  40abf4:	mov	x0, x19
  40abf8:	ldr	x19, [sp, #16]
  40abfc:	ldp	x29, x30, [sp], #32
  40ac00:	b	404e0c <ferror@plt+0x382c>
  40ac04:	ldr	x0, [x0]
  40ac08:	ldr	x1, [x1]
  40ac0c:	b	401490 <strcmp@plt>
  40ac10:	stp	x29, x30, [sp, #-96]!
  40ac14:	mov	x29, sp
  40ac18:	stp	x19, x20, [sp, #16]
  40ac1c:	mov	w19, w3
  40ac20:	cmp	w19, #0x0
  40ac24:	stp	x21, x22, [sp, #32]
  40ac28:	mov	x22, x0
  40ac2c:	mov	x0, x1
  40ac30:	stp	x23, x24, [sp, #48]
  40ac34:	mov	x23, x2
  40ac38:	mov	x24, x4
  40ac3c:	cset	w2, eq  // eq = none
  40ac40:	mov	x1, x23
  40ac44:	str	x25, [sp, #64]
  40ac48:	bl	409304 <ferror@plt+0x7d24>
  40ac4c:	add	x25, x22, #0x50
  40ac50:	mov	x20, x0
  40ac54:	mov	x21, #0x0                   	// #0
  40ac58:	ldr	x0, [x22, #88]
  40ac5c:	cmp	x0, x21
  40ac60:	b.hi	40ac7c <ferror@plt+0x969c>  // b.pmore
  40ac64:	mov	x0, x25
  40ac68:	add	x1, sp, #0x50
  40ac6c:	stp	x20, x19, [sp, #80]
  40ac70:	bl	4019f4 <ferror@plt+0x414>
  40ac74:	mov	w0, #0x0                   	// #0
  40ac78:	b	40acc8 <ferror@plt+0x96e8>
  40ac7c:	mov	x1, x21
  40ac80:	mov	x0, x25
  40ac84:	bl	401c30 <ferror@plt+0x650>
  40ac88:	ldr	x1, [x0]
  40ac8c:	cmp	x1, x20
  40ac90:	b.ne	40ace0 <ferror@plt+0x9700>  // b.any
  40ac94:	ldr	x0, [x0, #8]
  40ac98:	cmp	w19, w0
  40ac9c:	b.ne	40ace0 <ferror@plt+0x9700>  // b.any
  40aca0:	cmp	w19, #0x1
  40aca4:	adrp	x0, 40f000 <ferror@plt+0xda20>
  40aca8:	adrp	x3, 412000 <ferror@plt+0x10a20>
  40acac:	add	x0, x0, #0xb3a
  40acb0:	add	x3, x3, #0x98d
  40acb4:	mov	x2, x23
  40acb8:	csel	x3, x3, x0, eq  // eq = none
  40acbc:	mov	x1, x24
  40acc0:	mov	w0, #0x1f                  	// #31
  40acc4:	bl	402510 <ferror@plt+0xf30>
  40acc8:	ldp	x19, x20, [sp, #16]
  40accc:	ldp	x21, x22, [sp, #32]
  40acd0:	ldp	x23, x24, [sp, #48]
  40acd4:	ldr	x25, [sp, #64]
  40acd8:	ldp	x29, x30, [sp], #96
  40acdc:	ret
  40ace0:	add	x21, x21, #0x1
  40ace4:	b	40ac58 <ferror@plt+0x9678>
  40ace8:	stp	x29, x30, [sp, #-32]!
  40acec:	mov	x2, #0x0                   	// #0
  40acf0:	mov	x29, sp
  40acf4:	stp	x19, x20, [sp, #16]
  40acf8:	mov	x19, x0
  40acfc:	mov	x20, x1
  40ad00:	mov	x1, #0x1                   	// #1
  40ad04:	bl	4018a8 <ferror@plt+0x2c8>
  40ad08:	add	x0, x19, #0x80
  40ad0c:	mov	x1, #0x8                   	// #8
  40ad10:	adrp	x2, 40a000 <ferror@plt+0x8a20>
  40ad14:	add	x2, x2, #0xbd4
  40ad18:	bl	4018a8 <ferror@plt+0x2c8>
  40ad1c:	add	x0, x19, #0xa8
  40ad20:	adrp	x2, 40a000 <ferror@plt+0x8a20>
  40ad24:	mov	x1, #0x40                  	// #64
  40ad28:	add	x2, x2, #0xbdc
  40ad2c:	bl	4018a8 <ferror@plt+0x2c8>
  40ad30:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40ad34:	ldr	x0, [x0, #592]
  40ad38:	ldr	x0, [x0, #1248]
  40ad3c:	ldrb	w0, [x0]
  40ad40:	cmp	w0, #0x64
  40ad44:	b.eq	40ad70 <ferror@plt+0x9790>  // b.none
  40ad48:	add	x0, x19, #0x50
  40ad4c:	mov	x2, #0x0                   	// #0
  40ad50:	mov	x1, #0x10                  	// #16
  40ad54:	bl	4018a8 <ferror@plt+0x2c8>
  40ad58:	add	x0, x19, #0x28
  40ad5c:	mov	x2, #0x0                   	// #0
  40ad60:	mov	x1, #0x8                   	// #8
  40ad64:	bl	4018a8 <ferror@plt+0x2c8>
  40ad68:	str	xzr, [x19, #120]
  40ad6c:	strb	wzr, [x19, #216]
  40ad70:	str	x20, [x19, #208]
  40ad74:	ldp	x19, x20, [sp, #16]
  40ad78:	ldp	x29, x30, [sp], #32
  40ad7c:	ret
  40ad80:	stp	x29, x30, [sp, #-32]!
  40ad84:	mov	x29, sp
  40ad88:	ldr	x1, [x0, #8]
  40ad8c:	str	x19, [sp, #16]
  40ad90:	mov	x19, x0
  40ad94:	bl	401934 <ferror@plt+0x354>
  40ad98:	ldr	x1, [x19, #136]
  40ad9c:	add	x0, x19, #0x80
  40ada0:	bl	401934 <ferror@plt+0x354>
  40ada4:	ldr	x1, [x19, #176]
  40ada8:	add	x0, x19, #0xa8
  40adac:	bl	401934 <ferror@plt+0x354>
  40adb0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40adb4:	ldr	x0, [x0, #592]
  40adb8:	ldr	x0, [x0, #1248]
  40adbc:	ldrb	w0, [x0]
  40adc0:	cmp	w0, #0x64
  40adc4:	b.eq	40ade8 <ferror@plt+0x9808>  // b.none
  40adc8:	ldr	x1, [x19, #88]
  40adcc:	add	x0, x19, #0x50
  40add0:	bl	401934 <ferror@plt+0x354>
  40add4:	ldr	x1, [x19, #48]
  40add8:	add	x0, x19, #0x28
  40addc:	bl	401934 <ferror@plt+0x354>
  40ade0:	str	xzr, [x19, #120]
  40ade4:	strb	wzr, [x19, #216]
  40ade8:	ldr	x19, [sp, #16]
  40adec:	ldp	x29, x30, [sp], #32
  40adf0:	ret
  40adf4:	stp	x29, x30, [sp, #-32]!
  40adf8:	mov	x29, sp
  40adfc:	str	x19, [sp, #16]
  40ae00:	mov	x19, x0
  40ae04:	bl	401c5c <ferror@plt+0x67c>
  40ae08:	add	x0, x19, #0x80
  40ae0c:	bl	401c5c <ferror@plt+0x67c>
  40ae10:	add	x0, x19, #0xa8
  40ae14:	bl	401c5c <ferror@plt+0x67c>
  40ae18:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40ae1c:	ldr	x0, [x0, #592]
  40ae20:	ldr	x0, [x0, #1248]
  40ae24:	ldrb	w0, [x0]
  40ae28:	cmp	w0, #0x64
  40ae2c:	b.eq	40ae48 <ferror@plt+0x9868>  // b.none
  40ae30:	add	x0, x19, #0x50
  40ae34:	bl	401c5c <ferror@plt+0x67c>
  40ae38:	add	x0, x19, #0x28
  40ae3c:	ldr	x19, [sp, #16]
  40ae40:	ldp	x29, x30, [sp], #32
  40ae44:	b	401c5c <ferror@plt+0x67c>
  40ae48:	ldr	x19, [sp, #16]
  40ae4c:	ldp	x29, x30, [sp], #32
  40ae50:	ret
  40ae54:	stp	x29, x30, [sp, #-48]!
  40ae58:	mov	x29, sp
  40ae5c:	stp	x19, x20, [sp, #16]
  40ae60:	mov	x19, x1
  40ae64:	mov	x20, x0
  40ae68:	ldr	x1, [x0, #8]
  40ae6c:	stp	x21, x22, [sp, #32]
  40ae70:	mov	x21, #0x0                   	// #0
  40ae74:	bl	401934 <ferror@plt+0x354>
  40ae78:	ldr	x1, [x19, #16]
  40ae7c:	mov	x0, x20
  40ae80:	bl	4018dc <ferror@plt+0x2fc>
  40ae84:	ldr	x0, [x19, #8]
  40ae88:	str	x0, [x20, #8]
  40ae8c:	ldr	x0, [x19, #8]
  40ae90:	cmp	x0, x21
  40ae94:	b.hi	40aea8 <ferror@plt+0x98c8>  // b.pmore
  40ae98:	ldp	x19, x20, [sp, #16]
  40ae9c:	ldp	x21, x22, [sp, #32]
  40aea0:	ldp	x29, x30, [sp], #48
  40aea4:	ret
  40aea8:	mov	x1, x21
  40aeac:	mov	x0, x20
  40aeb0:	bl	401c30 <ferror@plt+0x650>
  40aeb4:	mov	x22, x0
  40aeb8:	mov	x1, x21
  40aebc:	mov	x0, x19
  40aec0:	bl	401c30 <ferror@plt+0x650>
  40aec4:	add	x21, x21, #0x1
  40aec8:	mov	x1, x0
  40aecc:	mov	x0, x22
  40aed0:	bl	40553c <ferror@plt+0x3f5c>
  40aed4:	b	40ae8c <ferror@plt+0x98ac>
  40aed8:	stp	x29, x30, [sp, #-80]!
  40aedc:	mov	x29, sp
  40aee0:	stp	x19, x20, [sp, #16]
  40aee4:	mov	x19, x0
  40aee8:	mov	x20, x1
  40aeec:	bl	4018dc <ferror@plt+0x2fc>
  40aef0:	ldr	x0, [x19, #24]
  40aef4:	cmp	x0, #0x30
  40aef8:	b.ne	40af5c <ferror@plt+0x997c>  // b.any
  40aefc:	ldr	x1, [x19, #32]
  40af00:	adrp	x0, 404000 <ferror@plt+0x2a20>
  40af04:	add	x0, x0, #0xe0c
  40af08:	cmp	x1, x0
  40af0c:	b.ne	40af5c <ferror@plt+0x997c>  // b.any
  40af10:	ldr	x0, [x19, #8]
  40af14:	cmp	x20, x0
  40af18:	b.hi	40af28 <ferror@plt+0x9948>  // b.pmore
  40af1c:	ldp	x19, x20, [sp, #16]
  40af20:	ldp	x29, x30, [sp], #80
  40af24:	ret
  40af28:	add	x0, sp, #0x20
  40af2c:	mov	x1, #0x2                   	// #2
  40af30:	bl	404dcc <ferror@plt+0x37ec>
  40af34:	add	x1, sp, #0x20
  40af38:	mov	x0, x19
  40af3c:	bl	4019f4 <ferror@plt+0x414>
  40af40:	b	40af10 <ferror@plt+0x9930>
  40af44:	add	x0, sp, #0x20
  40af48:	mov	w1, #0x1                   	// #1
  40af4c:	bl	40af6c <ferror@plt+0x998c>
  40af50:	add	x1, sp, #0x20
  40af54:	mov	x0, x19
  40af58:	bl	4019f4 <ferror@plt+0x414>
  40af5c:	ldr	x0, [x19, #8]
  40af60:	cmp	x0, x20
  40af64:	b.cc	40af44 <ferror@plt+0x9964>  // b.lo, b.ul, b.last
  40af68:	b	40af1c <ferror@plt+0x993c>
  40af6c:	stp	x29, x30, [sp, #-32]!
  40af70:	tst	w1, #0xff
  40af74:	mov	x29, sp
  40af78:	str	x19, [sp, #16]
  40af7c:	mov	x19, x0
  40af80:	b.eq	40afa8 <ferror@plt+0x99c8>  // b.none
  40af84:	adrp	x2, 404000 <ferror@plt+0x2a20>
  40af88:	add	x2, x2, #0xe0c
  40af8c:	mov	x1, #0x30                  	// #48
  40af90:	bl	4018a8 <ferror@plt+0x2c8>
  40af94:	mov	x0, x19
  40af98:	mov	x1, #0x1                   	// #1
  40af9c:	ldr	x19, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #32
  40afa4:	b	40aed8 <ferror@plt+0x98f8>
  40afa8:	adrp	x2, 401000 <memcpy@plt-0x280>
  40afac:	mov	x1, #0x28                  	// #40
  40afb0:	add	x2, x2, #0xc5c
  40afb4:	b	40af90 <ferror@plt+0x99b0>
  40afb8:	ldr	w3, [x1]
  40afbc:	str	w3, [x0]
  40afc0:	cmp	w3, #0xb
  40afc4:	b.hi	40aff4 <ferror@plt+0x9a14>  // b.pmore
  40afc8:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40afcc:	add	x2, x2, #0x990
  40afd0:	ldrb	w2, [x2, w3, uxtw]
  40afd4:	adr	x3, 40afe0 <ferror@plt+0x9a00>
  40afd8:	add	x2, x3, w2, sxtb #2
  40afdc:	br	x2
  40afe0:	add	x1, x1, #0x8
  40afe4:	add	x0, x0, #0x8
  40afe8:	b	40553c <ferror@plt+0x3f5c>
  40afec:	ldp	x2, x3, [x1, #8]
  40aff0:	stp	x2, x3, [x0, #8]
  40aff4:	ret
  40aff8:	ldp	x4, x5, [x1, #8]
  40affc:	add	x2, x0, #0x8
  40b000:	stp	x4, x5, [x0, #8]
  40b004:	add	x3, x1, #0x8
  40b008:	ldp	x0, x1, [x1, #24]
  40b00c:	stp	x0, x1, [x2, #16]
  40b010:	ldp	x0, x1, [x3, #32]
  40b014:	stp	x0, x1, [x2, #32]
  40b018:	b	40aff4 <ferror@plt+0x9a14>
  40b01c:	ldr	w1, [x0]
  40b020:	cmp	w1, #0x5
  40b024:	b.eq	40b034 <ferror@plt+0x9a54>  // b.none
  40b028:	sub	w1, w1, #0x9
  40b02c:	cmp	w1, #0x2
  40b030:	b.hi	40b03c <ferror@plt+0x9a5c>  // b.pmore
  40b034:	add	x0, x0, #0x8
  40b038:	b	404e0c <ferror@plt+0x382c>
  40b03c:	ret
  40b040:	stp	x29, x30, [sp, #-48]!
  40b044:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40b048:	mov	x29, sp
  40b04c:	stp	x19, x20, [sp, #16]
  40b050:	mov	w20, w0
  40b054:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b058:	str	x21, [sp, #32]
  40b05c:	mov	x21, x1
  40b060:	ldr	x19, [x0, #592]
  40b064:	mov	w0, #0x4b                  	// #75
  40b068:	strb	w0, [x19, #1140]
  40b06c:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40b070:	add	x0, x0, #0x634
  40b074:	str	x0, [x19, #1256]
  40b078:	add	x0, x2, #0x878
  40b07c:	str	x0, [x19, #1120]
  40b080:	bl	4012a0 <strlen@plt>
  40b084:	strb	w0, [x19, #1136]
  40b088:	adrp	x0, 40b000 <ferror@plt+0x9a20>
  40b08c:	add	x0, x0, #0x154
  40b090:	mov	x1, x21
  40b094:	adrp	x4, 412000 <ferror@plt+0x10a20>
  40b098:	ldr	x21, [sp, #32]
  40b09c:	str	x0, [x19, #1784]
  40b0a0:	adrp	x0, 40b000 <ferror@plt+0x9a20>
  40b0a4:	add	x0, x0, #0x89c
  40b0a8:	str	x0, [x19, #1792]
  40b0ac:	adrp	x0, 40b000 <ferror@plt+0x9a20>
  40b0b0:	add	x0, x0, #0x58c
  40b0b4:	str	x0, [x19, #1800]
  40b0b8:	mov	w0, w20
  40b0bc:	add	x4, x4, #0x99c
  40b0c0:	ldp	x19, x20, [sp, #16]
  40b0c4:	adrp	x3, 412000 <ferror@plt+0x10a20>
  40b0c8:	ldp	x29, x30, [sp], #48
  40b0cc:	add	x3, x3, #0x9a9
  40b0d0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40b0d4:	add	x2, x2, #0x9b5
  40b0d8:	b	402d38 <ferror@plt+0x1758>
  40b0dc:	stp	x29, x30, [sp, #-32]!
  40b0e0:	mov	x29, sp
  40b0e4:	ldp	x1, x0, [x0]
  40b0e8:	str	x19, [sp, #16]
  40b0ec:	ldrb	w19, [x1, x0]
  40b0f0:	bl	4014a0 <__ctype_b_loc@plt>
  40b0f4:	ldr	x0, [x0]
  40b0f8:	ubfiz	x1, x19, #1, #8
  40b0fc:	ldrh	w0, [x0, x1]
  40b100:	tbnz	w0, #11, 40b14c <ferror@plt+0x9b6c>
  40b104:	cmp	w19, #0x40
  40b108:	b.ls	40b140 <ferror@plt+0x9b60>  // b.plast
  40b10c:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b110:	mov	w1, #0x46                  	// #70
  40b114:	ldr	x0, [x0, #592]
  40b118:	ldr	x0, [x0, #1248]
  40b11c:	ldrb	w0, [x0]
  40b120:	cmp	w0, #0x64
  40b124:	mov	w0, #0x5a                  	// #90
  40b128:	csel	w0, w0, w1, ne  // ne = any
  40b12c:	cmp	w19, w0
  40b130:	cset	w0, gt
  40b134:	ldr	x19, [sp, #16]
  40b138:	ldp	x29, x30, [sp], #32
  40b13c:	ret
  40b140:	cmp	w19, #0x2e
  40b144:	cset	w0, ne  // ne = any
  40b148:	b	40b134 <ferror@plt+0x9b54>
  40b14c:	mov	w0, #0x0                   	// #0
  40b150:	b	40b134 <ferror@plt+0x9b54>
  40b154:	stp	x29, x30, [sp, #-80]!
  40b158:	adrp	x1, 410000 <ferror@plt+0xea20>
  40b15c:	adrp	x3, 410000 <ferror@plt+0xea20>
  40b160:	mov	x29, sp
  40b164:	stp	x19, x20, [sp, #16]
  40b168:	mov	x19, x0
  40b16c:	add	x3, x3, #0x6d8
  40b170:	ldp	x2, x0, [x0]
  40b174:	stp	x21, x22, [sp, #32]
  40b178:	ldr	x5, [x1, #1744]
  40b17c:	mov	x1, #0x0                   	// #0
  40b180:	add	x21, x0, #0x1
  40b184:	str	x21, [x19, #8]
  40b188:	str	x23, [sp, #48]
  40b18c:	ldrb	w20, [x2, x0]
  40b190:	cmp	x5, x1
  40b194:	b.ne	40b1dc <ferror@plt+0x9bfc>  // b.any
  40b198:	sub	w3, w20, #0x24
  40b19c:	and	w1, w3, #0xff
  40b1a0:	cmp	w1, #0x5a
  40b1a4:	b.ls	40b380 <ferror@plt+0x9da0>  // b.plast
  40b1a8:	cmp	w20, #0x2e
  40b1ac:	b.hi	40b2e4 <ferror@plt+0x9d04>  // b.pmore
  40b1b0:	cmp	w20, #0x21
  40b1b4:	b.eq	40b3f8 <ferror@plt+0x9e18>  // b.none
  40b1b8:	b.hi	40b2d0 <ferror@plt+0x9cf0>  // b.pmore
  40b1bc:	cmp	w20, #0xd
  40b1c0:	b.hi	40b2b8 <ferror@plt+0x9cd8>  // b.pmore
  40b1c4:	sub	w0, w20, #0x1
  40b1c8:	and	w0, w0, #0xff
  40b1cc:	cmp	w0, #0x7
  40b1d0:	b.hi	40b2c0 <ferror@plt+0x9ce0>  // b.pmore
  40b1d4:	mov	w1, w20
  40b1d8:	b	40b43c <ferror@plt+0x9e5c>
  40b1dc:	ldrb	w4, [x1, x3]
  40b1e0:	ldr	w6, [x19, #36]
  40b1e4:	cmp	w6, w4
  40b1e8:	b.ne	40b2b0 <ferror@plt+0x9cd0>  // b.any
  40b1ec:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b1f0:	ldr	x0, [x0, #592]
  40b1f4:	ldrh	w0, [x0, #1138]
  40b1f8:	tbz	w0, #0, 40b274 <ferror@plt+0x9c94>
  40b1fc:	bl	4014a0 <__ctype_b_loc@plt>
  40b200:	mov	x21, x0
  40b204:	ldr	x0, [x0]
  40b208:	ubfiz	x20, x20, #1, #8
  40b20c:	ldrh	w0, [x0, x20]
  40b210:	tbz	w0, #13, 40b274 <ferror@plt+0x9c94>
  40b214:	mov	x0, x19
  40b218:	bl	401ff4 <ferror@plt+0xa14>
  40b21c:	ldp	x0, x1, [x19]
  40b220:	ldrb	w3, [x0, x1]
  40b224:	ldrb	w2, [x0, x1]
  40b228:	ldr	x0, [x21]
  40b22c:	ldrh	w0, [x0, x3, lsl #1]
  40b230:	tbnz	w0, #3, 40b25c <ferror@plt+0x9c7c>
  40b234:	cmp	w2, #0x5f
  40b238:	b.eq	40b25c <ferror@plt+0x9c7c>  // b.none
  40b23c:	ldr	x1, [x19, #16]
  40b240:	mov	w0, #0x15                  	// #21
  40b244:	bl	402510 <ferror@plt+0xf30>
  40b248:	ldp	x19, x20, [sp, #16]
  40b24c:	ldp	x21, x22, [sp, #32]
  40b250:	ldr	x23, [sp, #48]
  40b254:	ldp	x29, x30, [sp], #80
  40b258:	ret
  40b25c:	add	x1, x1, #0x1
  40b260:	str	x1, [x19, #8]
  40b264:	mov	x0, x19
  40b268:	bl	40220c <ferror@plt+0xc2c>
  40b26c:	mov	w0, #0x0                   	// #0
  40b270:	b	40b248 <ferror@plt+0x9c68>
  40b274:	ldr	x1, [x19, #48]
  40b278:	add	x20, x19, #0x28
  40b27c:	mov	x0, x20
  40b280:	bl	401934 <ferror@plt+0x354>
  40b284:	ldp	x0, x1, [x19]
  40b288:	add	x0, x0, x1
  40b28c:	ldurb	w1, [x0, #-1]
  40b290:	mov	x0, x20
  40b294:	bl	401a00 <ferror@plt+0x420>
  40b298:	mov	x0, x20
  40b29c:	mov	w1, #0x0                   	// #0
  40b2a0:	bl	401a00 <ferror@plt+0x420>
  40b2a4:	mov	w0, #0x2d                  	// #45
  40b2a8:	str	w0, [x19, #32]
  40b2ac:	b	40b26c <ferror@plt+0x9c8c>
  40b2b0:	add	x1, x1, #0x1
  40b2b4:	b	40b190 <ferror@plt+0x9bb0>
  40b2b8:	cmp	w20, #0x20
  40b2bc:	b.ne	40b1d4 <ferror@plt+0x9bf4>  // b.any
  40b2c0:	mov	w1, w20
  40b2c4:	mov	x0, x19
  40b2c8:	bl	402058 <ferror@plt+0xa78>
  40b2cc:	b	40b26c <ferror@plt+0x9c8c>
  40b2d0:	cmp	w20, #0x23
  40b2d4:	b.ne	40b1d4 <ferror@plt+0x9bf4>  // b.any
  40b2d8:	mov	x0, x19
  40b2dc:	bl	401f44 <ferror@plt+0x964>
  40b2e0:	b	40b26c <ferror@plt+0x9c8c>
  40b2e4:	cmp	w20, #0x46
  40b2e8:	b.hi	40b30c <ferror@plt+0x9d2c>  // b.pmore
  40b2ec:	cmp	w20, #0x40
  40b2f0:	b.hi	40b304 <ferror@plt+0x9d24>  // b.pmore
  40b2f4:	sub	w0, w20, #0x30
  40b2f8:	and	w0, w0, #0xff
  40b2fc:	cmp	w0, #0x9
  40b300:	b.hi	40b1d4 <ferror@plt+0x9bf4>  // b.pmore
  40b304:	mov	w1, w20
  40b308:	b	40b3ec <ferror@plt+0x9e0c>
  40b30c:	cmp	w20, #0x5b
  40b310:	b.ne	40b1d4 <ferror@plt+0x9bf4>  // b.any
  40b314:	ldr	x1, [x19, #48]
  40b318:	mov	w0, #0x2c                  	// #44
  40b31c:	str	w0, [x19, #32]
  40b320:	add	x23, x19, #0x28
  40b324:	mov	x0, x23
  40b328:	mov	x22, #0x0                   	// #0
  40b32c:	mov	x20, #0x1                   	// #1
  40b330:	bl	401934 <ferror@plt+0x354>
  40b334:	ldr	x0, [x19]
  40b338:	ldrb	w1, [x0, x21]
  40b33c:	strb	w1, [sp, #79]
  40b340:	cbz	w1, 40b360 <ferror@plt+0x9d80>
  40b344:	cbz	x20, 40b360 <ferror@plt+0x9d80>
  40b348:	cmp	w1, #0x5c
  40b34c:	b.ne	40b448 <ferror@plt+0x9e68>  // b.any
  40b350:	add	x21, x21, #0x1
  40b354:	ldrb	w0, [x0, x21]
  40b358:	strb	w0, [sp, #79]
  40b35c:	cbnz	w0, 40b45c <ferror@plt+0x9e7c>
  40b360:	ldrb	w0, [sp, #79]
  40b364:	cbnz	w0, 40b480 <ferror@plt+0x9ea0>
  40b368:	cbz	x20, 40b480 <ferror@plt+0x9ea0>
  40b36c:	ldr	x1, [x19, #16]
  40b370:	str	x21, [x19, #8]
  40b374:	mov	w0, #0x16                  	// #22
  40b378:	bl	402510 <ferror@plt+0xf30>
  40b37c:	b	40b248 <ferror@plt+0x9c68>
  40b380:	adrp	x1, 410000 <ferror@plt+0xea20>
  40b384:	add	x1, x1, #0x670
  40b388:	ldrb	w1, [x1, w3, sxtw]
  40b38c:	str	w1, [x19, #32]
  40b390:	cmp	w1, #0x1
  40b394:	b.ne	40b26c <ferror@plt+0x9c8c>  // b.any
  40b398:	cmp	w20, #0x2e
  40b39c:	b.ne	40b1a8 <ferror@plt+0x9bc8>  // b.any
  40b3a0:	ldrb	w20, [x2, x21]
  40b3a4:	bl	4014a0 <__ctype_b_loc@plt>
  40b3a8:	ldr	x0, [x0]
  40b3ac:	ubfiz	x1, x20, #1, #8
  40b3b0:	ldrh	w0, [x0, x1]
  40b3b4:	tbnz	w0, #11, 40b3e8 <ferror@plt+0x9e08>
  40b3b8:	cmp	w20, #0x40
  40b3bc:	b.ls	40b438 <ferror@plt+0x9e58>  // b.plast
  40b3c0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b3c4:	mov	w1, #0x46                  	// #70
  40b3c8:	ldr	x0, [x0, #592]
  40b3cc:	ldr	x0, [x0, #1248]
  40b3d0:	ldrb	w0, [x0]
  40b3d4:	cmp	w0, #0x64
  40b3d8:	mov	w0, #0x5a                  	// #90
  40b3dc:	csel	w0, w0, w1, ne  // ne = any
  40b3e0:	cmp	w20, w0
  40b3e4:	b.gt	40b438 <ferror@plt+0x9e58>
  40b3e8:	mov	w1, #0x2e                  	// #46
  40b3ec:	mov	x0, x19
  40b3f0:	bl	402084 <ferror@plt+0xaa4>
  40b3f4:	b	40b248 <ferror@plt+0x9c68>
  40b3f8:	ldrb	w1, [x2, x21]
  40b3fc:	cmp	w1, #0x3d
  40b400:	b.ne	40b418 <ferror@plt+0x9e38>  // b.any
  40b404:	mov	w1, #0x13                  	// #19
  40b408:	add	x0, x0, #0x2
  40b40c:	str	x0, [x19, #8]
  40b410:	str	w1, [x19, #32]
  40b414:	b	40b26c <ferror@plt+0x9c8c>
  40b418:	cmp	w1, #0x3c
  40b41c:	b.ne	40b428 <ferror@plt+0x9e48>  // b.any
  40b420:	mov	w1, #0x11                  	// #17
  40b424:	b	40b408 <ferror@plt+0x9e28>
  40b428:	cmp	w1, #0x3e
  40b42c:	b.ne	40b1d4 <ferror@plt+0x9bf4>  // b.any
  40b430:	mov	w1, #0x12                  	// #18
  40b434:	b	40b408 <ferror@plt+0x9e28>
  40b438:	mov	w1, #0x2e                  	// #46
  40b43c:	mov	x0, x19
  40b440:	bl	401f2c <ferror@plt+0x94c>
  40b444:	b	40b248 <ferror@plt+0x9c68>
  40b448:	cmp	w1, #0x5b
  40b44c:	cinc	x20, x20, eq  // eq = none
  40b450:	cmp	w1, #0x5d
  40b454:	cset	x0, eq  // eq = none
  40b458:	sub	x20, x20, x0
  40b45c:	ldrb	w0, [sp, #79]
  40b460:	cmp	w0, #0xa
  40b464:	cinc	x22, x22, eq  // eq = none
  40b468:	cbz	x20, 40b478 <ferror@plt+0x9e98>
  40b46c:	add	x1, sp, #0x4f
  40b470:	mov	x0, x23
  40b474:	bl	4019f4 <ferror@plt+0x414>
  40b478:	add	x21, x21, #0x1
  40b47c:	b	40b334 <ferror@plt+0x9d54>
  40b480:	mov	x0, x23
  40b484:	mov	w1, #0x0                   	// #0
  40b488:	bl	401a00 <ferror@plt+0x420>
  40b48c:	ldr	x0, [x19, #16]
  40b490:	add	x0, x0, x22
  40b494:	stp	x21, x0, [x19, #8]
  40b498:	b	40b26c <ferror@plt+0x9c8c>
  40b49c:	stp	x29, x30, [sp, #-48]!
  40b4a0:	mov	x29, sp
  40b4a4:	stp	x19, x20, [sp, #16]
  40b4a8:	mov	x19, x0
  40b4ac:	str	x21, [sp, #32]
  40b4b0:	and	w21, w1, #0xff
  40b4b4:	bl	4022d8 <ferror@plt+0xcf8>
  40b4b8:	mov	w20, w0
  40b4bc:	cbnz	w0, 40b4f4 <ferror@plt+0x9f14>
  40b4c0:	ldr	w0, [x19, #32]
  40b4c4:	cmp	w0, #0x2d
  40b4c8:	b.eq	40b4e4 <ferror@plt+0x9f04>  // b.none
  40b4cc:	ldr	x1, [x19, #16]
  40b4d0:	mov	w0, #0x18                  	// #24
  40b4d4:	ldp	x19, x20, [sp, #16]
  40b4d8:	ldr	x21, [sp, #32]
  40b4dc:	ldp	x29, x30, [sp], #48
  40b4e0:	b	402510 <ferror@plt+0xf30>
  40b4e4:	ldr	x1, [x19, #40]
  40b4e8:	mov	w2, w21
  40b4ec:	mov	x0, x19
  40b4f0:	bl	403640 <ferror@plt+0x2060>
  40b4f4:	mov	w0, w20
  40b4f8:	ldp	x19, x20, [sp, #16]
  40b4fc:	ldr	x21, [sp, #32]
  40b500:	ldp	x29, x30, [sp], #48
  40b504:	ret
  40b508:	stp	x29, x30, [sp, #-48]!
  40b50c:	mov	x29, sp
  40b510:	stp	x19, x20, [sp, #16]
  40b514:	mov	x19, x0
  40b518:	and	w20, w1, #0xff
  40b51c:	ldr	x0, [x0, #288]
  40b520:	mov	w1, w20
  40b524:	stp	x21, x22, [sp, #32]
  40b528:	and	w22, w2, #0xff
  40b52c:	and	w21, w3, #0xff
  40b530:	bl	401a00 <ferror@plt+0x420>
  40b534:	cbnz	w22, 40b568 <ferror@plt+0x9f88>
  40b538:	cbz	w21, 40b554 <ferror@plt+0x9f74>
  40b53c:	ldr	x0, [x19, #288]
  40b540:	mov	w1, #0x56                  	// #86
  40b544:	bl	401a00 <ferror@plt+0x420>
  40b548:	ldr	x0, [x19, #288]
  40b54c:	mov	w1, #0x2d                  	// #45
  40b550:	bl	401a00 <ferror@plt+0x420>
  40b554:	mov	x0, x19
  40b558:	ldp	x19, x20, [sp, #16]
  40b55c:	ldp	x21, x22, [sp, #32]
  40b560:	ldp	x29, x30, [sp], #48
  40b564:	b	4022d8 <ferror@plt+0xcf8>
  40b568:	cmp	w20, #0x30
  40b56c:	mov	x0, x19
  40b570:	cset	w1, ne  // ne = any
  40b574:	bl	40b49c <ferror@plt+0x9ebc>
  40b578:	cbz	w0, 40b538 <ferror@plt+0x9f58>
  40b57c:	ldp	x19, x20, [sp, #16]
  40b580:	ldp	x21, x22, [sp, #32]
  40b584:	ldp	x29, x30, [sp], #48
  40b588:	ret
  40b58c:	stp	x29, x30, [sp, #-304]!
  40b590:	mov	x29, sp
  40b594:	stp	x19, x20, [sp, #16]
  40b598:	mov	x20, x0
  40b59c:	mov	w19, #0x0                   	// #0
  40b5a0:	stp	x21, x22, [sp, #32]
  40b5a4:	adrp	x21, 410000 <ferror@plt+0xea20>
  40b5a8:	adrp	x22, 412000 <ferror@plt+0x10a20>
  40b5ac:	add	x21, x21, #0x613
  40b5b0:	add	x22, x22, #0x9c4
  40b5b4:	stp	x23, x24, [sp, #48]
  40b5b8:	and	w24, w1, #0xff
  40b5bc:	and	w23, w1, #0x8
  40b5c0:	stp	x25, x26, [sp, #64]
  40b5c4:	mov	w25, #0x0                   	// #0
  40b5c8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b5cc:	ldr	x0, [x0, #592]
  40b5d0:	ldr	w2, [x0, #1128]
  40b5d4:	ldr	w1, [x0, #1132]
  40b5d8:	cmp	w2, w1
  40b5dc:	b.ne	40b850 <ferror@plt+0xa270>  // b.any
  40b5e0:	cbnz	w19, 40b854 <ferror@plt+0xa274>
  40b5e4:	ldr	w26, [x20, #32]
  40b5e8:	cbnz	w26, 40b61c <ferror@plt+0xa03c>
  40b5ec:	ldr	w0, [x0, #1128]
  40b5f0:	cmp	w1, w0
  40b5f4:	b.ne	40b88c <ferror@plt+0xa2ac>  // b.any
  40b5f8:	eor	w25, w25, #0x1
  40b5fc:	cmp	w23, #0x0
  40b600:	csel	w25, w25, wzr, ne  // ne = any
  40b604:	cbz	w25, 40b870 <ferror@plt+0xa290>
  40b608:	mov	x1, #0x0                   	// #0
  40b60c:	mov	w0, #0xd                   	// #13
  40b610:	bl	402510 <ferror@plt+0xf30>
  40b614:	mov	w19, w0
  40b618:	b	40b854 <ferror@plt+0xa274>
  40b61c:	cmp	w26, #0x22
  40b620:	b.ne	40b634 <ferror@plt+0xa054>  // b.any
  40b624:	mov	x0, x20
  40b628:	bl	4022d8 <ferror@plt+0xcf8>
  40b62c:	mov	w19, w0
  40b630:	b	40b5c8 <ferror@plt+0x9fe8>
  40b634:	ldrb	w1, [x21, w26, uxtw]
  40b638:	cmp	w1, #0xff
  40b63c:	b.eq	40b658 <ferror@plt+0xa078>  // b.none
  40b640:	ldr	x0, [x20, #288]
  40b644:	bl	401a00 <ferror@plt+0x420>
  40b648:	mov	x0, x20
  40b64c:	bl	4022d8 <ferror@plt+0xcf8>
  40b650:	mov	w19, w0
  40b654:	b	40b7b4 <ferror@plt+0xa1d4>
  40b658:	cmp	w26, #0x2e
  40b65c:	b.eq	40b7c8 <ferror@plt+0xa1e8>  // b.none
  40b660:	b.hi	40b708 <ferror@plt+0xa128>  // b.pmore
  40b664:	cmp	w26, #0x21
  40b668:	b.eq	40b80c <ferror@plt+0xa22c>  // b.none
  40b66c:	b.hi	40b6ec <ferror@plt+0xa10c>  // b.pmore
  40b670:	cmp	w26, #0x4
  40b674:	b.eq	40b788 <ferror@plt+0xa1a8>  // b.none
  40b678:	sub	w0, w26, #0x10
  40b67c:	cmp	w0, #0x5
  40b680:	b.hi	40b6fc <ferror@plt+0xa11c>  // b.pmore
  40b684:	ldr	x0, [x20, #288]
  40b688:	mov	w1, w26
  40b68c:	bl	401a00 <ferror@plt+0x420>
  40b690:	ldr	x0, [x20, #288]
  40b694:	mov	w1, #0x4f                  	// #79
  40b698:	bl	401a00 <ferror@plt+0x420>
  40b69c:	mov	x0, x20
  40b6a0:	mov	w1, #0x1                   	// #1
  40b6a4:	bl	40b49c <ferror@plt+0x9ebc>
  40b6a8:	mov	w19, w0
  40b6ac:	cbnz	w0, 40b738 <ferror@plt+0xa158>
  40b6b0:	mov	x0, x20
  40b6b4:	bl	4022d8 <ferror@plt+0xcf8>
  40b6b8:	mov	w19, w0
  40b6bc:	cbnz	w0, 40b738 <ferror@plt+0xa158>
  40b6c0:	ldr	w0, [x20, #32]
  40b6c4:	cmp	w0, #0x46
  40b6c8:	b.ne	40b72c <ferror@plt+0xa14c>  // b.any
  40b6cc:	mov	x0, x20
  40b6d0:	mov	w1, #0x1                   	// #1
  40b6d4:	bl	40b49c <ferror@plt+0x9ebc>
  40b6d8:	mov	w19, w0
  40b6dc:	cbnz	w0, 40b738 <ferror@plt+0xa158>
  40b6e0:	mov	x0, x20
  40b6e4:	bl	4022d8 <ferror@plt+0xcf8>
  40b6e8:	b	40b758 <ferror@plt+0xa178>
  40b6ec:	cmp	w26, #0x2a
  40b6f0:	b.eq	40b740 <ferror@plt+0xa160>  // b.none
  40b6f4:	cmp	w26, #0x2c
  40b6f8:	b.eq	40b760 <ferror@plt+0xa180>  // b.none
  40b6fc:	mov	w0, #0x18                  	// #24
  40b700:	ldr	x1, [x20, #16]
  40b704:	b	40b7f8 <ferror@plt+0xa218>
  40b708:	cmp	w26, #0x42
  40b70c:	b.eq	40b7ec <ferror@plt+0xa20c>  // b.none
  40b710:	sub	w0, w26, #0x4a
  40b714:	cmp	w0, #0xf
  40b718:	b.hi	40b6fc <ferror@plt+0xa11c>  // b.pmore
  40b71c:	ldrb	w0, [x22, w0, uxtw]
  40b720:	adr	x1, 40b72c <ferror@plt+0xa14c>
  40b724:	add	x0, x1, w0, sxtb #2
  40b728:	br	x0
  40b72c:	ldr	x0, [x20, #288]
  40b730:	mov	x1, #0xffffffffffffffff    	// #-1
  40b734:	bl	401a1c <ferror@plt+0x43c>
  40b738:	mov	w25, #0x0                   	// #0
  40b73c:	b	40b7a4 <ferror@plt+0xa1c4>
  40b740:	cmp	w26, #0x4a
  40b744:	mov	w2, #0x1                   	// #1
  40b748:	cset	w3, eq  // eq = none
  40b74c:	mov	w1, #0x30                  	// #48
  40b750:	mov	x0, x20
  40b754:	bl	40b508 <ferror@plt+0x9f28>
  40b758:	mov	w19, w0
  40b75c:	b	40b738 <ferror@plt+0xa158>
  40b760:	ldr	x0, [x20, #280]
  40b764:	add	x1, sp, #0x50
  40b768:	adrp	x2, 410000 <ferror@plt+0xea20>
  40b76c:	add	x2, x2, #0x83f
  40b770:	bl	40943c <ferror@plt+0x7e5c>
  40b774:	ldr	x1, [x20, #40]
  40b778:	mov	x0, x20
  40b77c:	mov	w2, #0x41                  	// #65
  40b780:	bl	40366c <ferror@plt+0x208c>
  40b784:	b	40b6e0 <ferror@plt+0xa100>
  40b788:	mov	x0, x20
  40b78c:	bl	40b0dc <ferror@plt+0x9afc>
  40b790:	ands	w25, w0, #0xff
  40b794:	b.eq	40b7bc <ferror@plt+0xa1dc>  // b.none
  40b798:	ldr	x0, [x20, #288]
  40b79c:	mov	w1, #0x4                   	// #4
  40b7a0:	bl	401a00 <ferror@plt+0x420>
  40b7a4:	cmp	w19, #0x0
  40b7a8:	cset	w0, eq  // eq = none
  40b7ac:	ands	w25, w25, w0
  40b7b0:	b.ne	40b624 <ferror@plt+0xa044>  // b.any
  40b7b4:	mov	w25, #0x1                   	// #1
  40b7b8:	b	40b5c8 <ferror@plt+0x9fe8>
  40b7bc:	mov	x0, x20
  40b7c0:	bl	4022d8 <ferror@plt+0xcf8>
  40b7c4:	cbnz	w0, 40b650 <ferror@plt+0xa070>
  40b7c8:	mov	x0, x20
  40b7cc:	bl	403780 <ferror@plt+0x21a0>
  40b7d0:	cmp	w26, #0x4
  40b7d4:	b.ne	40b7e4 <ferror@plt+0xa204>  // b.any
  40b7d8:	mov	w1, w26
  40b7dc:	ldr	x0, [x20, #288]
  40b7e0:	bl	401a00 <ferror@plt+0x420>
  40b7e4:	mov	w25, #0x1                   	// #1
  40b7e8:	b	40b7a4 <ferror@plt+0xa1c4>
  40b7ec:	cbz	w23, 40b804 <ferror@plt+0xa224>
  40b7f0:	ldr	x1, [x20, #16]
  40b7f4:	mov	w0, #0xe                   	// #14
  40b7f8:	bl	402510 <ferror@plt+0xf30>
  40b7fc:	mov	w19, w0
  40b800:	b	40b7e4 <ferror@plt+0xa204>
  40b804:	mov	w1, #0x3b                  	// #59
  40b808:	b	40b7dc <ferror@plt+0xa1fc>
  40b80c:	cmp	w26, #0x21
  40b810:	mov	w1, #0x59                  	// #89
  40b814:	mov	w0, #0x2f                  	// #47
  40b818:	cset	w3, eq  // eq = none
  40b81c:	csel	w1, w1, w0, ne  // ne = any
  40b820:	mov	w2, #0x1                   	// #1
  40b824:	b	40b750 <ferror@plt+0xa170>
  40b828:	cmp	w26, #0x58
  40b82c:	mov	w3, #0x0                   	// #0
  40b830:	cset	w1, eq  // eq = none
  40b834:	mov	w2, #0x1                   	// #1
  40b838:	add	w1, w1, #0x57
  40b83c:	b	40b750 <ferror@plt+0xa170>
  40b840:	sub	w1, w26, #0x20
  40b844:	mov	w3, #0x1                   	// #1
  40b848:	mov	w2, #0x0                   	// #0
  40b84c:	b	40b750 <ferror@plt+0xa170>
  40b850:	cbz	w19, 40b5ec <ferror@plt+0xa00c>
  40b854:	mov	w0, w19
  40b858:	ldp	x19, x20, [sp, #16]
  40b85c:	ldp	x21, x22, [sp, #32]
  40b860:	ldp	x23, x24, [sp, #48]
  40b864:	ldp	x25, x26, [sp, #64]
  40b868:	ldp	x29, x30, [sp], #304
  40b86c:	ret
  40b870:	ldr	w19, [x20, #32]
  40b874:	cbnz	w19, 40b894 <ferror@plt+0xa2b4>
  40b878:	tbz	w24, #2, 40b854 <ferror@plt+0xa274>
  40b87c:	ldr	x0, [x20, #288]
  40b880:	mov	w1, #0x4b                  	// #75
  40b884:	bl	401a00 <ferror@plt+0x420>
  40b888:	b	40b854 <ferror@plt+0xa274>
  40b88c:	mov	w19, #0x8                   	// #8
  40b890:	b	40b854 <ferror@plt+0xa274>
  40b894:	mov	w19, #0x0                   	// #0
  40b898:	b	40b854 <ferror@plt+0xa274>
  40b89c:	stp	x29, x30, [sp, #-32]!
  40b8a0:	mov	x29, sp
  40b8a4:	ldr	w1, [x0, #32]
  40b8a8:	str	x19, [sp, #16]
  40b8ac:	mov	x19, x0
  40b8b0:	cbnz	w1, 40b8f0 <ferror@plt+0xa310>
  40b8b4:	ldr	x1, [x19, #16]
  40b8b8:	mov	w0, #0x14                  	// #20
  40b8bc:	bl	402510 <ferror@plt+0xf30>
  40b8c0:	mov	w1, w0
  40b8c4:	cbnz	w0, 40b8e0 <ferror@plt+0xa300>
  40b8c8:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b8cc:	ldr	x0, [x0, #592]
  40b8d0:	ldr	w2, [x0, #1128]
  40b8d4:	ldr	w0, [x0, #1132]
  40b8d8:	cmp	w2, w0
  40b8dc:	b.eq	40b8fc <ferror@plt+0xa31c>  // b.none
  40b8e0:	mov	x0, x19
  40b8e4:	ldr	x19, [sp, #16]
  40b8e8:	ldp	x29, x30, [sp], #32
  40b8ec:	b	403890 <ferror@plt+0x22b0>
  40b8f0:	mov	w1, #0x0                   	// #0
  40b8f4:	bl	40b58c <ferror@plt+0x9fac>
  40b8f8:	b	40b8c0 <ferror@plt+0xa2e0>
  40b8fc:	mov	w0, #0x0                   	// #0
  40b900:	ldr	x19, [sp, #16]
  40b904:	ldp	x29, x30, [sp], #32
  40b908:	ret
  40b90c:	stp	x29, x30, [sp, #-48]!
  40b910:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40b914:	mov	x29, sp
  40b918:	stp	x19, x20, [sp, #16]
  40b91c:	mov	w20, w0
  40b920:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40b924:	str	x21, [sp, #32]
  40b928:	mov	x21, x1
  40b92c:	ldr	x19, [x0, #592]
  40b930:	mov	w0, #0x46                  	// #70
  40b934:	strb	w0, [x19, #1140]
  40b938:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40b93c:	add	x0, x0, #0xd7c
  40b940:	str	x0, [x19, #1256]
  40b944:	add	x0, x2, #0x897
  40b948:	str	x0, [x19, #1120]
  40b94c:	bl	4012a0 <strlen@plt>
  40b950:	strb	w0, [x19, #1136]
  40b954:	adrp	x0, 40b000 <ferror@plt+0x9a20>
  40b958:	add	x0, x0, #0x9d0
  40b95c:	mov	x1, x21
  40b960:	adrp	x4, 412000 <ferror@plt+0x10a20>
  40b964:	ldr	x21, [sp, #32]
  40b968:	str	x0, [x19, #1784]
  40b96c:	adrp	x0, 40d000 <ferror@plt+0xba20>
  40b970:	add	x0, x0, #0xf48
  40b974:	str	x0, [x19, #1792]
  40b978:	adrp	x0, 40e000 <ferror@plt+0xca20>
  40b97c:	add	x0, x0, #0x340
  40b980:	str	x0, [x19, #1800]
  40b984:	mov	w0, w20
  40b988:	add	x4, x4, #0x9d4
  40b98c:	ldp	x19, x20, [sp, #16]
  40b990:	adrp	x3, 412000 <ferror@plt+0x10a20>
  40b994:	ldp	x29, x30, [sp], #48
  40b998:	add	x3, x3, #0x9e1
  40b99c:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40b9a0:	add	x2, x2, #0x9ed
  40b9a4:	b	402d38 <ferror@plt+0x1758>
  40b9a8:	ldp	x4, x3, [x0]
  40b9ac:	ldrb	w4, [x4, x3]
  40b9b0:	cmp	w4, #0x3d
  40b9b4:	b.ne	40b9c8 <ferror@plt+0xa3e8>  // b.any
  40b9b8:	add	x3, x3, #0x1
  40b9bc:	str	x3, [x0, #8]
  40b9c0:	str	w1, [x0, #32]
  40b9c4:	ret
  40b9c8:	str	w2, [x0, #32]
  40b9cc:	b	40b9c4 <ferror@plt+0xa3e4>
  40b9d0:	stp	x29, x30, [sp, #-80]!
  40b9d4:	mov	x29, sp
  40b9d8:	stp	x19, x20, [sp, #16]
  40b9dc:	mov	x19, x0
  40b9e0:	ldp	x2, x0, [x0]
  40b9e4:	stp	x21, x22, [sp, #32]
  40b9e8:	stp	x23, x24, [sp, #48]
  40b9ec:	stp	x25, x26, [sp, #64]
  40b9f0:	add	x3, x0, #0x1
  40b9f4:	str	x3, [x19, #8]
  40b9f8:	add	x24, x2, x0
  40b9fc:	ldrb	w1, [x2, x0]
  40ba00:	cmp	w1, #0x7d
  40ba04:	b.hi	40ba24 <ferror@plt+0xa444>  // b.pmore
  40ba08:	cmp	w1, #0x1f
  40ba0c:	b.hi	40ba40 <ferror@plt+0xa460>  // b.pmore
  40ba10:	cbz	w1, 40baac <ferror@plt+0xa4cc>
  40ba14:	sub	w0, w1, #0x9
  40ba18:	and	w0, w0, #0xff
  40ba1c:	cmp	w0, #0x4
  40ba20:	b.ls	40baac <ferror@plt+0xa4cc>  // b.plast
  40ba24:	mov	x0, x19
  40ba28:	ldp	x19, x20, [sp, #16]
  40ba2c:	ldp	x21, x22, [sp, #32]
  40ba30:	ldp	x23, x24, [sp, #48]
  40ba34:	ldp	x25, x26, [sp, #64]
  40ba38:	ldp	x29, x30, [sp], #80
  40ba3c:	b	401f2c <ferror@plt+0x94c>
  40ba40:	sub	w5, w1, #0x20
  40ba44:	cmp	w5, #0x5d
  40ba48:	b.hi	40ba24 <ferror@plt+0xa444>  // b.pmore
  40ba4c:	adrp	x4, 412000 <ferror@plt+0x10a20>
  40ba50:	add	x4, x4, #0xa04
  40ba54:	ldrh	w4, [x4, w5, uxtw #1]
  40ba58:	adr	x5, 40ba64 <ferror@plt+0xa484>
  40ba5c:	add	x4, x5, w4, sxth #2
  40ba60:	br	x4
  40ba64:	adrp	x0, 410000 <ferror@plt+0xea20>
  40ba68:	adrp	x21, 410000 <ferror@plt+0xea20>
  40ba6c:	add	x21, x21, #0x748
  40ba70:	mov	x20, #0x0                   	// #0
  40ba74:	ldr	x0, [x0, #1856]
  40ba78:	mov	x26, x0
  40ba7c:	cmp	x20, x26
  40ba80:	b.ne	40bdd8 <ferror@plt+0xa7f8>  // b.any
  40ba84:	mov	x0, x19
  40ba88:	bl	40220c <ferror@plt+0xc2c>
  40ba8c:	ldr	x0, [x19, #48]
  40ba90:	sub	x0, x0, #0x1
  40ba94:	cmp	x0, #0x1
  40ba98:	b.ls	40bab4 <ferror@plt+0xa4d4>  // b.plast
  40ba9c:	mov	w0, #0x23                  	// #35
  40baa0:	ldr	x1, [x19, #16]
  40baa4:	ldr	x2, [x19, #40]
  40baa8:	b	40bae8 <ferror@plt+0xa508>
  40baac:	mov	x0, x19
  40bab0:	bl	402058 <ferror@plt+0xa78>
  40bab4:	mov	w20, #0x0                   	// #0
  40bab8:	b	40bb70 <ferror@plt+0xa590>
  40babc:	mov	x0, x19
  40bac0:	mov	w2, #0x5                   	// #5
  40bac4:	mov	w1, #0x13                  	// #19
  40bac8:	bl	40b9a8 <ferror@plt+0xa3c8>
  40bacc:	ldr	w0, [x19, #32]
  40bad0:	cmp	w0, #0x5
  40bad4:	b.ne	40bab4 <ferror@plt+0xa4d4>  // b.any
  40bad8:	ldr	x1, [x19, #16]
  40badc:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40bae0:	add	x2, x2, #0x9fc
  40bae4:	mov	w0, #0x28                  	// #40
  40bae8:	ldp	x19, x20, [sp, #16]
  40baec:	ldp	x21, x22, [sp, #32]
  40baf0:	ldp	x23, x24, [sp, #48]
  40baf4:	ldp	x25, x26, [sp, #64]
  40baf8:	ldp	x29, x30, [sp], #80
  40bafc:	b	402510 <ferror@plt+0xf30>
  40bb00:	mov	x1, x3
  40bb04:	mov	w0, #0x2c                  	// #44
  40bb08:	mov	x20, #0x0                   	// #0
  40bb0c:	str	w0, [x19, #32]
  40bb10:	ldrb	w0, [x2, x1]
  40bb14:	cbz	w0, 40beac <ferror@plt+0xa8cc>
  40bb18:	add	x21, x1, #0x1
  40bb1c:	cmp	w0, #0x22
  40bb20:	b.ne	40bb44 <ferror@plt+0xa564>  // b.any
  40bb24:	add	x0, x19, #0x28
  40bb28:	add	x2, x2, x3
  40bb2c:	sub	x1, x1, x3
  40bb30:	bl	401a90 <ferror@plt+0x4b0>
  40bb34:	ldr	x0, [x19, #16]
  40bb38:	add	x0, x0, x20
  40bb3c:	stp	x21, x0, [x19, #8]
  40bb40:	b	40bab4 <ferror@plt+0xa4d4>
  40bb44:	cmp	w0, #0xa
  40bb48:	mov	x1, x21
  40bb4c:	cinc	x20, x20, eq  // eq = none
  40bb50:	b	40bb10 <ferror@plt+0xa530>
  40bb54:	ldr	x1, [x19, #16]
  40bb58:	mov	w0, #0x24                  	// #36
  40bb5c:	bl	402510 <ferror@plt+0xf30>
  40bb60:	mov	w20, w0
  40bb64:	cbnz	w0, 40bb70 <ferror@plt+0xa590>
  40bb68:	mov	x0, x19
  40bb6c:	bl	401f44 <ferror@plt+0x964>
  40bb70:	mov	w0, w20
  40bb74:	ldp	x19, x20, [sp, #16]
  40bb78:	ldp	x21, x22, [sp, #32]
  40bb7c:	ldp	x23, x24, [sp, #48]
  40bb80:	ldp	x25, x26, [sp, #64]
  40bb84:	ldp	x29, x30, [sp], #80
  40bb88:	ret
  40bb8c:	mov	w2, #0xa                   	// #10
  40bb90:	mov	w1, #0x1b                  	// #27
  40bb94:	mov	x0, x19
  40bb98:	bl	40b9a8 <ferror@plt+0xa3c8>
  40bb9c:	b	40bab4 <ferror@plt+0xa4d4>
  40bba0:	ldrb	w0, [x2, x3]
  40bba4:	cmp	w0, #0x26
  40bba8:	b.ne	40bbe0 <ferror@plt+0xa600>  // b.any
  40bbac:	ldr	x1, [x19, #16]
  40bbb0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40bbb4:	mov	w0, #0x28                  	// #40
  40bbb8:	add	x2, x2, #0x9fe
  40bbbc:	bl	402510 <ferror@plt+0xf30>
  40bbc0:	mov	w20, w0
  40bbc4:	cbnz	w0, 40bb70 <ferror@plt+0xa590>
  40bbc8:	ldr	x0, [x19, #8]
  40bbcc:	add	x0, x0, #0x1
  40bbd0:	str	x0, [x19, #8]
  40bbd4:	mov	w0, #0x17                  	// #23
  40bbd8:	str	w0, [x19, #32]
  40bbdc:	b	40bb70 <ferror@plt+0xa590>
  40bbe0:	mov	w1, #0x26                  	// #38
  40bbe4:	b	40ba24 <ferror@plt+0xa444>
  40bbe8:	mov	w0, #0x6                   	// #6
  40bbec:	str	w0, [x19, #32]
  40bbf0:	b	40bab4 <ferror@plt+0xa4d4>
  40bbf4:	mov	w2, #0xd                   	// #13
  40bbf8:	mov	w1, #0x1e                  	// #30
  40bbfc:	b	40bb94 <ferror@plt+0xa5b4>
  40bc00:	sub	w1, w1, #0x4
  40bc04:	str	w1, [x19, #32]
  40bc08:	b	40bab4 <ferror@plt+0xa4d4>
  40bc0c:	mov	w2, #0x8                   	// #8
  40bc10:	mov	w1, #0x19                  	// #25
  40bc14:	b	40bb94 <ferror@plt+0xa5b4>
  40bc18:	ldrb	w1, [x2, x3]
  40bc1c:	cmp	w1, #0x2b
  40bc20:	b.ne	40bc34 <ferror@plt+0xa654>  // b.any
  40bc24:	add	x0, x0, #0x2
  40bc28:	str	x0, [x19, #8]
  40bc2c:	mov	w0, #0x2                   	// #2
  40bc30:	b	40bbec <ferror@plt+0xa60c>
  40bc34:	mov	w2, #0xb                   	// #11
  40bc38:	mov	w1, #0x1c                  	// #28
  40bc3c:	b	40bb94 <ferror@plt+0xa5b4>
  40bc40:	mov	w0, #0x27                  	// #39
  40bc44:	b	40bbec <ferror@plt+0xa60c>
  40bc48:	ldrb	w1, [x2, x3]
  40bc4c:	cmp	w1, #0x2d
  40bc50:	b.ne	40bc64 <ferror@plt+0xa684>  // b.any
  40bc54:	add	x0, x0, #0x2
  40bc58:	str	x0, [x19, #8]
  40bc5c:	mov	w0, #0x3                   	// #3
  40bc60:	b	40bbec <ferror@plt+0xa60c>
  40bc64:	mov	w2, #0xc                   	// #12
  40bc68:	mov	w1, #0x1d                  	// #29
  40bc6c:	b	40bb94 <ferror@plt+0xa5b4>
  40bc70:	ldrb	w20, [x2, x3]
  40bc74:	bl	4014a0 <__ctype_b_loc@plt>
  40bc78:	ldr	x0, [x0]
  40bc7c:	ubfiz	x1, x20, #1, #8
  40bc80:	ldrh	w0, [x0, x1]
  40bc84:	tbnz	w0, #11, 40bcb8 <ferror@plt+0xa6d8>
  40bc88:	cmp	w20, #0x40
  40bc8c:	b.ls	40bcd8 <ferror@plt+0xa6f8>  // b.plast
  40bc90:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40bc94:	mov	w1, #0x46                  	// #70
  40bc98:	ldr	x0, [x0, #592]
  40bc9c:	ldr	x0, [x0, #1248]
  40bca0:	ldrb	w0, [x0]
  40bca4:	cmp	w0, #0x64
  40bca8:	mov	w0, #0x5a                  	// #90
  40bcac:	csel	w0, w0, w1, ne  // ne = any
  40bcb0:	cmp	w20, w0
  40bcb4:	b.gt	40bcd8 <ferror@plt+0xa6f8>
  40bcb8:	mov	w1, #0x2e                  	// #46
  40bcbc:	mov	x0, x19
  40bcc0:	ldp	x19, x20, [sp, #16]
  40bcc4:	ldp	x21, x22, [sp, #32]
  40bcc8:	ldp	x23, x24, [sp, #48]
  40bccc:	ldp	x25, x26, [sp, #64]
  40bcd0:	ldp	x29, x30, [sp], #80
  40bcd4:	b	402084 <ferror@plt+0xaa4>
  40bcd8:	ldr	x1, [x19, #16]
  40bcdc:	mov	w0, #0x39                  	// #57
  40bce0:	str	w0, [x19, #32]
  40bce4:	mov	w0, #0x26                  	// #38
  40bce8:	ldp	x19, x20, [sp, #16]
  40bcec:	ldp	x21, x22, [sp, #32]
  40bcf0:	ldp	x23, x24, [sp, #48]
  40bcf4:	ldp	x25, x26, [sp, #64]
  40bcf8:	ldp	x29, x30, [sp], #80
  40bcfc:	b	402510 <ferror@plt+0xf30>
  40bd00:	ldrb	w0, [x2, x3]
  40bd04:	cmp	w0, #0x2a
  40bd08:	b.ne	40bd28 <ferror@plt+0xa748>  // b.any
  40bd0c:	mov	x0, x19
  40bd10:	ldp	x19, x20, [sp, #16]
  40bd14:	ldp	x21, x22, [sp, #32]
  40bd18:	ldp	x23, x24, [sp, #48]
  40bd1c:	ldp	x25, x26, [sp, #64]
  40bd20:	ldp	x29, x30, [sp], #80
  40bd24:	b	401f7c <ferror@plt+0x99c>
  40bd28:	mov	w2, #0x9                   	// #9
  40bd2c:	mov	w1, #0x1a                  	// #26
  40bd30:	b	40bb94 <ferror@plt+0xa5b4>
  40bd34:	mov	w0, #0x2a                  	// #42
  40bd38:	b	40bbec <ferror@plt+0xa60c>
  40bd3c:	ldrb	w1, [x2, x3]
  40bd40:	cmp	w1, #0x3c
  40bd44:	b.ne	40bd5c <ferror@plt+0xa77c>  // b.any
  40bd48:	add	x0, x0, #0x2
  40bd4c:	mov	w2, #0xe                   	// #14
  40bd50:	mov	w1, #0x1f                  	// #31
  40bd54:	str	x0, [x19, #8]
  40bd58:	b	40bb94 <ferror@plt+0xa5b4>
  40bd5c:	mov	w2, #0x14                  	// #20
  40bd60:	mov	w1, #0x11                  	// #17
  40bd64:	b	40bb94 <ferror@plt+0xa5b4>
  40bd68:	mov	w2, #0x21                  	// #33
  40bd6c:	mov	w1, #0x10                  	// #16
  40bd70:	b	40bb94 <ferror@plt+0xa5b4>
  40bd74:	ldrb	w1, [x2, x3]
  40bd78:	cmp	w1, #0x3e
  40bd7c:	b.ne	40bd94 <ferror@plt+0xa7b4>  // b.any
  40bd80:	add	x0, x0, #0x2
  40bd84:	mov	w2, #0xf                   	// #15
  40bd88:	mov	w1, #0x20                  	// #32
  40bd8c:	str	x0, [x19, #8]
  40bd90:	b	40bb94 <ferror@plt+0xa5b4>
  40bd94:	mov	w2, #0x15                  	// #21
  40bd98:	mov	w1, #0x12                  	// #18
  40bd9c:	b	40bb94 <ferror@plt+0xa5b4>
  40bda0:	sub	w1, w1, #0x35
  40bda4:	b	40bc04 <ferror@plt+0xa624>
  40bda8:	ldrb	w1, [x2, x3]
  40bdac:	cmp	w1, #0xa
  40bdb0:	b.ne	40bdc4 <ferror@plt+0xa7e4>  // b.any
  40bdb4:	add	x0, x0, #0x2
  40bdb8:	str	x0, [x19, #8]
  40bdbc:	mov	w0, #0x23                  	// #35
  40bdc0:	b	40bbec <ferror@plt+0xa60c>
  40bdc4:	mov	w1, #0x5c                  	// #92
  40bdc8:	b	40ba24 <ferror@plt+0xa444>
  40bdcc:	mov	w2, #0x7                   	// #7
  40bdd0:	mov	w1, #0x18                  	// #24
  40bdd4:	b	40bb94 <ferror@plt+0xa5b4>
  40bdd8:	mov	x23, x21
  40bddc:	mov	x0, x24
  40bde0:	ldrb	w25, [x23], #1
  40bde4:	and	x22, x25, #0x7f
  40bde8:	mov	x1, x23
  40bdec:	mov	x2, x22
  40bdf0:	bl	401370 <strncmp@plt>
  40bdf4:	cbnz	w0, 40be54 <ferror@plt+0xa874>
  40bdf8:	bl	4014a0 <__ctype_b_loc@plt>
  40bdfc:	ldrb	w2, [x24, x22]
  40be00:	ldr	x0, [x0]
  40be04:	ldrb	w1, [x24, x22]
  40be08:	ldrh	w0, [x0, x2, lsl #1]
  40be0c:	tbnz	w0, #3, 40be54 <ferror@plt+0xa874>
  40be10:	cmp	w1, #0x5f
  40be14:	b.eq	40be54 <ferror@plt+0xa874>  // b.none
  40be18:	add	w20, w20, #0x2f
  40be1c:	str	w20, [x19, #32]
  40be20:	tbz	w25, #7, 40be38 <ferror@plt+0xa858>
  40be24:	ldr	x2, [x19, #8]
  40be28:	sub	x2, x2, #0x1
  40be2c:	add	x2, x2, x22
  40be30:	str	x2, [x19, #8]
  40be34:	b	40bab4 <ferror@plt+0xa4d4>
  40be38:	ldr	x1, [x19, #16]
  40be3c:	mov	x2, x23
  40be40:	mov	w0, #0x25                  	// #37
  40be44:	bl	402510 <ferror@plt+0xf30>
  40be48:	mov	w20, w0
  40be4c:	cbnz	w0, 40bb70 <ferror@plt+0xa590>
  40be50:	b	40be24 <ferror@plt+0xa844>
  40be54:	add	x20, x20, #0x1
  40be58:	add	x21, x21, #0xa
  40be5c:	b	40ba7c <ferror@plt+0xa49c>
  40be60:	sub	w1, w1, #0x52
  40be64:	b	40bc04 <ferror@plt+0xa624>
  40be68:	ldrb	w0, [x2, x3]
  40be6c:	cmp	w0, #0x7c
  40be70:	b.ne	40bea4 <ferror@plt+0xa8c4>  // b.any
  40be74:	ldr	x1, [x19, #16]
  40be78:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40be7c:	mov	w0, #0x28                  	// #40
  40be80:	add	x2, x2, #0xa01
  40be84:	bl	402510 <ferror@plt+0xf30>
  40be88:	mov	w20, w0
  40be8c:	cbnz	w0, 40bb70 <ferror@plt+0xa590>
  40be90:	ldr	x0, [x19, #8]
  40be94:	add	x0, x0, #0x1
  40be98:	str	x0, [x19, #8]
  40be9c:	mov	w0, #0x16                  	// #22
  40bea0:	b	40bbd8 <ferror@plt+0xa5f8>
  40bea4:	mov	w1, #0x7c                  	// #124
  40bea8:	b	40ba24 <ferror@plt+0xa444>
  40beac:	mov	w0, #0x16                  	// #22
  40beb0:	str	x1, [x19, #8]
  40beb4:	ldr	x1, [x19, #16]
  40beb8:	b	40bce8 <ferror@plt+0xa708>
  40bebc:	mov	x1, #0x7fffc00000000000    	// #9223301668110598144
  40bec0:	cmp	w0, #0x3f
  40bec4:	movk	x1, #0x43
  40bec8:	lsr	x1, x1, x0
  40becc:	mvn	x1, x1
  40bed0:	and	w1, w1, #0x1
  40bed4:	csinc	w0, w1, wzr, cc  // cc = lo, ul, last
  40bed8:	eor	w0, w0, #0x1
  40bedc:	ret
  40bee0:	stp	x29, x30, [sp, #-32]!
  40bee4:	mov	x1, #0x0                   	// #0
  40bee8:	mov	x29, sp
  40beec:	stp	x19, x20, [sp, #16]
  40bef0:	add	x19, x0, #0x78
  40bef4:	ldr	x20, [x0, #288]
  40bef8:	mov	x0, x19
  40befc:	bl	401c40 <ferror@plt+0x660>
  40bf00:	ldr	x1, [x0, #8]
  40bf04:	add	x0, x20, #0x28
  40bf08:	bl	401c30 <ferror@plt+0x650>
  40bf0c:	ldr	x1, [x20, #8]
  40bf10:	str	x1, [x0]
  40bf14:	mov	x0, x19
  40bf18:	mov	x1, #0x1                   	// #1
  40bf1c:	ldp	x19, x20, [sp, #16]
  40bf20:	ldp	x29, x30, [sp], #32
  40bf24:	b	401934 <ferror@plt+0x354>
  40bf28:	stp	x29, x30, [sp, #-48]!
  40bf2c:	mov	x29, sp
  40bf30:	str	x19, [sp, #16]
  40bf34:	add	x19, x0, #0x50
  40bf38:	strh	w1, [sp, #46]
  40bf3c:	mov	x1, #0x0                   	// #0
  40bf40:	mov	x0, x19
  40bf44:	bl	401c40 <ferror@plt+0x660>
  40bf48:	ldrh	w1, [x0]
  40bf4c:	mov	w0, #0x14                  	// #20
  40bf50:	and	w1, w1, w0
  40bf54:	ldrh	w0, [sp, #46]
  40bf58:	orr	w1, w1, w0
  40bf5c:	mov	x0, x19
  40bf60:	orr	w1, w1, #0x8
  40bf64:	strh	w1, [sp, #46]
  40bf68:	add	x1, sp, #0x2e
  40bf6c:	bl	4019f4 <ferror@plt+0x414>
  40bf70:	ldr	x19, [sp, #16]
  40bf74:	ldp	x29, x30, [sp], #48
  40bf78:	ret
  40bf7c:	stp	x29, x30, [sp, #-64]!
  40bf80:	and	x2, x2, #0xff
  40bf84:	mov	x29, sp
  40bf88:	str	x19, [sp, #16]
  40bf8c:	mov	x19, x0
  40bf90:	add	x0, x0, #0x78
  40bf94:	stp	x2, x1, [sp, #40]
  40bf98:	add	x1, sp, #0x28
  40bf9c:	str	xzr, [sp, #56]
  40bfa0:	bl	4019f4 <ferror@plt+0x414>
  40bfa4:	ldr	x0, [x19, #288]
  40bfa8:	mov	x1, #0xffffffffffffffff    	// #-1
  40bfac:	str	x1, [sp, #32]
  40bfb0:	add	x1, sp, #0x20
  40bfb4:	add	x0, x0, #0x28
  40bfb8:	bl	4019f4 <ferror@plt+0x414>
  40bfbc:	ldr	x19, [sp, #16]
  40bfc0:	ldp	x29, x30, [sp], #64
  40bfc4:	ret
  40bfc8:	stp	x29, x30, [sp, #-96]!
  40bfcc:	mov	x29, sp
  40bfd0:	stp	x21, x22, [sp, #32]
  40bfd4:	adrp	x22, 410000 <ferror@plt+0xea20>
  40bfd8:	add	x22, x22, #0x708
  40bfdc:	str	w1, [sp, #92]
  40bfe0:	sub	w1, w1, #0x2
  40bfe4:	stp	x23, x24, [sp, #48]
  40bfe8:	mov	x21, x3
  40bfec:	mov	x24, x2
  40bff0:	ldrb	w23, [x22, x1]
  40bff4:	stp	x19, x20, [sp, #16]
  40bff8:	mov	x20, x0
  40bffc:	stp	x25, x26, [sp, #64]
  40c000:	and	w25, w23, #0x7f
  40c004:	add	x26, x0, #0xc8
  40c008:	sxtb	w23, w23
  40c00c:	ldr	x0, [x20, #208]
  40c010:	cmp	x0, x24
  40c014:	b.ls	40c030 <ferror@plt+0xaa50>  // b.plast
  40c018:	mov	x0, x26
  40c01c:	mov	x1, #0x0                   	// #0
  40c020:	bl	401c40 <ferror@plt+0x660>
  40c024:	ldr	w19, [x0]
  40c028:	cmp	w19, #0x24
  40c02c:	b.ne	40c054 <ferror@plt+0xaa74>  // b.any
  40c030:	add	x1, sp, #0x5c
  40c034:	mov	x0, x26
  40c038:	bl	4019f4 <ferror@plt+0x414>
  40c03c:	ldp	x19, x20, [sp, #16]
  40c040:	ldp	x21, x22, [sp, #32]
  40c044:	ldp	x23, x24, [sp, #48]
  40c048:	ldp	x25, x26, [sp, #64]
  40c04c:	ldp	x29, x30, [sp], #96
  40c050:	ret
  40c054:	sub	w0, w19, #0x2
  40c058:	ldrb	w0, [x22, x0]
  40c05c:	and	w0, w0, #0x7f
  40c060:	cmp	w25, w0
  40c064:	b.hi	40c074 <ferror@plt+0xaa94>  // b.pmore
  40c068:	cmp	w23, #0x0
  40c06c:	ccmp	w25, w0, #0x0, lt  // lt = tstop
  40c070:	b.ne	40c030 <ferror@plt+0xaa50>  // b.any
  40c074:	ldr	x0, [x20, #288]
  40c078:	mov	w1, w19
  40c07c:	sub	w19, w19, #0x4
  40c080:	bl	401a00 <ferror@plt+0x420>
  40c084:	mov	x0, x26
  40c088:	mov	x1, #0x1                   	// #1
  40c08c:	bl	401934 <ferror@plt+0x354>
  40c090:	ldr	x0, [x21]
  40c094:	cmp	w19, #0x1
  40c098:	cset	x1, hi  // hi = pmore
  40c09c:	sub	x0, x0, x1
  40c0a0:	str	x0, [x21]
  40c0a4:	b	40c00c <ferror@plt+0xaa2c>
  40c0a8:	stp	x29, x30, [sp, #-48]!
  40c0ac:	mov	x29, sp
  40c0b0:	stp	x19, x20, [sp, #16]
  40c0b4:	mov	x19, x0
  40c0b8:	ldr	w0, [x0, #32]
  40c0bc:	stp	x21, x22, [sp, #32]
  40c0c0:	and	w1, w0, #0xfffffff7
  40c0c4:	cmp	w1, #0x22
  40c0c8:	b.ne	40c0e0 <ferror@plt+0xab00>  // b.any
  40c0cc:	mov	w0, #0x1                   	// #1
  40c0d0:	ldp	x19, x20, [sp, #16]
  40c0d4:	ldp	x21, x22, [sp, #32]
  40c0d8:	ldp	x29, x30, [sp], #48
  40c0dc:	ret
  40c0e0:	cbz	w0, 40c0cc <ferror@plt+0xaaec>
  40c0e4:	cmp	w0, #0x46
  40c0e8:	b.ne	40c148 <ferror@plt+0xab68>  // b.any
  40c0ec:	add	x22, x19, #0x50
  40c0f0:	mov	w2, #0x80                  	// #128
  40c0f4:	mov	x20, #0x0                   	// #0
  40c0f8:	mov	w21, #0xa0                  	// #160
  40c0fc:	b	40c104 <ferror@plt+0xab24>
  40c100:	add	x20, x20, #0x1
  40c104:	ldr	x0, [x19, #88]
  40c108:	cmp	x0, x20
  40c10c:	b.hi	40c118 <ferror@plt+0xab38>  // b.pmore
  40c110:	ubfx	x0, x2, #6, #1
  40c114:	b	40c0d0 <ferror@plt+0xaaf0>
  40c118:	tst	w2, w21
  40c11c:	b.eq	40c110 <ferror@plt+0xab30>  // b.none
  40c120:	mov	x1, x20
  40c124:	mov	x0, x22
  40c128:	bl	401c40 <ferror@plt+0x660>
  40c12c:	ldrh	w2, [x0]
  40c130:	tbz	w2, #0, 40c100 <ferror@plt+0xab20>
  40c134:	ldr	w0, [x19, #36]
  40c138:	cmp	w0, #0x2b
  40c13c:	b.eq	40c100 <ferror@plt+0xab20>  // b.none
  40c140:	mov	w0, #0x0                   	// #0
  40c144:	b	40c0d0 <ferror@plt+0xaaf0>
  40c148:	cmp	w0, #0x2b
  40c14c:	b.ne	40c140 <ferror@plt+0xab60>  // b.any
  40c150:	add	x21, x19, #0x50
  40c154:	mov	x20, #0x0                   	// #0
  40c158:	b	40c174 <ferror@plt+0xab94>
  40c15c:	mov	x1, x20
  40c160:	mov	x0, x21
  40c164:	bl	401c40 <ferror@plt+0x660>
  40c168:	ldrb	w0, [x0]
  40c16c:	add	x20, x20, #0x1
  40c170:	tbnz	w0, #0, 40c0cc <ferror@plt+0xaaec>
  40c174:	ldr	x0, [x19, #88]
  40c178:	cmp	x0, x20
  40c17c:	b.hi	40c15c <ferror@plt+0xab7c>  // b.pmore
  40c180:	b	40c140 <ferror@plt+0xab60>
  40c184:	stp	x29, x30, [sp, #-64]!
  40c188:	mov	x29, sp
  40c18c:	stp	x19, x20, [sp, #16]
  40c190:	mov	x19, x0
  40c194:	stp	x21, x22, [sp, #32]
  40c198:	stp	x23, x24, [sp, #48]
  40c19c:	bl	4022d8 <ferror@plt+0xcf8>
  40c1a0:	mov	w20, w0
  40c1a4:	cbnz	w0, 40c2ac <ferror@plt+0xaccc>
  40c1a8:	ldr	w22, [x19, #32]
  40c1ac:	add	x23, x19, #0xf0
  40c1b0:	mov	w24, #0x0                   	// #0
  40c1b4:	strb	wzr, [x19, #304]
  40c1b8:	ldr	w0, [x19, #32]
  40c1bc:	cmp	w0, #0x2d
  40c1c0:	b.eq	40c1dc <ferror@plt+0xabfc>  // b.none
  40c1c4:	cbnz	w24, 40c220 <ferror@plt+0xac40>
  40c1c8:	cmp	w22, #0x2d
  40c1cc:	b.eq	40c28c <ferror@plt+0xacac>  // b.none
  40c1d0:	mov	w0, #0x1e                  	// #30
  40c1d4:	ldr	x1, [x19, #16]
  40c1d8:	b	40c228 <ferror@plt+0xac48>
  40c1dc:	ldp	x2, x1, [x19, #40]
  40c1e0:	mov	x0, x23
  40c1e4:	sub	x1, x1, #0x1
  40c1e8:	bl	401a90 <ferror@plt+0x4b0>
  40c1ec:	mov	x0, x19
  40c1f0:	bl	4022d8 <ferror@plt+0xcf8>
  40c1f4:	mov	w21, w0
  40c1f8:	cbnz	w0, 40c2a8 <ferror@plt+0xacc8>
  40c1fc:	ldr	w0, [x19, #32]
  40c200:	cmp	w0, #0x26
  40c204:	b.ne	40c24c <ferror@plt+0xac6c>  // b.any
  40c208:	mov	x0, x19
  40c20c:	bl	4022d8 <ferror@plt+0xcf8>
  40c210:	cbnz	w0, 40c274 <ferror@plt+0xac94>
  40c214:	ldr	w0, [x19, #32]
  40c218:	cmp	w0, #0x28
  40c21c:	b.eq	40c23c <ferror@plt+0xac5c>  // b.none
  40c220:	ldr	x1, [x19, #16]
  40c224:	mov	w0, #0x1c                  	// #28
  40c228:	ldp	x19, x20, [sp, #16]
  40c22c:	ldp	x21, x22, [sp, #32]
  40c230:	ldp	x23, x24, [sp, #48]
  40c234:	ldp	x29, x30, [sp], #64
  40c238:	b	402510 <ferror@plt+0xf30>
  40c23c:	mov	x0, x19
  40c240:	bl	4022d8 <ferror@plt+0xcf8>
  40c244:	cbnz	w0, 40c274 <ferror@plt+0xac94>
  40c248:	mov	w21, #0x1                   	// #1
  40c24c:	ldr	w0, [x19, #32]
  40c250:	cmp	w0, #0x27
  40c254:	cset	w24, eq  // eq = none
  40c258:	b.eq	40c27c <ferror@plt+0xac9c>  // b.none
  40c25c:	ldp	x1, x0, [x19, #280]
  40c260:	mov	w3, w21
  40c264:	ldr	x4, [x19, #16]
  40c268:	ldr	x2, [x19, #240]
  40c26c:	bl	40ac10 <ferror@plt+0x9630>
  40c270:	cbz	w0, 40c1b8 <ferror@plt+0xabd8>
  40c274:	mov	w20, w0
  40c278:	b	40c2ac <ferror@plt+0xaccc>
  40c27c:	mov	x0, x19
  40c280:	bl	4022d8 <ferror@plt+0xcf8>
  40c284:	cbz	w0, 40c25c <ferror@plt+0xac7c>
  40c288:	b	40c274 <ferror@plt+0xac94>
  40c28c:	mov	x0, x19
  40c290:	bl	40c0a8 <ferror@plt+0xaac8>
  40c294:	tst	w0, #0xff
  40c298:	b.ne	40c2ac <ferror@plt+0xaccc>  // b.any
  40c29c:	mov	w0, #0x18                  	// #24
  40c2a0:	ldr	x1, [x19, #16]
  40c2a4:	b	40c228 <ferror@plt+0xac48>
  40c2a8:	mov	w20, w0
  40c2ac:	mov	w0, w20
  40c2b0:	ldp	x19, x20, [sp, #16]
  40c2b4:	ldp	x21, x22, [sp, #32]
  40c2b8:	ldp	x23, x24, [sp, #48]
  40c2bc:	ldp	x29, x30, [sp], #64
  40c2c0:	ret
  40c2c4:	stp	x29, x30, [sp, #-32]!
  40c2c8:	mov	x1, #0x0                   	// #0
  40c2cc:	mov	x29, sp
  40c2d0:	str	x19, [sp, #16]
  40c2d4:	mov	x19, x0
  40c2d8:	add	x0, x0, #0x50
  40c2dc:	bl	401c40 <ferror@plt+0x660>
  40c2e0:	ldrh	w1, [x0]
  40c2e4:	and	w1, w1, #0xfffffeff
  40c2e8:	strh	w1, [x0]
  40c2ec:	mov	x0, x19
  40c2f0:	ldr	x19, [sp, #16]
  40c2f4:	ldp	x29, x30, [sp], #32
  40c2f8:	b	40bee0 <ferror@plt+0xa900>
  40c2fc:	stp	x29, x30, [sp, #-32]!
  40c300:	mov	x1, #0x0                   	// #0
  40c304:	mov	x29, sp
  40c308:	stp	x19, x20, [sp, #16]
  40c30c:	mov	x19, x0
  40c310:	ldr	x0, [x0, #288]
  40c314:	ldr	x20, [x0, #48]
  40c318:	add	x0, x19, #0x50
  40c31c:	bl	401c40 <ferror@plt+0x660>
  40c320:	ldrh	w0, [x0]
  40c324:	tbnz	w0, #8, 40c33c <ferror@plt+0xad5c>
  40c328:	ldr	x1, [x19, #16]
  40c32c:	mov	w0, #0x18                  	// #24
  40c330:	ldp	x19, x20, [sp, #16]
  40c334:	ldp	x29, x30, [sp], #32
  40c338:	b	402510 <ferror@plt+0xf30>
  40c33c:	ldr	x0, [x19, #288]
  40c340:	mov	w1, #0x43                  	// #67
  40c344:	bl	401a00 <ferror@plt+0x420>
  40c348:	ldr	x0, [x19, #288]
  40c34c:	mov	x1, x20
  40c350:	bl	401a1c <ferror@plt+0x43c>
  40c354:	mov	x0, x19
  40c358:	bl	40c2c4 <ferror@plt+0xace4>
  40c35c:	mov	w2, #0x0                   	// #0
  40c360:	mov	x1, x20
  40c364:	mov	x0, x19
  40c368:	bl	40bf7c <ferror@plt+0xa99c>
  40c36c:	mov	x0, x19
  40c370:	mov	w1, #0x80                  	// #128
  40c374:	bl	40bf28 <ferror@plt+0xa948>
  40c378:	mov	x0, x19
  40c37c:	ldp	x19, x20, [sp, #16]
  40c380:	ldp	x29, x30, [sp], #32
  40c384:	b	4022d8 <ferror@plt+0xcf8>
  40c388:	stp	x29, x30, [sp, #-96]!
  40c38c:	mov	x29, sp
  40c390:	stp	x21, x22, [sp, #32]
  40c394:	and	w22, w1, #0xff
  40c398:	ldr	x1, [x0, #88]
  40c39c:	stp	x19, x20, [sp, #16]
  40c3a0:	mov	x19, x0
  40c3a4:	stp	x23, x24, [sp, #48]
  40c3a8:	cmp	x1, #0x1
  40c3ac:	stp	x25, x26, [sp, #64]
  40c3b0:	str	x27, [sp, #80]
  40c3b4:	b.hi	40c3dc <ferror@plt+0xadfc>  // b.pmore
  40c3b8:	ldr	x1, [x19, #16]
  40c3bc:	mov	w0, #0x18                  	// #24
  40c3c0:	ldp	x19, x20, [sp, #16]
  40c3c4:	ldp	x21, x22, [sp, #32]
  40c3c8:	ldp	x23, x24, [sp, #48]
  40c3cc:	ldp	x25, x26, [sp, #64]
  40c3d0:	ldr	x27, [sp, #80]
  40c3d4:	ldp	x29, x30, [sp], #96
  40c3d8:	b	402510 <ferror@plt+0xf30>
  40c3dc:	cbz	w22, 40c3fc <ferror@plt+0xae1c>
  40c3e0:	bl	4022d8 <ferror@plt+0xcf8>
  40c3e4:	mov	w21, w0
  40c3e8:	cbnz	w0, 40c650 <ferror@plt+0xb070>
  40c3ec:	mov	x0, x19
  40c3f0:	bl	40c0a8 <ferror@plt+0xaac8>
  40c3f4:	tst	w0, #0xff
  40c3f8:	b.eq	40c3b8 <ferror@plt+0xadd8>  // b.none
  40c3fc:	add	x20, x19, #0x50
  40c400:	mov	x1, #0x0                   	// #0
  40c404:	mov	x0, x20
  40c408:	bl	401c40 <ferror@plt+0x660>
  40c40c:	ldrb	w23, [x0]
  40c410:	add	x24, x19, #0xa0
  40c414:	mov	w21, #0x0                   	// #0
  40c418:	adrp	x25, 429000 <ferror@plt+0x27a20>
  40c41c:	and	w23, w23, #0x1
  40c420:	eor	w0, w22, #0x1
  40c424:	tst	w23, w0
  40c428:	ldr	x27, [x19, #88]
  40c42c:	b.ne	40c3b8 <ferror@plt+0xadd8>  // b.any
  40c430:	mov	x1, #0x0                   	// #0
  40c434:	mov	x0, x20
  40c438:	bl	401c40 <ferror@plt+0x660>
  40c43c:	ldrh	w0, [x0]
  40c440:	mov	x1, #0x0                   	// #0
  40c444:	tbnz	w0, #5, 40c670 <ferror@plt+0xb090>
  40c448:	mov	x0, x20
  40c44c:	bl	401c40 <ferror@plt+0x660>
  40c450:	ldrh	w0, [x0]
  40c454:	tbz	w0, #7, 40c478 <ferror@plt+0xae98>
  40c458:	mov	x0, x19
  40c45c:	bl	40bee0 <ferror@plt+0xa900>
  40c460:	mov	x0, x20
  40c464:	mov	x1, #0x1                   	// #1
  40c468:	bl	401934 <ferror@plt+0x354>
  40c46c:	b	40c4dc <ferror@plt+0xaefc>
  40c470:	mov	w23, #0x0                   	// #0
  40c474:	b	40c420 <ferror@plt+0xae40>
  40c478:	mov	x0, x20
  40c47c:	mov	x1, #0x0                   	// #0
  40c480:	bl	401c40 <ferror@plt+0x660>
  40c484:	ldrh	w0, [x0]
  40c488:	tbz	w0, #1, 40c4b4 <ferror@plt+0xaed4>
  40c48c:	ldr	x0, [x19, #288]
  40c490:	ldrb	w1, [x0, #216]
  40c494:	cmp	w1, #0x0
  40c498:	cset	w1, ne  // ne = any
  40c49c:	add	w1, w1, #0x47
  40c4a0:	bl	401a00 <ferror@plt+0x420>
  40c4a4:	mov	x0, x19
  40c4a8:	mov	x1, #0x0                   	// #0
  40c4ac:	bl	403610 <ferror@plt+0x2030>
  40c4b0:	b	40c460 <ferror@plt+0xae80>
  40c4b4:	mov	x0, x20
  40c4b8:	mov	x1, #0x0                   	// #0
  40c4bc:	bl	401c40 <ferror@plt+0x660>
  40c4c0:	ldrh	w0, [x0]
  40c4c4:	tbz	w0, #0, 40c4dc <ferror@plt+0xaefc>
  40c4c8:	mov	x0, x20
  40c4cc:	mov	x1, #0x0                   	// #0
  40c4d0:	bl	401c40 <ferror@plt+0x660>
  40c4d4:	ldrh	w0, [x0]
  40c4d8:	tbz	w0, #6, 40c460 <ferror@plt+0xae80>
  40c4dc:	mov	x0, x20
  40c4e0:	mov	x1, #0x0                   	// #0
  40c4e4:	bl	401c40 <ferror@plt+0x660>
  40c4e8:	ldrh	w0, [x0]
  40c4ec:	tbz	w0, #6, 40c510 <ferror@plt+0xaf30>
  40c4f0:	ldr	x0, [x19, #88]
  40c4f4:	cmp	x27, x0
  40c4f8:	b.eq	40c528 <ferror@plt+0xaf48>  // b.none
  40c4fc:	mov	x0, x20
  40c500:	mov	x1, #0x0                   	// #0
  40c504:	bl	401c40 <ferror@plt+0x660>
  40c508:	ldrh	w0, [x0]
  40c50c:	tbz	w0, #0, 40c528 <ferror@plt+0xaf48>
  40c510:	mov	w0, #0x0                   	// #0
  40c514:	b	40c580 <ferror@plt+0xafa0>
  40c518:	mov	x0, x19
  40c51c:	bl	4022d8 <ferror@plt+0xcf8>
  40c520:	mov	w21, w0
  40c524:	cbnz	w0, 40c650 <ferror@plt+0xb070>
  40c528:	ldr	w0, [x19, #32]
  40c52c:	cmp	w0, #0x22
  40c530:	b.eq	40c518 <ferror@plt+0xaf38>  // b.none
  40c534:	mov	x0, x20
  40c538:	mov	x1, #0x1                   	// #1
  40c53c:	bl	401934 <ferror@plt+0x354>
  40c540:	ldr	x0, [x25, #592]
  40c544:	ldrh	w0, [x0, #1138]
  40c548:	tbnz	w0, #2, 40c600 <ferror@plt+0xb020>
  40c54c:	mov	x1, #0x0                   	// #0
  40c550:	mov	x0, x20
  40c554:	bl	401c40 <ferror@plt+0x660>
  40c558:	ldrh	w1, [x0]
  40c55c:	orr	w1, w1, #0x100
  40c560:	strh	w1, [x0]
  40c564:	ldr	w0, [x19, #32]
  40c568:	cmp	w0, #0x46
  40c56c:	b.ne	40c5e4 <ferror@plt+0xb004>  // b.any
  40c570:	mov	x0, x19
  40c574:	bl	40c2fc <ferror@plt+0xad1c>
  40c578:	mov	w21, w0
  40c57c:	mov	w0, #0x1                   	// #1
  40c580:	ldr	x1, [x19, #88]
  40c584:	cmp	w22, #0x0
  40c588:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  40c58c:	csel	w22, w22, wzr, eq  // eq = none
  40c590:	cmp	x1, #0x1
  40c594:	b.ls	40c5c8 <ferror@plt+0xafe8>  // b.plast
  40c598:	cbnz	w0, 40c610 <ferror@plt+0xb030>
  40c59c:	mov	x0, x20
  40c5a0:	mov	x1, #0x0                   	// #0
  40c5a4:	bl	401c40 <ferror@plt+0x660>
  40c5a8:	ldrh	w0, [x0]
  40c5ac:	tbz	w0, #8, 40c5b4 <ferror@plt+0xafd4>
  40c5b0:	cbz	w22, 40c6a4 <ferror@plt+0xb0c4>
  40c5b4:	mov	x0, x20
  40c5b8:	mov	x1, #0x0                   	// #0
  40c5bc:	bl	401c40 <ferror@plt+0x660>
  40c5c0:	ldrh	w0, [x0]
  40c5c4:	tbz	w0, #0, 40c470 <ferror@plt+0xae90>
  40c5c8:	cbnz	w21, 40c610 <ferror@plt+0xb030>
  40c5cc:	ldr	x0, [x19, #88]
  40c5d0:	cmp	x0, #0x1
  40c5d4:	b.ne	40c60c <ferror@plt+0xb02c>  // b.any
  40c5d8:	cbnz	w22, 40c3b8 <ferror@plt+0xadd8>
  40c5dc:	mov	w21, #0x0                   	// #0
  40c5e0:	b	40c650 <ferror@plt+0xb070>
  40c5e4:	cbnz	w23, 40c510 <ferror@plt+0xaf30>
  40c5e8:	mov	x0, x20
  40c5ec:	mov	x1, #0x0                   	// #0
  40c5f0:	bl	401c40 <ferror@plt+0x660>
  40c5f4:	ldrh	w0, [x0]
  40c5f8:	tbz	w0, #8, 40c600 <ferror@plt+0xb020>
  40c5fc:	cbz	w22, 40c510 <ferror@plt+0xaf30>
  40c600:	mov	x0, x19
  40c604:	bl	40c2c4 <ferror@plt+0xace4>
  40c608:	b	40c510 <ferror@plt+0xaf30>
  40c60c:	mov	w21, #0x0                   	// #0
  40c610:	cbz	w22, 40c650 <ferror@plt+0xb070>
  40c614:	mov	x0, x20
  40c618:	mov	x1, #0x0                   	// #0
  40c61c:	bl	401c40 <ferror@plt+0x660>
  40c620:	ldrh	w0, [x0]
  40c624:	tbz	w0, #0, 40c650 <ferror@plt+0xb070>
  40c628:	mov	x1, #0x0                   	// #0
  40c62c:	mov	x0, x20
  40c630:	bl	401c40 <ferror@plt+0x660>
  40c634:	ldrh	w0, [x0]
  40c638:	mov	w1, #0x1e2                 	// #482
  40c63c:	tst	w1, w0
  40c640:	b.ne	40c650 <ferror@plt+0xb070>  // b.any
  40c644:	mov	x0, x20
  40c648:	mov	x1, #0x1                   	// #1
  40c64c:	bl	401934 <ferror@plt+0x354>
  40c650:	mov	w0, w21
  40c654:	ldp	x19, x20, [sp, #16]
  40c658:	ldp	x21, x22, [sp, #32]
  40c65c:	ldp	x23, x24, [sp, #48]
  40c660:	ldp	x25, x26, [sp, #64]
  40c664:	ldr	x27, [sp, #80]
  40c668:	ldp	x29, x30, [sp], #96
  40c66c:	ret
  40c670:	mov	x0, x24
  40c674:	bl	401c40 <ferror@plt+0x660>
  40c678:	mov	x26, x0
  40c67c:	mov	w1, #0x43                  	// #67
  40c680:	ldr	x0, [x19, #288]
  40c684:	bl	401a00 <ferror@plt+0x420>
  40c688:	ldr	x1, [x26]
  40c68c:	ldr	x0, [x19, #288]
  40c690:	bl	401a1c <ferror@plt+0x43c>
  40c694:	mov	x0, x24
  40c698:	mov	x1, #0x1                   	// #1
  40c69c:	bl	401934 <ferror@plt+0x354>
  40c6a0:	b	40c458 <ferror@plt+0xae78>
  40c6a4:	cbnz	w21, 40c650 <ferror@plt+0xb070>
  40c6a8:	b	40c5cc <ferror@plt+0xafec>
  40c6ac:	stp	x29, x30, [sp, #-48]!
  40c6b0:	mov	x29, sp
  40c6b4:	str	x19, [sp, #16]
  40c6b8:	mov	x19, x0
  40c6bc:	bl	40c9bc <ferror@plt+0xb3dc>
  40c6c0:	cmp	w0, #0x6
  40c6c4:	b.ne	40c6dc <ferror@plt+0xb0fc>  // b.any
  40c6c8:	ldr	x1, [x19, #16]
  40c6cc:	mov	w0, #0x1a                  	// #26
  40c6d0:	ldr	x19, [sp, #16]
  40c6d4:	ldp	x29, x30, [sp], #48
  40c6d8:	b	402510 <ferror@plt+0xf30>
  40c6dc:	ldr	x19, [sp, #16]
  40c6e0:	ldp	x29, x30, [sp], #48
  40c6e4:	ret
  40c6e8:	stp	x29, x30, [sp, #-96]!
  40c6ec:	mov	x29, sp
  40c6f0:	stp	x21, x22, [sp, #32]
  40c6f4:	mov	x21, x0
  40c6f8:	and	w22, w3, #0xff
  40c6fc:	ldr	x0, [x0, #40]
  40c700:	stp	x19, x20, [sp, #16]
  40c704:	stp	x23, x24, [sp, #48]
  40c708:	mov	x23, x1
  40c70c:	mov	x24, x2
  40c710:	str	x25, [sp, #64]
  40c714:	bl	4027dc <ferror@plt+0x11fc>
  40c718:	mov	x20, x0
  40c71c:	mov	x0, x21
  40c720:	bl	4022d8 <ferror@plt+0xcf8>
  40c724:	mov	w19, w0
  40c728:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c72c:	ldr	w0, [x21, #32]
  40c730:	cmp	w0, #0x26
  40c734:	b.ne	40c820 <ferror@plt+0xb240>  // b.any
  40c738:	mov	x0, x21
  40c73c:	bl	4022d8 <ferror@plt+0xcf8>
  40c740:	mov	w19, w0
  40c744:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c748:	ldr	w0, [x21, #32]
  40c74c:	cmp	w0, #0x28
  40c750:	b.ne	40c7b0 <ferror@plt+0xb1d0>  // b.any
  40c754:	tbnz	w22, #4, 40c774 <ferror@plt+0xb194>
  40c758:	ldr	x1, [x21, #16]
  40c75c:	mov	w0, #0x19                  	// #25
  40c760:	bl	402510 <ferror@plt+0xf30>
  40c764:	mov	w19, w0
  40c768:	mov	x0, x20
  40c76c:	bl	4014c0 <free@plt>
  40c770:	b	40c8d8 <ferror@plt+0xb2f8>
  40c774:	mov	w0, #0x31                  	// #49
  40c778:	str	w0, [x23]
  40c77c:	strb	wzr, [x24]
  40c780:	mov	x0, x21
  40c784:	bl	4022d8 <ferror@plt+0xcf8>
  40c788:	mov	w19, w0
  40c78c:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c790:	ldrb	w1, [x23]
  40c794:	ldr	x0, [x21, #288]
  40c798:	bl	401a00 <ferror@plt+0x420>
  40c79c:	mov	w2, #0x0                   	// #0
  40c7a0:	mov	x1, x20
  40c7a4:	mov	x0, x21
  40c7a8:	bl	403640 <ferror@plt+0x2060>
  40c7ac:	b	40c768 <ferror@plt+0xb188>
  40c7b0:	adrp	x2, 410000 <ferror@plt+0xea20>
  40c7b4:	add	x0, x2, #0x6ef
  40c7b8:	and	w1, w22, #0xfc
  40c7bc:	ldrb	w2, [x2, #1775]
  40c7c0:	orr	w1, w1, #0x20
  40c7c4:	ldrb	w3, [x0, #1]
  40c7c8:	orr	x3, x2, x3, lsl #8
  40c7cc:	ldrb	w2, [x0, #2]
  40c7d0:	orr	x3, x3, x2, lsl #16
  40c7d4:	ldrb	w2, [x0, #3]
  40c7d8:	ldrb	w0, [x0, #4]
  40c7dc:	orr	x2, x3, x2, lsl #24
  40c7e0:	orr	x2, x2, x0, lsl #32
  40c7e4:	mov	x0, x21
  40c7e8:	bl	40c6ac <ferror@plt+0xb0cc>
  40c7ec:	mov	w19, w0
  40c7f0:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c7f4:	ldr	w0, [x21, #32]
  40c7f8:	cmp	w0, #0x28
  40c7fc:	b.eq	40c80c <ferror@plt+0xb22c>  // b.none
  40c800:	mov	w0, #0x18                  	// #24
  40c804:	ldr	x1, [x21, #16]
  40c808:	b	40c760 <ferror@plt+0xb180>
  40c80c:	mov	w0, #0x30                  	// #48
  40c810:	str	w0, [x23]
  40c814:	mov	w0, #0x1                   	// #1
  40c818:	strb	w0, [x24]
  40c81c:	b	40c780 <ferror@plt+0xb1a0>
  40c820:	cmp	w0, #0x24
  40c824:	b.ne	40c99c <ferror@plt+0xb3bc>  // b.any
  40c828:	tbnz	w22, #2, 40c800 <ferror@plt+0xb220>
  40c82c:	mov	w0, #0x45                  	// #69
  40c830:	str	w0, [x23]
  40c834:	strb	wzr, [x24]
  40c838:	mov	x0, x21
  40c83c:	str	x20, [sp, #80]
  40c840:	bl	4022d8 <ferror@plt+0xcf8>
  40c844:	mov	w19, w0
  40c848:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c84c:	adrp	x23, 410000 <ferror@plt+0xea20>
  40c850:	add	x23, x23, #0x6fe
  40c854:	mov	x24, #0x0                   	// #0
  40c858:	mov	w25, #0x0                   	// #0
  40c85c:	ldr	w0, [x21, #32]
  40c860:	cmp	w0, #0x25
  40c864:	b.ne	40c8f4 <ferror@plt+0xb314>  // b.any
  40c868:	cbz	w25, 40c960 <ferror@plt+0xb380>
  40c86c:	ldr	x1, [x21, #16]
  40c870:	mov	w0, #0x18                  	// #24
  40c874:	bl	402510 <ferror@plt+0xf30>
  40c878:	mov	w19, w0
  40c87c:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c880:	ldr	x0, [x21, #280]
  40c884:	add	x1, sp, #0x50
  40c888:	add	x0, x0, #0x108
  40c88c:	bl	401d58 <ferror@plt+0x778>
  40c890:	mov	x19, x0
  40c894:	cmn	x0, #0x1
  40c898:	b.ne	40c97c <ferror@plt+0xb39c>  // b.any
  40c89c:	ldr	x0, [x21, #280]
  40c8a0:	mov	x1, x20
  40c8a4:	bl	409470 <ferror@plt+0x7e90>
  40c8a8:	mov	x19, x0
  40c8ac:	ldr	x1, [x21, #296]
  40c8b0:	ldr	x0, [x21, #280]
  40c8b4:	add	x0, x0, #0xe0
  40c8b8:	bl	401c30 <ferror@plt+0x650>
  40c8bc:	str	x0, [x21, #288]
  40c8c0:	ldr	x0, [x21, #288]
  40c8c4:	mov	x1, x19
  40c8c8:	bl	401a1c <ferror@plt+0x43c>
  40c8cc:	mov	x0, x21
  40c8d0:	bl	4022d8 <ferror@plt+0xcf8>
  40c8d4:	mov	w19, w0
  40c8d8:	mov	w0, w19
  40c8dc:	ldp	x19, x20, [sp, #16]
  40c8e0:	ldp	x21, x22, [sp, #32]
  40c8e4:	ldp	x23, x24, [sp, #48]
  40c8e8:	ldr	x25, [sp, #64]
  40c8ec:	ldp	x29, x30, [sp], #96
  40c8f0:	ret
  40c8f4:	ldrb	w1, [x23, #1]
  40c8f8:	and	w22, w22, #0xfc
  40c8fc:	ldrb	w0, [x23]
  40c900:	orr	w22, w22, #0x30
  40c904:	ldrb	w2, [x23, #2]
  40c908:	orr	x0, x0, x1, lsl #8
  40c90c:	mov	w1, w22
  40c910:	orr	x2, x0, x2, lsl #16
  40c914:	ldrb	w0, [x23, #3]
  40c918:	orr	x0, x2, x0, lsl #24
  40c91c:	ldrb	w2, [x23, #4]
  40c920:	orr	x2, x0, x2, lsl #32
  40c924:	mov	x0, x21
  40c928:	bl	40c6ac <ferror@plt+0xb0cc>
  40c92c:	mov	w19, w0
  40c930:	cbnz	w0, 40c768 <ferror@plt+0xb188>
  40c934:	ldr	w0, [x21, #32]
  40c938:	cmp	w0, #0x27
  40c93c:	cset	w25, eq  // eq = none
  40c940:	b.eq	40c94c <ferror@plt+0xb36c>  // b.none
  40c944:	add	x24, x24, #0x1
  40c948:	b	40c85c <ferror@plt+0xb27c>
  40c94c:	mov	x0, x21
  40c950:	bl	4022d8 <ferror@plt+0xcf8>
  40c954:	mov	w19, w0
  40c958:	cbz	w0, 40c944 <ferror@plt+0xb364>
  40c95c:	b	40c768 <ferror@plt+0xb188>
  40c960:	ldr	x0, [x21, #288]
  40c964:	mov	w1, #0x45                  	// #69
  40c968:	bl	401a00 <ferror@plt+0x420>
  40c96c:	ldr	x0, [x21, #288]
  40c970:	mov	x1, x24
  40c974:	bl	401a1c <ferror@plt+0x43c>
  40c978:	b	40c880 <ferror@plt+0xb2a0>
  40c97c:	mov	x0, x20
  40c980:	bl	4014c0 <free@plt>
  40c984:	ldr	x0, [x21, #280]
  40c988:	mov	x1, x19
  40c98c:	add	x0, x0, #0x108
  40c990:	bl	401c30 <ferror@plt+0x650>
  40c994:	ldr	x19, [x0, #8]
  40c998:	b	40c8c0 <ferror@plt+0xb2e0>
  40c99c:	ldr	x0, [x21, #288]
  40c9a0:	mov	w1, #0x2f                  	// #47
  40c9a4:	str	w1, [x23]
  40c9a8:	mov	w22, #0x1                   	// #1
  40c9ac:	strb	w22, [x24]
  40c9b0:	bl	401a00 <ferror@plt+0x420>
  40c9b4:	mov	w2, w22
  40c9b8:	b	40c7a0 <ferror@plt+0xb1c0>
  40c9bc:	stp	x29, x30, [sp, #-176]!
  40c9c0:	mov	x29, sp
  40c9c4:	stp	x19, x20, [sp, #16]
  40c9c8:	mov	x19, x0
  40c9cc:	and	w0, w2, #0xff
  40c9d0:	str	w0, [sp, #112]
  40c9d4:	mov	w0, #0x3f                  	// #63
  40c9d8:	str	w0, [sp, #156]
  40c9dc:	ldr	w0, [x19, #32]
  40c9e0:	str	w0, [sp, #108]
  40c9e4:	mov	w0, w0
  40c9e8:	stp	x21, x22, [sp, #32]
  40c9ec:	and	w22, w1, #0xff
  40c9f0:	stp	x23, x24, [sp, #48]
  40c9f4:	stp	x25, x26, [sp, #64]
  40c9f8:	stp	x27, x28, [sp, #80]
  40c9fc:	strb	wzr, [sp, #155]
  40ca00:	str	w0, [sp, #160]
  40ca04:	ands	w0, w1, #0x8
  40ca08:	str	w0, [sp, #116]
  40ca0c:	str	xzr, [sp, #168]
  40ca10:	ldr	x27, [x19, #208]
  40ca14:	str	x2, [sp, #136]
  40ca18:	b.eq	40cb30 <ferror@plt+0xb550>  // b.none
  40ca1c:	and	w0, w22, #0xfc
  40ca20:	str	w0, [sp, #120]
  40ca24:	orr	w0, w0, #0x20
  40ca28:	str	w0, [sp, #124]
  40ca2c:	and	w0, w22, #0xfc
  40ca30:	mov	w21, #0x0                   	// #0
  40ca34:	orr	w0, w0, #0x20
  40ca38:	mov	w25, #0x1                   	// #1
  40ca3c:	mov	w7, #0x0                   	// #0
  40ca40:	mov	w26, #0x0                   	// #0
  40ca44:	mov	w28, #0x0                   	// #0
  40ca48:	mov	w24, #0x0                   	// #0
  40ca4c:	mov	w23, #0x0                   	// #0
  40ca50:	str	wzr, [sp, #104]
  40ca54:	str	w0, [sp, #128]
  40ca58:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40ca5c:	ldr	x0, [x0, #592]
  40ca60:	ldr	w1, [x0, #1128]
  40ca64:	ldr	w8, [x0, #1132]
  40ca68:	cmp	w1, w8
  40ca6c:	b.ne	40d31c <ferror@plt+0xbd3c>  // b.any
  40ca70:	cmp	w23, #0x0
  40ca74:	eor	w3, w26, #0x1
  40ca78:	cset	w20, eq  // eq = none
  40ca7c:	ands	w20, w20, w3
  40ca80:	b.eq	40d31c <ferror@plt+0xbd3c>  // b.none
  40ca84:	ldr	w26, [sp, #160]
  40ca88:	adrp	x1, 410000 <ferror@plt+0xea20>
  40ca8c:	add	x1, x1, #0x728
  40ca90:	ubfx	x3, x26, #3, #5
  40ca94:	ldrb	w1, [x1, x3]
  40ca98:	mvn	w3, w26
  40ca9c:	and	w3, w3, #0x7
  40caa0:	asr	w1, w1, w3
  40caa4:	tbnz	w1, #0, 40cb44 <ferror@plt+0xb564>
  40caa8:	ldr	w0, [x0, #1128]
  40caac:	cmp	w8, w0
  40cab0:	b.ne	40d4e4 <ferror@plt+0xbf04>  // b.any
  40cab4:	add	x28, x19, #0xc8
  40cab8:	mov	w24, #0x0                   	// #0
  40cabc:	ldr	x0, [x19, #208]
  40cac0:	cmp	x0, x27
  40cac4:	b.hi	40d324 <ferror@plt+0xbd44>  // b.pmore
  40cac8:	ldr	x0, [sp, #168]
  40cacc:	cmp	x0, #0x1
  40cad0:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40cad4:	ldr	w2, [sp, #160]
  40cad8:	mov	x0, #0x0                   	// #0
  40cadc:	ldr	w3, [sp, #112]
  40cae0:	mov	w1, w0
  40cae4:	cmp	w3, w0
  40cae8:	b.ls	40d380 <ferror@plt+0xbda0>  // b.plast
  40caec:	add	x1, sp, #0x88
  40caf0:	add	x1, x0, x1
  40caf4:	add	x0, x0, #0x1
  40caf8:	ldrb	w1, [x1, #1]
  40cafc:	cmp	w1, w2
  40cb00:	b.ne	40cadc <ferror@plt+0xb4fc>  // b.any
  40cb04:	ldr	w0, [sp, #104]
  40cb08:	tbnz	w22, #0, 40d3b8 <ferror@plt+0xbdd8>
  40cb0c:	cbnz	w0, 40d3a0 <ferror@plt+0xbdc0>
  40cb10:	and	w25, w22, #0x2
  40cb14:	tbz	w22, #5, 40d3cc <ferror@plt+0xbdec>
  40cb18:	cbnz	w25, 40d420 <ferror@plt+0xbe40>
  40cb1c:	b	40d440 <ferror@plt+0xbe60>
  40cb20:	mov	x0, x19
  40cb24:	bl	4022d8 <ferror@plt+0xcf8>
  40cb28:	mov	w23, w0
  40cb2c:	cbnz	w0, 40cb7c <ferror@plt+0xb59c>
  40cb30:	ldr	w0, [x19, #32]
  40cb34:	str	w0, [sp, #160]
  40cb38:	cmp	w0, #0x22
  40cb3c:	b.eq	40cb20 <ferror@plt+0xb540>  // b.none
  40cb40:	b	40ca1c <ferror@plt+0xb43c>
  40cb44:	sub	w1, w26, #0x2
  40cb48:	cmp	w1, #0x43
  40cb4c:	b.hi	40d304 <ferror@plt+0xbd24>  // b.pmore
  40cb50:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40cb54:	add	x0, x0, #0xac0
  40cb58:	ldrh	w0, [x0, w1, uxtw #1]
  40cb5c:	adr	x1, 40cb68 <ferror@plt+0xb588>
  40cb60:	add	x0, x1, w0, sxth #2
  40cb64:	br	x0
  40cb68:	cbz	w21, 40cb9c <ferror@plt+0xb5bc>
  40cb6c:	ldr	x1, [x19, #16]
  40cb70:	mov	w0, #0x1d                  	// #29
  40cb74:	bl	402510 <ferror@plt+0xf30>
  40cb78:	mov	w23, w0
  40cb7c:	mov	w0, w23
  40cb80:	ldp	x19, x20, [sp, #16]
  40cb84:	ldp	x21, x22, [sp, #32]
  40cb88:	ldp	x23, x24, [sp, #48]
  40cb8c:	ldp	x25, x26, [sp, #64]
  40cb90:	ldp	x27, x28, [sp, #80]
  40cb94:	ldp	x29, x30, [sp], #176
  40cb98:	ret
  40cb9c:	ldr	w0, [x19, #36]
  40cba0:	sub	w1, w0, #0x2
  40cba4:	cmp	w1, #0x1
  40cba8:	cset	w2, ls  // ls = plast
  40cbac:	cmp	w0, #0x25
  40cbb0:	csinc	w25, w2, wzr, ne  // ne = any
  40cbb4:	cbz	w25, 40cc04 <ferror@plt+0xb624>
  40cbb8:	ldr	x1, [x19, #16]
  40cbbc:	mov	w0, #0x1d                  	// #29
  40cbc0:	mov	w21, w25
  40cbc4:	mov	w20, #0x0                   	// #0
  40cbc8:	mov	w26, #0x0                   	// #0
  40cbcc:	mov	w28, #0x0                   	// #0
  40cbd0:	bl	402510 <ferror@plt+0xf30>
  40cbd4:	mov	w23, w0
  40cbd8:	mov	w25, #0x0                   	// #0
  40cbdc:	cmp	w23, #0x0
  40cbe0:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  40cbe4:	b.eq	40cbf4 <ferror@plt+0xb614>  // b.none
  40cbe8:	mov	x0, x19
  40cbec:	bl	4022d8 <ferror@plt+0xcf8>
  40cbf0:	mov	w23, w0
  40cbf4:	ldr	w0, [x19, #32]
  40cbf8:	mov	w7, w20
  40cbfc:	str	w0, [sp, #160]
  40cc00:	b	40ca58 <ferror@plt+0xb478>
  40cc04:	ldr	w0, [sp, #156]
  40cc08:	sub	w1, w0, #0x2f
  40cc0c:	cmp	w1, #0x7
  40cc10:	cset	w5, ls  // ls = plast
  40cc14:	cmp	w0, #0x31
  40cc18:	csel	w28, w5, wzr, ne  // ne = any
  40cc1c:	cbz	w28, 40cc84 <ferror@plt+0xb6a4>
  40cc20:	ldrb	w26, [sp, #155]
  40cc24:	cbnz	w26, 40cc4c <ferror@plt+0xb66c>
  40cc28:	ldr	x1, [x19, #16]
  40cc2c:	mov	w0, #0x1d                  	// #29
  40cc30:	mov	w21, w28
  40cc34:	mov	w25, w26
  40cc38:	mov	w20, #0x0                   	// #0
  40cc3c:	bl	402510 <ferror@plt+0xf30>
  40cc40:	mov	w23, w0
  40cc44:	mov	w28, #0x0                   	// #0
  40cc48:	b	40cbdc <ferror@plt+0xb5fc>
  40cc4c:	ldr	w0, [x19, #32]
  40cc50:	mov	w21, w26
  40cc54:	cmp	w0, #0x2
  40cc58:	ldr	x0, [x19, #288]
  40cc5c:	cset	w1, ne  // ne = any
  40cc60:	str	w1, [sp, #156]
  40cc64:	bl	401a00 <ferror@plt+0x420>
  40cc68:	mov	x0, x19
  40cc6c:	bl	4022d8 <ferror@plt+0xcf8>
  40cc70:	mov	w23, w0
  40cc74:	strb	wzr, [sp, #155]
  40cc78:	mov	w20, #0x0                   	// #0
  40cc7c:	mov	w26, #0x0                   	// #0
  40cc80:	b	40cc44 <ferror@plt+0xb664>
  40cc84:	ldr	w0, [x19, #32]
  40cc88:	cmp	w0, #0x2
  40cc8c:	mov	x0, x19
  40cc90:	cset	w21, ne  // ne = any
  40cc94:	add	w21, w21, #0x2
  40cc98:	str	w21, [sp, #156]
  40cc9c:	bl	4022d8 <ferror@plt+0xcf8>
  40cca0:	mov	w23, w0
  40cca4:	cbnz	w0, 40cd64 <ferror@plt+0xb784>
  40cca8:	ldr	x0, [sp, #168]
  40ccac:	ldr	w1, [x19, #32]
  40ccb0:	add	x0, x0, #0x1
  40ccb4:	str	x0, [sp, #168]
  40ccb8:	cmp	w1, #0x2d
  40ccbc:	b.ne	40ccf0 <ferror@plt+0xb710>  // b.any
  40ccc0:	orr	w3, w22, #0x4
  40ccc4:	add	x2, sp, #0x9b
  40ccc8:	add	x1, sp, #0x9c
  40cccc:	mov	x0, x19
  40ccd0:	bl	40c6e8 <ferror@plt+0xb108>
  40ccd4:	cbz	w0, 40cd58 <ferror@plt+0xb778>
  40ccd8:	mov	w21, w20
  40ccdc:	mov	w23, w0
  40cce0:	mov	w25, #0x0                   	// #0
  40cce4:	mov	w20, #0x0                   	// #0
  40cce8:	mov	w26, #0x0                   	// #0
  40ccec:	b	40cbdc <ferror@plt+0xb5fc>
  40ccf0:	sub	w0, w1, #0x39
  40ccf4:	cmp	w0, #0x2
  40ccf8:	b.hi	40cd18 <ferror@plt+0xb738>  // b.pmore
  40ccfc:	ldr	x0, [x19, #288]
  40cd00:	sub	w1, w1, #0x6
  40cd04:	bl	401a00 <ferror@plt+0x420>
  40cd08:	mov	x0, x19
  40cd0c:	bl	4022d8 <ferror@plt+0xcf8>
  40cd10:	strb	wzr, [sp, #155]
  40cd14:	b	40ccd4 <ferror@plt+0xb6f4>
  40cd18:	cmp	w1, #0x3c
  40cd1c:	b.ne	40cd78 <ferror@plt+0xb798>  // b.any
  40cd20:	mov	x0, x19
  40cd24:	bl	4022d8 <ferror@plt+0xcf8>
  40cd28:	cbnz	w0, 40ccd8 <ferror@plt+0xb6f8>
  40cd2c:	ldr	w0, [x19, #32]
  40cd30:	cmp	w0, #0x24
  40cd34:	b.ne	40cd48 <ferror@plt+0xb768>  // b.any
  40cd38:	ldr	x1, [x19, #16]
  40cd3c:	mov	w0, #0x18                  	// #24
  40cd40:	bl	402510 <ferror@plt+0xf30>
  40cd44:	b	40cd10 <ferror@plt+0xb730>
  40cd48:	ldr	x0, [x19, #288]
  40cd4c:	mov	w1, #0x36                  	// #54
  40cd50:	bl	401a00 <ferror@plt+0x420>
  40cd54:	strb	wzr, [sp, #155]
  40cd58:	ldr	x0, [x19, #288]
  40cd5c:	mov	w1, w21
  40cd60:	bl	401a00 <ferror@plt+0x420>
  40cd64:	mov	w21, w20
  40cd68:	mov	w25, #0x0                   	// #0
  40cd6c:	mov	w20, #0x0                   	// #0
  40cd70:	mov	w26, #0x0                   	// #0
  40cd74:	b	40cbdc <ferror@plt+0xb5fc>
  40cd78:	ldr	x1, [x19, #16]
  40cd7c:	mov	w0, #0x18                  	// #24
  40cd80:	bl	402510 <ferror@plt+0xf30>
  40cd84:	b	40ccd4 <ferror@plt+0xb6f4>
  40cd88:	cbnz	w25, 40cda0 <ferror@plt+0xb7c0>
  40cd8c:	cbnz	w28, 40cdac <ferror@plt+0xb7cc>
  40cd90:	ldr	w0, [sp, #156]
  40cd94:	bl	40bebc <ferror@plt+0xa8dc>
  40cd98:	tst	w0, #0xff
  40cd9c:	b.ne	40cdac <ferror@plt+0xb7cc>  // b.any
  40cda0:	mov	w0, #0x18                  	// #24
  40cda4:	ldr	x1, [x19, #16]
  40cda8:	b	40cb74 <ferror@plt+0xb594>
  40cdac:	ldr	x0, [x19, #288]
  40cdb0:	mov	w1, #0x6                   	// #6
  40cdb4:	bl	401a00 <ferror@plt+0x420>
  40cdb8:	strb	wzr, [sp, #155]
  40cdbc:	mov	w26, #0x0                   	// #0
  40cdc0:	mov	w28, #0x0                   	// #0
  40cdc4:	mov	w23, #0x0                   	// #0
  40cdc8:	b	40cbdc <ferror@plt+0xb5fc>
  40cdcc:	mov	x0, x19
  40cdd0:	bl	4022d8 <ferror@plt+0xcf8>
  40cdd4:	mov	w23, w0
  40cdd8:	cbnz	w0, 40ce14 <ferror@plt+0xb834>
  40cddc:	cbnz	w25, 40ce30 <ferror@plt+0xb850>
  40cde0:	cbnz	w28, 40cdf8 <ferror@plt+0xb818>
  40cde4:	ldr	w0, [sp, #156]
  40cde8:	bl	40bebc <ferror@plt+0xa8dc>
  40cdec:	tst	w0, #0xff
  40cdf0:	mov	w0, #0x4                   	// #4
  40cdf4:	csel	w26, w26, w0, ne  // ne = any
  40cdf8:	str	w26, [sp, #156]
  40cdfc:	cmp	w26, #0xc
  40ce00:	str	w26, [sp, #164]
  40ce04:	b.eq	40ce38 <ferror@plt+0xb858>  // b.none
  40ce08:	add	x1, sp, #0xa4
  40ce0c:	add	x0, x19, #0xc8
  40ce10:	bl	4019f4 <ferror@plt+0x414>
  40ce14:	ldr	w0, [sp, #156]
  40ce18:	strb	wzr, [sp, #155]
  40ce1c:	cmp	w0, #0xc
  40ce20:	b.ne	40d108 <ferror@plt+0xbb28>  // b.any
  40ce24:	mov	w25, w20
  40ce28:	mov	w21, #0x0                   	// #0
  40ce2c:	b	40cc78 <ferror@plt+0xb698>
  40ce30:	mov	w26, #0x4                   	// #4
  40ce34:	b	40cdf8 <ferror@plt+0xb818>
  40ce38:	add	x3, sp, #0xa8
  40ce3c:	mov	x2, x27
  40ce40:	mov	w1, w26
  40ce44:	mov	x0, x19
  40ce48:	bl	40bfc8 <ferror@plt+0xa9e8>
  40ce4c:	b	40ce14 <ferror@plt+0xb834>
  40ce50:	ldr	w0, [sp, #156]
  40ce54:	sub	w1, w0, #0x2f
  40ce58:	cmp	w0, #0x31
  40ce5c:	ccmp	w1, #0x7, #0x2, ne  // ne = any
  40ce60:	b.ls	40ce84 <ferror@plt+0xb8a4>  // b.plast
  40ce64:	ldr	x1, [x19, #16]
  40ce68:	mov	w0, #0x1d                  	// #29
  40ce6c:	str	w7, [sp, #132]
  40ce70:	bl	402510 <ferror@plt+0xf30>
  40ce74:	mov	w23, w0
  40ce78:	ldr	w7, [sp, #132]
  40ce7c:	mov	w20, w7
  40ce80:	b	40cd70 <ferror@plt+0xb790>
  40ce84:	sub	w0, w26, #0x4
  40ce88:	cmp	w0, #0x1
  40ce8c:	b.hi	40ceb0 <ferror@plt+0xb8d0>  // b.pmore
  40ce90:	cbnz	w25, 40cec4 <ferror@plt+0xb8e4>
  40ce94:	ldr	w0, [x19, #36]
  40ce98:	sub	w0, w0, #0x4
  40ce9c:	cmp	w0, #0x1
  40cea0:	b.ls	40cec4 <ferror@plt+0xb8e4>  // b.plast
  40cea4:	mov	w0, #0x19                  	// #25
  40cea8:	ldr	x1, [x19, #16]
  40ceac:	b	40cb74 <ferror@plt+0xb594>
  40ceb0:	ldr	w0, [sp, #156]
  40ceb4:	sub	w0, w0, #0x2
  40ceb8:	cmp	w0, #0x3
  40cebc:	b.ls	40cea4 <ferror@plt+0xb8c4>  // b.plast
  40cec0:	cbnz	w25, 40cea4 <ferror@plt+0xb8c4>
  40cec4:	sub	w0, w26, #0x10
  40cec8:	add	x3, sp, #0xa8
  40cecc:	cmp	w0, #0x5
  40ced0:	ldr	w0, [sp, #104]
  40ced4:	mov	x2, x27
  40ced8:	mov	w1, w26
  40cedc:	cinc	w0, w0, ls  // ls = plast
  40cee0:	str	w0, [sp, #104]
  40cee4:	and	w0, w26, #0xff
  40cee8:	str	w0, [sp, #156]
  40ceec:	mov	x0, x19
  40cef0:	bl	40bfc8 <ferror@plt+0xa9e8>
  40cef4:	ldr	w0, [sp, #160]
  40cef8:	strb	wzr, [sp, #155]
  40cefc:	sub	w0, w0, #0x4
  40cf00:	cmp	w0, #0x1
  40cf04:	cset	w25, hi  // hi = pmore
  40cf08:	mov	w21, #0x0                   	// #0
  40cf0c:	b	40cdbc <ferror@plt+0xb7dc>
  40cf10:	cbnz	w25, 40cf28 <ferror@plt+0xb948>
  40cf14:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40cf18:	ldr	w0, [sp, #156]
  40cf1c:	bl	40bebc <ferror@plt+0xa8dc>
  40cf20:	tst	w0, #0xff
  40cf24:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40cf28:	add	w24, w24, #0x1
  40cf2c:	add	x1, sp, #0xa0
  40cf30:	add	x0, x19, #0xc8
  40cf34:	strb	wzr, [sp, #155]
  40cf38:	bl	4019f4 <ferror@plt+0x414>
  40cf3c:	b	40cf08 <ferror@plt+0xb928>
  40cf40:	ldr	w0, [x19, #36]
  40cf44:	cmp	w0, #0x24
  40cf48:	b.eq	40d4dc <ferror@plt+0xbefc>  // b.none
  40cf4c:	cbnz	w25, 40cea4 <ferror@plt+0xb8c4>
  40cf50:	ldr	w0, [sp, #156]
  40cf54:	sub	w0, w0, #0x2
  40cf58:	cmp	w0, #0x3
  40cf5c:	b.ls	40cea4 <ferror@plt+0xb8c4>  // b.plast
  40cf60:	cbz	w24, 40d310 <ferror@plt+0xbd30>
  40cf64:	sub	w24, w24, #0x1
  40cf68:	add	x23, x19, #0xc8
  40cf6c:	mov	x0, x23
  40cf70:	mov	x1, #0x0                   	// #0
  40cf74:	bl	401c40 <ferror@plt+0x660>
  40cf78:	ldr	w21, [x0]
  40cf7c:	cmp	w21, #0x24
  40cf80:	b.ne	40cfb0 <ferror@plt+0xb9d0>  // b.any
  40cf84:	mov	x1, #0x1                   	// #1
  40cf88:	mov	x0, x23
  40cf8c:	bl	401934 <ferror@plt+0x354>
  40cf90:	mov	w28, w20
  40cf94:	mov	x0, x19
  40cf98:	mov	w21, #0x0                   	// #0
  40cf9c:	bl	4022d8 <ferror@plt+0xcf8>
  40cfa0:	mov	w26, #0x0                   	// #0
  40cfa4:	mov	w23, w0
  40cfa8:	mov	w20, #0x0                   	// #0
  40cfac:	b	40cbdc <ferror@plt+0xb5fc>
  40cfb0:	ldr	x0, [x19, #288]
  40cfb4:	mov	w1, w21
  40cfb8:	sub	w21, w21, #0x4
  40cfbc:	bl	401a00 <ferror@plt+0x420>
  40cfc0:	mov	x0, x23
  40cfc4:	mov	x1, #0x1                   	// #1
  40cfc8:	bl	401934 <ferror@plt+0x354>
  40cfcc:	ldr	x0, [sp, #168]
  40cfd0:	cmp	w21, #0x1
  40cfd4:	cset	x1, hi  // hi = pmore
  40cfd8:	sub	x0, x0, x1
  40cfdc:	str	x0, [sp, #168]
  40cfe0:	b	40cf6c <ferror@plt+0xb98c>
  40cfe4:	cbnz	w25, 40cffc <ferror@plt+0xba1c>
  40cfe8:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40cfec:	ldr	w0, [sp, #156]
  40cff0:	bl	40bebc <ferror@plt+0xa8dc>
  40cff4:	tst	w0, #0xff
  40cff8:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40cffc:	and	w3, w22, #0xfffffffb
  40d000:	add	x2, sp, #0x9b
  40d004:	add	x1, sp, #0x9c
  40d008:	mov	x0, x19
  40d00c:	bl	40c6e8 <ferror@plt+0xb108>
  40d010:	mov	w23, w0
  40d014:	ldr	w0, [sp, #156]
  40d018:	cmp	w0, #0x45
  40d01c:	ldr	x0, [sp, #168]
  40d020:	cset	w28, eq  // eq = none
  40d024:	add	x0, x0, #0x1
  40d028:	str	x0, [sp, #168]
  40d02c:	b	40cd68 <ferror@plt+0xb788>
  40d030:	cbnz	w25, 40d048 <ferror@plt+0xba68>
  40d034:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40d038:	ldr	w0, [sp, #156]
  40d03c:	bl	40bebc <ferror@plt+0xa8dc>
  40d040:	tst	w0, #0xff
  40d044:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40d048:	mov	x0, x19
  40d04c:	bl	403780 <ferror@plt+0x21a0>
  40d050:	ldr	x0, [sp, #168]
  40d054:	strb	wzr, [sp, #155]
  40d058:	add	x0, x0, #0x1
  40d05c:	str	x0, [sp, #168]
  40d060:	mov	w0, #0x2e                  	// #46
  40d064:	str	w0, [sp, #156]
  40d068:	mov	w25, #0x0                   	// #0
  40d06c:	b	40cdbc <ferror@plt+0xb7dc>
  40d070:	cbnz	w25, 40d088 <ferror@plt+0xbaa8>
  40d074:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40d078:	ldr	w0, [sp, #156]
  40d07c:	bl	40bebc <ferror@plt+0xa8dc>
  40d080:	tst	w0, #0xff
  40d084:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40d088:	ldr	x0, [x19, #288]
  40d08c:	sub	w1, w26, #0x6
  40d090:	str	w1, [sp, #156]
  40d094:	bl	401a00 <ferror@plt+0x420>
  40d098:	mov	w0, #0x1                   	// #1
  40d09c:	strb	w0, [sp, #155]
  40d0a0:	ldr	x0, [sp, #168]
  40d0a4:	add	x0, x0, #0x1
  40d0a8:	str	x0, [sp, #168]
  40d0ac:	b	40d068 <ferror@plt+0xba88>
  40d0b0:	cbnz	w25, 40d0c8 <ferror@plt+0xbae8>
  40d0b4:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40d0b8:	ldr	w0, [sp, #156]
  40d0bc:	bl	40bebc <ferror@plt+0xa8dc>
  40d0c0:	tst	w0, #0xff
  40d0c4:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40d0c8:	mov	x0, x19
  40d0cc:	bl	4022d8 <ferror@plt+0xcf8>
  40d0d0:	mov	w23, w0
  40d0d4:	cbnz	w0, 40d0f4 <ferror@plt+0xbb14>
  40d0d8:	ldr	w0, [x19, #32]
  40d0dc:	cmp	w0, #0x24
  40d0e0:	b.eq	40d110 <ferror@plt+0xbb30>  // b.none
  40d0e4:	ldr	x1, [x19, #16]
  40d0e8:	mov	w0, #0x18                  	// #24
  40d0ec:	bl	402510 <ferror@plt+0xf30>
  40d0f0:	mov	w23, w0
  40d0f4:	ldr	x0, [sp, #168]
  40d0f8:	mov	w21, #0x0                   	// #0
  40d0fc:	strb	wzr, [sp, #155]
  40d100:	add	x0, x0, #0x1
  40d104:	str	x0, [sp, #168]
  40d108:	mov	w25, #0x0                   	// #0
  40d10c:	b	40cc78 <ferror@plt+0xb698>
  40d110:	mov	x0, x19
  40d114:	bl	4022d8 <ferror@plt+0xcf8>
  40d118:	mov	w23, w0
  40d11c:	cbnz	w0, 40d0f4 <ferror@plt+0xbb14>
  40d120:	ldr	w0, [sp, #120]
  40d124:	adrp	x2, 410000 <ferror@plt+0xea20>
  40d128:	cmp	w26, #0x3d
  40d12c:	orr	w1, w0, #0x30
  40d130:	add	x0, x2, #0x6f4
  40d134:	ldrb	w2, [x2, #1780]
  40d138:	ldrb	w3, [x0, #1]
  40d13c:	orr	x3, x2, x3, lsl #8
  40d140:	ldrb	w2, [x0, #2]
  40d144:	orr	x3, x3, x2, lsl #16
  40d148:	ldrb	w2, [x0, #3]
  40d14c:	ldrb	w0, [x0, #4]
  40d150:	orr	x2, x3, x2, lsl #24
  40d154:	orr	x2, x2, x0, lsl #32
  40d158:	ldr	w0, [sp, #128]
  40d15c:	csel	w1, w1, w0, eq  // eq = none
  40d160:	mov	x0, x19
  40d164:	bl	40c6ac <ferror@plt+0xb0cc>
  40d168:	mov	w23, w0
  40d16c:	cbnz	w0, 40d0f4 <ferror@plt+0xbb14>
  40d170:	ldr	w0, [x19, #32]
  40d174:	cmp	w0, #0x25
  40d178:	b.ne	40d0e4 <ferror@plt+0xbb04>  // b.any
  40d17c:	sub	w1, w26, #0x6
  40d180:	str	w1, [sp, #156]
  40d184:	ldr	x0, [x19, #288]
  40d188:	bl	401a00 <ferror@plt+0x420>
  40d18c:	mov	x0, x19
  40d190:	bl	4022d8 <ferror@plt+0xcf8>
  40d194:	b	40d0f0 <ferror@plt+0xbb10>
  40d198:	cbnz	w25, 40d1b0 <ferror@plt+0xbbd0>
  40d19c:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40d1a0:	ldr	w0, [sp, #156]
  40d1a4:	bl	40bebc <ferror@plt+0xa8dc>
  40d1a8:	tst	w0, #0xff
  40d1ac:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40d1b0:	cmp	w26, #0x42
  40d1b4:	b.ne	40d1cc <ferror@plt+0xbbec>  // b.any
  40d1b8:	ldr	w0, [sp, #116]
  40d1bc:	cbz	w0, 40d1cc <ferror@plt+0xbbec>
  40d1c0:	mov	w0, #0xe                   	// #14
  40d1c4:	ldr	x1, [x19, #16]
  40d1c8:	b	40cb74 <ferror@plt+0xb594>
  40d1cc:	sub	w26, w26, #0x7
  40d1d0:	mov	x0, x19
  40d1d4:	str	w26, [sp, #156]
  40d1d8:	bl	4022d8 <ferror@plt+0xcf8>
  40d1dc:	mov	w23, w0
  40d1e0:	cbnz	w0, 40d0f4 <ferror@plt+0xbb14>
  40d1e4:	ldr	w0, [x19, #32]
  40d1e8:	cmp	w0, #0x24
  40d1ec:	b.ne	40d0e4 <ferror@plt+0xbb04>  // b.any
  40d1f0:	mov	x0, x19
  40d1f4:	bl	4022d8 <ferror@plt+0xcf8>
  40d1f8:	mov	w23, w0
  40d1fc:	cbnz	w0, 40d0f4 <ferror@plt+0xbb14>
  40d200:	ldr	w0, [x19, #32]
  40d204:	cmp	w0, #0x25
  40d208:	b.ne	40d0e4 <ferror@plt+0xbb04>  // b.any
  40d20c:	mov	w1, w26
  40d210:	b	40d184 <ferror@plt+0xbba4>
  40d214:	cbnz	w25, 40d22c <ferror@plt+0xbc4c>
  40d218:	cbnz	w28, 40cea4 <ferror@plt+0xb8c4>
  40d21c:	ldr	w0, [sp, #156]
  40d220:	bl	40bebc <ferror@plt+0xa8dc>
  40d224:	tst	w0, #0xff
  40d228:	b.ne	40cea4 <ferror@plt+0xb8c4>  // b.any
  40d22c:	mov	x0, x19
  40d230:	bl	4022d8 <ferror@plt+0xcf8>
  40d234:	mov	w23, w0
  40d238:	cbnz	w0, 40d260 <ferror@plt+0xbc80>
  40d23c:	ldr	w0, [x19, #32]
  40d240:	cmp	w0, #0x24
  40d244:	b.eq	40d270 <ferror@plt+0xbc90>  // b.none
  40d248:	mov	w0, #0x1                   	// #1
  40d24c:	strb	w0, [sp, #155]
  40d250:	ldr	x0, [x19, #288]
  40d254:	mov	w1, #0x36                  	// #54
  40d258:	str	w1, [sp, #156]
  40d25c:	bl	401a00 <ferror@plt+0x420>
  40d260:	ldr	x0, [sp, #168]
  40d264:	add	x0, x0, #0x1
  40d268:	str	x0, [sp, #168]
  40d26c:	b	40d108 <ferror@plt+0xbb28>
  40d270:	mov	x0, x19
  40d274:	mov	w20, #0x38                  	// #56
  40d278:	strb	wzr, [sp, #155]
  40d27c:	str	w20, [sp, #156]
  40d280:	bl	4022d8 <ferror@plt+0xcf8>
  40d284:	mov	w23, w0
  40d288:	cbnz	w0, 40d260 <ferror@plt+0xbc80>
  40d28c:	adrp	x1, 410000 <ferror@plt+0xea20>
  40d290:	add	x0, x1, #0x6f4
  40d294:	ldrb	w2, [x1, #1780]
  40d298:	ldrb	w1, [x0, #1]
  40d29c:	orr	x1, x2, x1, lsl #8
  40d2a0:	ldrb	w2, [x0, #2]
  40d2a4:	orr	x2, x1, x2, lsl #16
  40d2a8:	ldrb	w1, [x0, #3]
  40d2ac:	orr	x1, x2, x1, lsl #24
  40d2b0:	ldrb	w2, [x0, #4]
  40d2b4:	mov	x0, x19
  40d2b8:	orr	x2, x1, x2, lsl #32
  40d2bc:	ldrb	w1, [sp, #124]
  40d2c0:	bl	40c6ac <ferror@plt+0xb0cc>
  40d2c4:	mov	w23, w0
  40d2c8:	cbnz	w0, 40d260 <ferror@plt+0xbc80>
  40d2cc:	ldr	w0, [x19, #32]
  40d2d0:	cmp	w0, #0x25
  40d2d4:	b.eq	40d2ec <ferror@plt+0xbd0c>  // b.none
  40d2d8:	ldr	x1, [x19, #16]
  40d2dc:	mov	w0, #0x18                  	// #24
  40d2e0:	bl	402510 <ferror@plt+0xf30>
  40d2e4:	mov	w23, w0
  40d2e8:	b	40d260 <ferror@plt+0xbc80>
  40d2ec:	ldr	x0, [x19, #288]
  40d2f0:	mov	w1, w20
  40d2f4:	bl	401a00 <ferror@plt+0x420>
  40d2f8:	mov	x0, x19
  40d2fc:	bl	4022d8 <ferror@plt+0xcf8>
  40d300:	b	40d2e4 <ferror@plt+0xbd04>
  40d304:	mov	w20, w7
  40d308:	mov	w26, #0x0                   	// #0
  40d30c:	b	40cdc4 <ferror@plt+0xb7e4>
  40d310:	mov	w26, w20
  40d314:	mov	w20, #0x0                   	// #0
  40d318:	b	40cdc4 <ferror@plt+0xb7e4>
  40d31c:	cbnz	w23, 40cb7c <ferror@plt+0xb59c>
  40d320:	b	40caa8 <ferror@plt+0xb4c8>
  40d324:	mov	x0, x28
  40d328:	mov	x1, #0x0                   	// #0
  40d32c:	bl	401c40 <ferror@plt+0x660>
  40d330:	ldr	w20, [x0]
  40d334:	sub	w0, w20, #0x18
  40d338:	cmp	w0, #0x9
  40d33c:	sub	w0, w20, #0x24
  40d340:	cset	w24, ls  // ls = plast
  40d344:	cmp	w0, #0x1
  40d348:	b.ls	40cea4 <ferror@plt+0xb8c4>  // b.plast
  40d34c:	ldr	x0, [x19, #288]
  40d350:	mov	w1, w20
  40d354:	sub	w20, w20, #0x4
  40d358:	bl	401a00 <ferror@plt+0x420>
  40d35c:	ldr	x0, [sp, #168]
  40d360:	cmp	w20, #0x1
  40d364:	cset	x1, hi  // hi = pmore
  40d368:	sub	x0, x0, x1
  40d36c:	mov	x1, #0x1                   	// #1
  40d370:	str	x0, [sp, #168]
  40d374:	mov	x0, x28
  40d378:	bl	401934 <ferror@plt+0x354>
  40d37c:	b	40cabc <ferror@plt+0xb4dc>
  40d380:	ldr	w0, [sp, #112]
  40d384:	cmp	w0, w1
  40d388:	b.ne	40cb04 <ferror@plt+0xb524>  // b.any
  40d38c:	mov	x0, x19
  40d390:	bl	40c0a8 <ferror@plt+0xaac8>
  40d394:	tst	w0, #0xff
  40d398:	b.ne	40cb04 <ferror@plt+0xb524>  // b.any
  40d39c:	b	40cea4 <ferror@plt+0xb8c4>
  40d3a0:	ldr	x1, [x19, #16]
  40d3a4:	mov	w0, #0x29                  	// #41
  40d3a8:	bl	402510 <ferror@plt+0xf30>
  40d3ac:	mov	w23, w0
  40d3b0:	cbz	w0, 40cb10 <ferror@plt+0xb530>
  40d3b4:	b	40cb7c <ferror@plt+0xb59c>
  40d3b8:	cmp	w0, #0x1
  40d3bc:	b.ls	40cb10 <ferror@plt+0xb530>  // b.plast
  40d3c0:	mov	w0, #0x2a                  	// #42
  40d3c4:	ldr	x1, [x19, #16]
  40d3c8:	b	40d3a8 <ferror@plt+0xbdc8>
  40d3cc:	ldr	w0, [sp, #108]
  40d3d0:	cmp	w0, #0x24
  40d3d4:	b.eq	40d4ec <ferror@plt+0xbf0c>  // b.none
  40d3d8:	cbz	w24, 40d468 <ferror@plt+0xbe88>
  40d3dc:	ldr	x0, [x19, #288]
  40d3e0:	mov	x1, #0x0                   	// #0
  40d3e4:	bl	401c40 <ferror@plt+0x660>
  40d3e8:	ldrb	w20, [x0]
  40d3ec:	add	w20, w20, #0xc
  40d3f0:	and	w20, w20, #0xff
  40d3f4:	sub	w21, w20, #0x22
  40d3f8:	and	w0, w21, #0xff
  40d3fc:	cmp	w0, #0xb
  40d400:	b.hi	40d41c <ferror@plt+0xbe3c>  // b.pmore
  40d404:	ldr	x0, [x19, #288]
  40d408:	mov	x1, #0x1                   	// #1
  40d40c:	bl	401934 <ferror@plt+0x354>
  40d410:	ldr	x0, [x19, #288]
  40d414:	mov	w1, w20
  40d418:	bl	401a00 <ferror@plt+0x420>
  40d41c:	cbz	w25, 40d494 <ferror@plt+0xbeb4>
  40d420:	ldr	w0, [sp, #108]
  40d424:	eor	w24, w24, #0x1
  40d428:	cmp	w0, #0x24
  40d42c:	csinc	w24, w24, wzr, ne  // ne = any
  40d430:	cbz	w24, 40d440 <ferror@plt+0xbe60>
  40d434:	mov	w1, #0x3f                  	// #63
  40d438:	ldr	x0, [x19, #288]
  40d43c:	bl	401a00 <ferror@plt+0x420>
  40d440:	add	x2, sp, #0x88
  40d444:	mov	x0, #0x0                   	// #0
  40d448:	mov	w1, #0x1                   	// #1
  40d44c:	ldr	w3, [sp, #112]
  40d450:	cmp	w3, w0
  40d454:	b.ls	40d4b8 <ferror@plt+0xbed8>  // b.plast
  40d458:	add	x0, x0, #0x1
  40d45c:	cbnz	w1, 40d4a8 <ferror@plt+0xbec8>
  40d460:	mov	w23, #0x0                   	// #0
  40d464:	b	40cb7c <ferror@plt+0xb59c>
  40d468:	cbz	w21, 40d48c <ferror@plt+0xbeac>
  40d46c:	cbnz	w25, 40d48c <ferror@plt+0xbeac>
  40d470:	ldr	x0, [x19, #288]
  40d474:	mov	x1, #0x0                   	// #0
  40d478:	bl	401c40 <ferror@plt+0x660>
  40d47c:	ldrb	w20, [x0]
  40d480:	and	w20, w20, #0x1
  40d484:	add	w20, w20, #0x22
  40d488:	b	40d3f0 <ferror@plt+0xbe10>
  40d48c:	mov	w20, #0xff                  	// #255
  40d490:	b	40d3f4 <ferror@plt+0xbe14>
  40d494:	and	w21, w21, #0xff
  40d498:	cmp	w21, #0xb
  40d49c:	b.ls	40d440 <ferror@plt+0xbe60>  // b.plast
  40d4a0:	mov	w1, #0x4a                  	// #74
  40d4a4:	b	40d438 <ferror@plt+0xbe58>
  40d4a8:	ldrb	w1, [x0, x2]
  40d4ac:	cmp	w1, #0x22
  40d4b0:	cset	w1, ne  // ne = any
  40d4b4:	b	40d44c <ferror@plt+0xbe6c>
  40d4b8:	cbz	w1, 40d460 <ferror@plt+0xbe80>
  40d4bc:	ldr	w0, [x19, #32]
  40d4c0:	cmp	w0, #0x22
  40d4c4:	b.ne	40d460 <ferror@plt+0xbe80>  // b.any
  40d4c8:	mov	x0, x19
  40d4cc:	bl	4022d8 <ferror@plt+0xcf8>
  40d4d0:	mov	w23, w0
  40d4d4:	cbz	w0, 40d4bc <ferror@plt+0xbedc>
  40d4d8:	b	40cb7c <ferror@plt+0xb59c>
  40d4dc:	mov	w23, #0x6                   	// #6
  40d4e0:	b	40cb7c <ferror@plt+0xb59c>
  40d4e4:	mov	w23, #0x8                   	// #8
  40d4e8:	b	40cb7c <ferror@plt+0xb59c>
  40d4ec:	cbnz	w25, 40d434 <ferror@plt+0xbe54>
  40d4f0:	b	40d4a0 <ferror@plt+0xbec0>
  40d4f4:	stp	x29, x30, [sp, #-96]!
  40d4f8:	mov	x29, sp
  40d4fc:	stp	x19, x20, [sp, #16]
  40d500:	ldr	w19, [x0, #32]
  40d504:	stp	x21, x22, [sp, #32]
  40d508:	cmp	w19, #0x22
  40d50c:	stp	x23, x24, [sp, #48]
  40d510:	str	x25, [sp, #64]
  40d514:	b.ne	40d520 <ferror@plt+0xbf40>  // b.any
  40d518:	bl	4022d8 <ferror@plt+0xcf8>
  40d51c:	b	40d540 <ferror@plt+0xbf60>
  40d520:	mov	x20, x0
  40d524:	cmp	w19, #0x2f
  40d528:	b.ne	40d568 <ferror@plt+0xbf88>  // b.any
  40d52c:	ldrb	w1, [x0, #304]
  40d530:	cbnz	w1, 40d560 <ferror@plt+0xbf80>
  40d534:	ldr	x1, [x20, #16]
  40d538:	mov	w0, #0x18                  	// #24
  40d53c:	bl	402510 <ferror@plt+0xf30>
  40d540:	mov	w19, w0
  40d544:	mov	w0, w19
  40d548:	ldp	x19, x20, [sp, #16]
  40d54c:	ldp	x21, x22, [sp, #32]
  40d550:	ldp	x23, x24, [sp, #48]
  40d554:	ldr	x25, [sp, #64]
  40d558:	ldp	x29, x30, [sp], #96
  40d55c:	ret
  40d560:	bl	40c184 <ferror@plt+0xaba4>
  40d564:	b	40d540 <ferror@plt+0xbf60>
  40d568:	strb	wzr, [x0, #304]
  40d56c:	add	x21, x0, #0x50
  40d570:	cmp	w19, #0x46
  40d574:	b.eq	40d65c <ferror@plt+0xc07c>  // b.none
  40d578:	mov	x0, x21
  40d57c:	mov	x1, #0x0                   	// #0
  40d580:	bl	401c40 <ferror@plt+0x660>
  40d584:	ldrh	w0, [x0]
  40d588:	tbz	w0, #8, 40d5cc <ferror@plt+0xbfec>
  40d58c:	mov	x0, x20
  40d590:	bl	40c2c4 <ferror@plt+0xace4>
  40d594:	ldr	x0, [x20, #88]
  40d598:	cmp	x0, #0x1
  40d59c:	b.hi	40d5a8 <ferror@plt+0xbfc8>  // b.pmore
  40d5a0:	mov	w19, #0x0                   	// #0
  40d5a4:	b	40d544 <ferror@plt+0xbf64>
  40d5a8:	mov	x0, x21
  40d5ac:	mov	x1, #0x0                   	// #0
  40d5b0:	bl	401c40 <ferror@plt+0x660>
  40d5b4:	ldrh	w0, [x0]
  40d5b8:	tbnz	w0, #0, 40d5a0 <ferror@plt+0xbfc0>
  40d5bc:	mov	x0, x20
  40d5c0:	mov	w1, #0x0                   	// #0
  40d5c4:	bl	40c388 <ferror@plt+0xada8>
  40d5c8:	b	40d540 <ferror@plt+0xbf60>
  40d5cc:	mov	x0, x21
  40d5d0:	cmp	w19, #0x29
  40d5d4:	mov	x1, #0x0                   	// #0
  40d5d8:	b.ne	40d634 <ferror@plt+0xc054>  // b.any
  40d5dc:	bl	401c40 <ferror@plt+0x660>
  40d5e0:	ldrh	w0, [x0]
  40d5e4:	tbnz	w0, #3, 40d5fc <ferror@plt+0xc01c>
  40d5e8:	mov	x0, x20
  40d5ec:	mov	w1, #0x1                   	// #1
  40d5f0:	bl	40bf28 <ferror@plt+0xa948>
  40d5f4:	mov	x0, x20
  40d5f8:	b	40d518 <ferror@plt+0xbf38>
  40d5fc:	mov	x1, #0x0                   	// #0
  40d600:	mov	x0, x21
  40d604:	bl	401c40 <ferror@plt+0x660>
  40d608:	ldrh	w1, [x0]
  40d60c:	orr	w1, w1, #0x1
  40d610:	strh	w1, [x0]
  40d614:	mov	x0, x20
  40d618:	bl	4022d8 <ferror@plt+0xcf8>
  40d61c:	mov	w19, w0
  40d620:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d624:	mov	w1, #0x1                   	// #1
  40d628:	mov	x0, x20
  40d62c:	bl	40e23c <ferror@plt+0xcc5c>
  40d630:	b	40d540 <ferror@plt+0xbf60>
  40d634:	bl	401c40 <ferror@plt+0x660>
  40d638:	ldrh	w0, [x0]
  40d63c:	tbz	w0, #3, 40d65c <ferror@plt+0xc07c>
  40d640:	mov	x0, x21
  40d644:	mov	x1, #0x0                   	// #0
  40d648:	bl	401c40 <ferror@plt+0x660>
  40d64c:	ldrh	w0, [x0]
  40d650:	tbnz	w0, #0, 40d65c <ferror@plt+0xc07c>
  40d654:	mov	w1, #0x0                   	// #0
  40d658:	b	40d628 <ferror@plt+0xc048>
  40d65c:	mov	x0, x21
  40d660:	sub	w19, w19, #0x2
  40d664:	mov	x1, #0x0                   	// #0
  40d668:	ldr	x23, [x20, #88]
  40d66c:	bl	401c40 <ferror@plt+0x660>
  40d670:	cmp	w19, #0x44
  40d674:	ldrh	w22, [x0]
  40d678:	b.hi	40d728 <ferror@plt+0xc148>  // b.pmore
  40d67c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40d680:	add	x0, x0, #0xb48
  40d684:	ldrh	w0, [x0, w19, uxtw #1]
  40d688:	adr	x1, 40d694 <ferror@plt+0xc0b4>
  40d68c:	add	x0, x1, w0, sxth #2
  40d690:	br	x0
  40d694:	adrp	x1, 410000 <ferror@plt+0xea20>
  40d698:	add	x0, x1, #0x703
  40d69c:	ldrb	w2, [x1, #1795]
  40d6a0:	ldrb	w1, [x0, #1]
  40d6a4:	orr	x1, x2, x1, lsl #8
  40d6a8:	ldrb	w2, [x0, #2]
  40d6ac:	orr	x2, x1, x2, lsl #16
  40d6b0:	ldrb	w1, [x0, #3]
  40d6b4:	orr	x1, x2, x1, lsl #24
  40d6b8:	ldrb	w2, [x0, #4]
  40d6bc:	mov	x0, x20
  40d6c0:	orr	x2, x1, x2, lsl #32
  40d6c4:	mov	w1, #0x2                   	// #2
  40d6c8:	bl	40c6ac <ferror@plt+0xb0cc>
  40d6cc:	mov	w19, w0
  40d6d0:	b	40ddf4 <ferror@plt+0xc814>
  40d6d4:	mov	x0, x20
  40d6d8:	bl	40c2fc <ferror@plt+0xad1c>
  40d6dc:	b	40d6cc <ferror@plt+0xc0ec>
  40d6e0:	mov	x0, x20
  40d6e4:	mov	w1, #0x1                   	// #1
  40d6e8:	bl	40c388 <ferror@plt+0xada8>
  40d6ec:	b	40d6cc <ferror@plt+0xc0ec>
  40d6f0:	ldr	x1, [x20, #40]
  40d6f4:	mov	x0, x20
  40d6f8:	mov	w2, #0x41                  	// #65
  40d6fc:	bl	40366c <ferror@plt+0x208c>
  40d700:	mov	w1, #0x42                  	// #66
  40d704:	ldr	x0, [x20, #288]
  40d708:	bl	401a00 <ferror@plt+0x420>
  40d70c:	b	40d788 <ferror@plt+0xc1a8>
  40d710:	ldr	w19, [x20, #32]
  40d714:	mov	x0, x21
  40d718:	mov	x1, #0x0                   	// #0
  40d71c:	bl	401c40 <ferror@plt+0x660>
  40d720:	ldrh	w0, [x0]
  40d724:	tbnz	w0, #4, 40d734 <ferror@plt+0xc154>
  40d728:	mov	w0, #0x18                  	// #24
  40d72c:	ldr	x1, [x20, #16]
  40d730:	b	40dc98 <ferror@plt+0xc6b8>
  40d734:	cmp	w19, #0x30
  40d738:	b.ne	40d7ac <ferror@plt+0xc1cc>  // b.any
  40d73c:	ldr	x19, [x20, #128]
  40d740:	cbz	x19, 40d728 <ferror@plt+0xc148>
  40d744:	sub	x19, x19, #0x1
  40d748:	add	x24, x20, #0x78
  40d74c:	mov	x1, x19
  40d750:	mov	x0, x24
  40d754:	bl	401c30 <ferror@plt+0x650>
  40d758:	ldr	x1, [x0]
  40d75c:	cbnz	x1, 40d76c <ferror@plt+0xc18c>
  40d760:	ldr	x1, [x20, #128]
  40d764:	cmp	x19, x1
  40d768:	b.cc	40d794 <ferror@plt+0xc1b4>  // b.lo, b.ul, b.last
  40d76c:	ldr	x19, [x0, #8]
  40d770:	mov	w1, #0x43                  	// #67
  40d774:	ldr	x0, [x20, #288]
  40d778:	bl	401a00 <ferror@plt+0x420>
  40d77c:	ldr	x0, [x20, #288]
  40d780:	mov	x1, x19
  40d784:	bl	401a1c <ferror@plt+0x43c>
  40d788:	mov	x0, x20
  40d78c:	bl	4022d8 <ferror@plt+0xcf8>
  40d790:	b	40d6cc <ferror@plt+0xc0ec>
  40d794:	sub	x25, x19, #0x1
  40d798:	mov	x1, x19
  40d79c:	mov	x0, x24
  40d7a0:	mov	x19, x25
  40d7a4:	bl	401c30 <ferror@plt+0x650>
  40d7a8:	b	40d758 <ferror@plt+0xc178>
  40d7ac:	add	x0, x20, #0xa0
  40d7b0:	mov	x1, #0x0                   	// #0
  40d7b4:	bl	401c40 <ferror@plt+0x660>
  40d7b8:	ldr	x19, [x0]
  40d7bc:	b	40d770 <ferror@plt+0xc190>
  40d7c0:	mov	x0, x20
  40d7c4:	bl	4022d8 <ferror@plt+0xcf8>
  40d7c8:	mov	w19, w0
  40d7cc:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d7d0:	ldr	w0, [x20, #32]
  40d7d4:	cmp	w0, #0x24
  40d7d8:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40d7dc:	mov	x0, x20
  40d7e0:	bl	4022d8 <ferror@plt+0xcf8>
  40d7e4:	mov	w19, w0
  40d7e8:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d7ec:	ldr	w0, [x20, #32]
  40d7f0:	cmp	w0, #0x2a
  40d7f4:	b.eq	40d9e8 <ferror@plt+0xc408>  // b.none
  40d7f8:	adrp	x1, 410000 <ferror@plt+0xea20>
  40d7fc:	add	x0, x1, #0x6ea
  40d800:	ldrb	w2, [x1, #1770]
  40d804:	ldrb	w1, [x0, #1]
  40d808:	orr	x1, x2, x1, lsl #8
  40d80c:	ldrb	w2, [x0, #2]
  40d810:	orr	x2, x1, x2, lsl #16
  40d814:	ldrb	w1, [x0, #3]
  40d818:	orr	x1, x2, x1, lsl #24
  40d81c:	ldrb	w2, [x0, #4]
  40d820:	mov	x0, x20
  40d824:	orr	x2, x1, x2, lsl #32
  40d828:	mov	w1, #0x0                   	// #0
  40d82c:	bl	40c6ac <ferror@plt+0xb0cc>
  40d830:	mov	w19, w0
  40d834:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d838:	ldr	w0, [x20, #32]
  40d83c:	cmp	w0, #0x2a
  40d840:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40d844:	mov	x0, x20
  40d848:	bl	4022d8 <ferror@plt+0xcf8>
  40d84c:	mov	w19, w0
  40d850:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d854:	ldr	x0, [x20, #288]
  40d858:	add	x0, x0, #0x28
  40d85c:	ldur	x1, [x0, #-32]
  40d860:	ldr	x24, [x0, #8]
  40d864:	str	x1, [sp, #88]
  40d868:	add	x1, sp, #0x58
  40d86c:	bl	4019f4 <ferror@plt+0x414>
  40d870:	ldr	w0, [x20, #32]
  40d874:	cmp	w0, #0x2a
  40d878:	b.eq	40d9f8 <ferror@plt+0xc418>  // b.none
  40d87c:	adrp	x1, 410000 <ferror@plt+0xea20>
  40d880:	add	x0, x1, #0x6ea
  40d884:	ldrb	w2, [x1, #1770]
  40d888:	ldrb	w1, [x0, #1]
  40d88c:	orr	x1, x2, x1, lsl #8
  40d890:	ldrb	w2, [x0, #2]
  40d894:	orr	x2, x1, x2, lsl #16
  40d898:	ldrb	w1, [x0, #3]
  40d89c:	orr	x1, x2, x1, lsl #24
  40d8a0:	ldrb	w2, [x0, #4]
  40d8a4:	mov	x0, x20
  40d8a8:	orr	x2, x1, x2, lsl #32
  40d8ac:	mov	w1, #0x21                  	// #33
  40d8b0:	bl	40c6ac <ferror@plt+0xb0cc>
  40d8b4:	mov	w19, w0
  40d8b8:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d8bc:	ldr	w0, [x20, #32]
  40d8c0:	cmp	w0, #0x2a
  40d8c4:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40d8c8:	mov	x0, x20
  40d8cc:	bl	4022d8 <ferror@plt+0xcf8>
  40d8d0:	mov	w19, w0
  40d8d4:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d8d8:	ldr	x0, [x20, #288]
  40d8dc:	mov	w1, #0x44                  	// #68
  40d8e0:	add	x25, x24, #0x3
  40d8e4:	bl	401a00 <ferror@plt+0x420>
  40d8e8:	ldr	x0, [x20, #288]
  40d8ec:	mov	x1, x25
  40d8f0:	bl	401a1c <ferror@plt+0x43c>
  40d8f4:	ldr	x0, [x20, #288]
  40d8f8:	mov	w1, #0x43                  	// #67
  40d8fc:	bl	401a00 <ferror@plt+0x420>
  40d900:	ldr	x0, [x20, #288]
  40d904:	add	x1, x24, #0x2
  40d908:	bl	401a1c <ferror@plt+0x43c>
  40d90c:	add	x0, x24, #0x1
  40d910:	str	x0, [sp, #80]
  40d914:	ldr	x0, [x20, #288]
  40d918:	add	x0, x0, #0x28
  40d91c:	ldur	x1, [x0, #-32]
  40d920:	str	x1, [sp, #88]
  40d924:	add	x1, sp, #0x58
  40d928:	bl	4019f4 <ferror@plt+0x414>
  40d92c:	add	x0, x20, #0xa0
  40d930:	add	x1, sp, #0x50
  40d934:	bl	4019f4 <ferror@plt+0x414>
  40d938:	ldr	w0, [x20, #32]
  40d93c:	cmp	w0, #0x25
  40d940:	b.eq	40da30 <ferror@plt+0xc450>  // b.none
  40d944:	adrp	x1, 410000 <ferror@plt+0xea20>
  40d948:	add	x0, x1, #0x6f4
  40d94c:	ldrb	w2, [x1, #1780]
  40d950:	ldrb	w1, [x0, #1]
  40d954:	orr	x1, x2, x1, lsl #8
  40d958:	ldrb	w2, [x0, #2]
  40d95c:	orr	x2, x1, x2, lsl #16
  40d960:	ldrb	w1, [x0, #3]
  40d964:	orr	x1, x2, x1, lsl #24
  40d968:	ldrb	w2, [x0, #4]
  40d96c:	mov	x0, x20
  40d970:	orr	x2, x1, x2, lsl #32
  40d974:	mov	w1, #0x0                   	// #0
  40d978:	bl	40c6ac <ferror@plt+0xb0cc>
  40d97c:	mov	w19, w0
  40d980:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d984:	ldr	w0, [x20, #32]
  40d988:	cmp	w0, #0x25
  40d98c:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40d990:	ldr	x0, [x20, #288]
  40d994:	mov	w1, #0x43                  	// #67
  40d998:	bl	401a00 <ferror@plt+0x420>
  40d99c:	ldr	x0, [x20, #288]
  40d9a0:	mov	x1, x24
  40d9a4:	bl	401a1c <ferror@plt+0x43c>
  40d9a8:	ldr	x0, [x20, #288]
  40d9ac:	add	x0, x0, #0x28
  40d9b0:	ldur	x1, [x0, #-32]
  40d9b4:	str	x1, [sp, #88]
  40d9b8:	add	x1, sp, #0x58
  40d9bc:	bl	4019f4 <ferror@plt+0x414>
  40d9c0:	mov	x1, x25
  40d9c4:	mov	w2, #0x1                   	// #1
  40d9c8:	mov	x0, x20
  40d9cc:	bl	40bf7c <ferror@plt+0xa99c>
  40d9d0:	mov	x0, x20
  40d9d4:	bl	4022d8 <ferror@plt+0xcf8>
  40d9d8:	mov	w19, w0
  40d9dc:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40d9e0:	mov	w1, #0x30                  	// #48
  40d9e4:	b	40db00 <ferror@plt+0xc520>
  40d9e8:	ldr	x1, [x20, #16]
  40d9ec:	mov	w0, #0x2b                  	// #43
  40d9f0:	bl	402510 <ferror@plt+0xf30>
  40d9f4:	b	40d830 <ferror@plt+0xc250>
  40d9f8:	adrp	x0, 410000 <ferror@plt+0xea20>
  40d9fc:	ldr	x19, [x0, #1848]
  40da00:	mov	x0, x19
  40da04:	bl	4012a0 <strlen@plt>
  40da08:	mov	x2, x19
  40da0c:	mov	x1, x0
  40da10:	add	x0, x20, #0x28
  40da14:	bl	401a90 <ferror@plt+0x4b0>
  40da18:	mov	x0, x20
  40da1c:	bl	403780 <ferror@plt+0x21a0>
  40da20:	ldr	x1, [x20, #16]
  40da24:	mov	w0, #0x2b                  	// #43
  40da28:	bl	402510 <ferror@plt+0xf30>
  40da2c:	b	40d8b4 <ferror@plt+0xc2d4>
  40da30:	ldr	x1, [x20, #16]
  40da34:	mov	w0, #0x2b                  	// #43
  40da38:	bl	402510 <ferror@plt+0xf30>
  40da3c:	b	40d97c <ferror@plt+0xc39c>
  40da40:	mov	w1, #0x49                  	// #73
  40da44:	b	40d704 <ferror@plt+0xc124>
  40da48:	mov	x0, x20
  40da4c:	bl	4022d8 <ferror@plt+0xcf8>
  40da50:	mov	w19, w0
  40da54:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40da58:	ldr	w0, [x20, #32]
  40da5c:	cmp	w0, #0x24
  40da60:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40da64:	mov	x0, x20
  40da68:	bl	4022d8 <ferror@plt+0xcf8>
  40da6c:	mov	w19, w0
  40da70:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40da74:	adrp	x1, 410000 <ferror@plt+0xea20>
  40da78:	add	x0, x1, #0x6f4
  40da7c:	ldrb	w2, [x1, #1780]
  40da80:	ldrb	w1, [x0, #1]
  40da84:	orr	x1, x2, x1, lsl #8
  40da88:	ldrb	w2, [x0, #2]
  40da8c:	orr	x2, x1, x2, lsl #16
  40da90:	ldrb	w1, [x0, #3]
  40da94:	orr	x1, x2, x1, lsl #24
  40da98:	ldrb	w2, [x0, #4]
  40da9c:	mov	x0, x20
  40daa0:	orr	x2, x1, x2, lsl #32
  40daa4:	mov	w1, #0x21                  	// #33
  40daa8:	bl	40c6ac <ferror@plt+0xb0cc>
  40daac:	mov	w19, w0
  40dab0:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dab4:	ldr	w0, [x20, #32]
  40dab8:	cmp	w0, #0x25
  40dabc:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40dac0:	mov	x0, x20
  40dac4:	bl	4022d8 <ferror@plt+0xcf8>
  40dac8:	mov	w19, w0
  40dacc:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dad0:	ldr	x0, [x20, #288]
  40dad4:	mov	w1, #0x44                  	// #68
  40dad8:	bl	401a00 <ferror@plt+0x420>
  40dadc:	ldr	x0, [x20, #288]
  40dae0:	ldr	x19, [x0, #48]
  40dae4:	mov	x1, x19
  40dae8:	bl	401a1c <ferror@plt+0x43c>
  40daec:	mov	x1, x19
  40daf0:	mov	x0, x20
  40daf4:	mov	w2, #0x0                   	// #0
  40daf8:	bl	40bf7c <ferror@plt+0xa99c>
  40dafc:	mov	w1, #0x40                  	// #64
  40db00:	mov	x0, x20
  40db04:	bl	40bf28 <ferror@plt+0xa948>
  40db08:	ldr	x0, [x20, #88]
  40db0c:	cmp	x0, x23
  40db10:	b.eq	40df04 <ferror@plt+0xc924>  // b.none
  40db14:	mov	w19, #0x0                   	// #0
  40db18:	cbnz	w19, 40d544 <ferror@plt+0xbf64>
  40db1c:	ldr	w0, [x20, #32]
  40db20:	cmp	w0, #0x2a
  40db24:	b.ne	40d5a0 <ferror@plt+0xbfc0>  // b.any
  40db28:	mov	x0, x20
  40db2c:	bl	4022d8 <ferror@plt+0xcf8>
  40db30:	b	40df38 <ferror@plt+0xc958>
  40db34:	mov	x1, #0x40                  	// #64
  40db38:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40db3c:	add	x0, x0, #0xbd2
  40db40:	bl	4027fc <ferror@plt+0x121c>
  40db44:	mov	x1, #0x9                   	// #9
  40db48:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40db4c:	add	x0, x0, #0xbea
  40db50:	bl	4027fc <ferror@plt+0x121c>
  40db54:	mov	x1, #0xca00                	// #51712
  40db58:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40db5c:	movk	x1, #0x3b9a, lsl #16
  40db60:	add	x0, x0, #0xc02
  40db64:	bl	4027fc <ferror@plt+0x121c>
  40db68:	mov	x1, #0xffffffffffffffff    	// #-1
  40db6c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40db70:	add	x0, x0, #0xc1a
  40db74:	bl	4027fc <ferror@plt+0x121c>
  40db78:	adrp	x0, 40f000 <ferror@plt+0xda20>
  40db7c:	add	x0, x0, #0xb39
  40db80:	bl	4027fc <ferror@plt+0x121c>
  40db84:	mov	x1, #0xca00                	// #51712
  40db88:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40db8c:	movk	x1, #0x3b9a, lsl #16
  40db90:	add	x0, x0, #0xc32
  40db94:	bl	4027fc <ferror@plt+0x121c>
  40db98:	mov	x1, #0xfffffffffffffffe    	// #-2
  40db9c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dba0:	add	x0, x0, #0xc4a
  40dba4:	bl	4027fc <ferror@plt+0x121c>
  40dba8:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbac:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dbb0:	add	x0, x0, #0xc62
  40dbb4:	bl	4027fc <ferror@plt+0x121c>
  40dbb8:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbbc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dbc0:	add	x0, x0, #0xc7a
  40dbc4:	bl	4027fc <ferror@plt+0x121c>
  40dbc8:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbcc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dbd0:	add	x0, x0, #0xc92
  40dbd4:	bl	4027fc <ferror@plt+0x121c>
  40dbd8:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbdc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dbe0:	add	x0, x0, #0xcaa
  40dbe4:	bl	4027fc <ferror@plt+0x121c>
  40dbe8:	mov	x1, #0xffffffffffffffff    	// #-1
  40dbec:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dbf0:	add	x0, x0, #0xcc2
  40dbf4:	bl	4027fc <ferror@plt+0x121c>
  40dbf8:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbfc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40dc00:	add	x0, x0, #0xcda
  40dc04:	bl	4027fc <ferror@plt+0x121c>
  40dc08:	b	40d788 <ferror@plt+0xc1a8>
  40dc0c:	mov	x0, x20
  40dc10:	bl	4022d8 <ferror@plt+0xcf8>
  40dc14:	mov	w19, w0
  40dc18:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dc1c:	ldr	w25, [x20, #32]
  40dc20:	mov	x0, x20
  40dc24:	bl	40c0a8 <ferror@plt+0xaac8>
  40dc28:	tst	w0, #0xff
  40dc2c:	b.ne	40dc90 <ferror@plt+0xc6b0>  // b.any
  40dc30:	adrp	x24, 410000 <ferror@plt+0xea20>
  40dc34:	add	x24, x24, #0x6f9
  40dc38:	cmp	w25, #0x2c
  40dc3c:	b.ne	40dca0 <ferror@plt+0xc6c0>  // b.any
  40dc40:	ldr	x1, [x20, #40]
  40dc44:	mov	w2, #0x41                  	// #65
  40dc48:	mov	x0, x20
  40dc4c:	bl	40366c <ferror@plt+0x208c>
  40dc50:	ldr	x0, [x20, #288]
  40dc54:	mov	w1, #0x40                  	// #64
  40dc58:	bl	401a00 <ferror@plt+0x420>
  40dc5c:	mov	x0, x20
  40dc60:	bl	4022d8 <ferror@plt+0xcf8>
  40dc64:	mov	w19, w0
  40dc68:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dc6c:	ldr	w0, [x20, #32]
  40dc70:	cmp	w0, #0x27
  40dc74:	mov	x0, x20
  40dc78:	b.ne	40dce8 <ferror@plt+0xc708>  // b.any
  40dc7c:	bl	4022d8 <ferror@plt+0xcf8>
  40dc80:	ldr	w25, [x20, #32]
  40dc84:	mov	w19, w0
  40dc88:	cbz	w0, 40dc38 <ferror@plt+0xc658>
  40dc8c:	b	40d544 <ferror@plt+0xbf64>
  40dc90:	ldr	x1, [x20, #16]
  40dc94:	mov	w0, #0x1b                  	// #27
  40dc98:	bl	402510 <ferror@plt+0xf30>
  40dc9c:	b	40d6cc <ferror@plt+0xc0ec>
  40dca0:	ldrb	w1, [x24, #1]
  40dca4:	ldrb	w0, [x24]
  40dca8:	ldrb	w2, [x24, #2]
  40dcac:	orr	x0, x0, x1, lsl #8
  40dcb0:	mov	w1, #0x20                  	// #32
  40dcb4:	orr	x2, x0, x2, lsl #16
  40dcb8:	ldrb	w0, [x24, #3]
  40dcbc:	orr	x0, x2, x0, lsl #24
  40dcc0:	ldrb	w2, [x24, #4]
  40dcc4:	orr	x2, x0, x2, lsl #32
  40dcc8:	mov	x0, x20
  40dccc:	bl	40c6ac <ferror@plt+0xb0cc>
  40dcd0:	mov	w19, w0
  40dcd4:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dcd8:	ldr	x0, [x20, #288]
  40dcdc:	mov	w1, #0x40                  	// #64
  40dce0:	bl	401a00 <ferror@plt+0x420>
  40dce4:	b	40dc6c <ferror@plt+0xc68c>
  40dce8:	bl	40c0a8 <ferror@plt+0xaac8>
  40dcec:	tst	w0, #0xff
  40dcf0:	b.ne	40db08 <ferror@plt+0xc528>  // b.any
  40dcf4:	b	40d728 <ferror@plt+0xc148>
  40dcf8:	mov	x0, x21
  40dcfc:	mov	x1, #0x0                   	// #0
  40dd00:	bl	401c40 <ferror@plt+0x660>
  40dd04:	ldrh	w0, [x0]
  40dd08:	tbz	w0, #2, 40d728 <ferror@plt+0xc148>
  40dd0c:	ldr	x0, [x20, #288]
  40dd10:	ldrb	w0, [x0, #216]
  40dd14:	cmp	w0, #0x0
  40dd18:	mov	x0, x20
  40dd1c:	cset	w24, ne  // ne = any
  40dd20:	add	w24, w24, #0x47
  40dd24:	bl	4022d8 <ferror@plt+0xcf8>
  40dd28:	mov	w19, w0
  40dd2c:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dd30:	ldr	w25, [x20, #32]
  40dd34:	mov	x0, x20
  40dd38:	bl	40c0a8 <ferror@plt+0xaac8>
  40dd3c:	tst	w0, #0xff
  40dd40:	b.eq	40dd54 <ferror@plt+0xc774>  // b.none
  40dd44:	ldr	x0, [x20, #288]
  40dd48:	mov	w1, w24
  40dd4c:	bl	401a00 <ferror@plt+0x420>
  40dd50:	b	40db08 <ferror@plt+0xc528>
  40dd54:	adrp	x1, 410000 <ferror@plt+0xea20>
  40dd58:	add	x0, x1, #0x703
  40dd5c:	ldrb	w2, [x1, #1795]
  40dd60:	ldrb	w1, [x0, #1]
  40dd64:	orr	x1, x2, x1, lsl #8
  40dd68:	ldrb	w2, [x0, #2]
  40dd6c:	orr	x2, x1, x2, lsl #16
  40dd70:	ldrb	w1, [x0, #3]
  40dd74:	orr	x1, x2, x1, lsl #24
  40dd78:	ldrb	w2, [x0, #4]
  40dd7c:	mov	x0, x20
  40dd80:	orr	x2, x1, x2, lsl #32
  40dd84:	mov	w1, #0x20                  	// #32
  40dd88:	bl	40c9bc <ferror@plt+0xb3dc>
  40dd8c:	cmp	w0, #0x0
  40dd90:	mov	w19, w0
  40dd94:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  40dd98:	b.ne	40db18 <ferror@plt+0xc538>  // b.any
  40dd9c:	cmp	w0, #0x6
  40dda0:	b.ne	40ddc0 <ferror@plt+0xc7e0>  // b.any
  40dda4:	ldr	x0, [x20, #288]
  40dda8:	mov	w1, w24
  40ddac:	bl	401a00 <ferror@plt+0x420>
  40ddb0:	mov	x0, x20
  40ddb4:	bl	4022d8 <ferror@plt+0xcf8>
  40ddb8:	mov	w19, w0
  40ddbc:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40ddc0:	cmp	w25, #0x24
  40ddc4:	b.ne	40ddd4 <ferror@plt+0xc7f4>  // b.any
  40ddc8:	ldr	w0, [x20, #36]
  40ddcc:	cmp	w0, #0x25
  40ddd0:	b.eq	40ddfc <ferror@plt+0xc81c>  // b.none
  40ddd4:	ldr	x1, [x20, #16]
  40ddd8:	mov	w0, #0x27                  	// #39
  40dddc:	bl	402510 <ferror@plt+0xf30>
  40dde0:	mov	w19, w0
  40dde4:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dde8:	ldr	x0, [x20, #288]
  40ddec:	mov	w1, #0x46                  	// #70
  40ddf0:	bl	401a00 <ferror@plt+0x420>
  40ddf4:	cbz	w19, 40db08 <ferror@plt+0xc528>
  40ddf8:	b	40d544 <ferror@plt+0xbf64>
  40ddfc:	ldr	x0, [x20, #288]
  40de00:	ldrb	w1, [x0, #216]
  40de04:	cbz	w1, 40dde8 <ferror@plt+0xc808>
  40de08:	ldr	x1, [x20, #16]
  40de0c:	ldr	x2, [x0, #208]
  40de10:	mov	w0, #0x21                  	// #33
  40de14:	bl	402510 <ferror@plt+0xf30>
  40de18:	b	40d6cc <ferror@plt+0xc0ec>
  40de1c:	mov	x0, x20
  40de20:	bl	4022d8 <ferror@plt+0xcf8>
  40de24:	mov	w19, w0
  40de28:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40de2c:	ldr	w0, [x20, #32]
  40de30:	cmp	w0, #0x24
  40de34:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40de38:	mov	x0, x20
  40de3c:	bl	4022d8 <ferror@plt+0xcf8>
  40de40:	mov	w19, w0
  40de44:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40de48:	ldr	x0, [x20, #288]
  40de4c:	add	x0, x0, #0x28
  40de50:	ldr	x1, [x0, #8]
  40de54:	str	x1, [sp, #80]
  40de58:	ldur	x1, [x0, #-32]
  40de5c:	str	x1, [sp, #88]
  40de60:	add	x1, sp, #0x58
  40de64:	bl	4019f4 <ferror@plt+0x414>
  40de68:	add	x1, sp, #0x50
  40de6c:	add	x0, x20, #0xa0
  40de70:	bl	4019f4 <ferror@plt+0x414>
  40de74:	ldr	x0, [x20, #288]
  40de78:	mov	w2, #0x1                   	// #1
  40de7c:	ldr	x24, [x0, #48]
  40de80:	mov	x0, x20
  40de84:	mov	x1, x24
  40de88:	bl	40bf7c <ferror@plt+0xa99c>
  40de8c:	adrp	x1, 410000 <ferror@plt+0xea20>
  40de90:	add	x0, x1, #0x6f4
  40de94:	ldrb	w2, [x1, #1780]
  40de98:	ldrb	w1, [x0, #1]
  40de9c:	orr	x1, x2, x1, lsl #8
  40dea0:	ldrb	w2, [x0, #2]
  40dea4:	orr	x2, x1, x2, lsl #16
  40dea8:	ldrb	w1, [x0, #3]
  40deac:	orr	x1, x2, x1, lsl #24
  40deb0:	ldrb	w2, [x0, #4]
  40deb4:	mov	x0, x20
  40deb8:	orr	x2, x1, x2, lsl #32
  40debc:	mov	w1, #0x21                  	// #33
  40dec0:	bl	40c6ac <ferror@plt+0xb0cc>
  40dec4:	mov	w19, w0
  40dec8:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40decc:	ldr	w0, [x20, #32]
  40ded0:	cmp	w0, #0x25
  40ded4:	b.ne	40d728 <ferror@plt+0xc148>  // b.any
  40ded8:	mov	x0, x20
  40dedc:	bl	4022d8 <ferror@plt+0xcf8>
  40dee0:	mov	w19, w0
  40dee4:	cbnz	w0, 40d544 <ferror@plt+0xbf64>
  40dee8:	ldr	x0, [x20, #288]
  40deec:	mov	w1, #0x44                  	// #68
  40def0:	bl	401a00 <ferror@plt+0x420>
  40def4:	ldr	x0, [x20, #288]
  40def8:	mov	x1, x24
  40defc:	bl	401a1c <ferror@plt+0x43c>
  40df00:	b	40d9e0 <ferror@plt+0xc400>
  40df04:	mov	x0, x21
  40df08:	mov	x1, #0x0                   	// #0
  40df0c:	bl	401c40 <ferror@plt+0x660>
  40df10:	ldrh	w0, [x0]
  40df14:	cmp	w0, w22
  40df18:	b.ne	40db14 <ferror@plt+0xc534>  // b.any
  40df1c:	mov	x0, x20
  40df20:	bl	40c0a8 <ferror@plt+0xaac8>
  40df24:	tst	w0, #0xff
  40df28:	b.ne	40db14 <ferror@plt+0xc534>  // b.any
  40df2c:	ldr	x1, [x20, #16]
  40df30:	mov	w0, #0x18                  	// #24
  40df34:	bl	402510 <ferror@plt+0xf30>
  40df38:	mov	w19, w0
  40df3c:	b	40db18 <ferror@plt+0xc538>
  40df40:	mov	w19, #0x7                   	// #7
  40df44:	b	40db18 <ferror@plt+0xc538>
  40df48:	stp	x29, x30, [sp, #-64]!
  40df4c:	mov	x29, sp
  40df50:	ldr	w1, [x0, #32]
  40df54:	stp	x19, x20, [sp, #16]
  40df58:	stp	x21, x22, [sp, #32]
  40df5c:	mov	x21, x0
  40df60:	str	x23, [sp, #48]
  40df64:	cbnz	w1, 40df78 <ferror@plt+0xc998>
  40df68:	ldr	x1, [x21, #16]
  40df6c:	mov	w0, #0x14                  	// #20
  40df70:	bl	402510 <ferror@plt+0xf30>
  40df74:	b	40e180 <ferror@plt+0xcba0>
  40df78:	cmp	w1, #0x32
  40df7c:	b.ne	40e220 <ferror@plt+0xcc40>  // b.any
  40df80:	ldr	x0, [x0, #88]
  40df84:	cmp	x0, #0x1
  40df88:	b.eq	40dfa8 <ferror@plt+0xc9c8>  // b.none
  40df8c:	ldp	x19, x20, [sp, #16]
  40df90:	mov	w0, #0x18                  	// #24
  40df94:	ldr	x1, [x21, #16]
  40df98:	ldp	x21, x22, [sp, #32]
  40df9c:	ldr	x23, [sp, #48]
  40dfa0:	ldp	x29, x30, [sp], #64
  40dfa4:	b	402510 <ferror@plt+0xf30>
  40dfa8:	add	x0, x21, #0x50
  40dfac:	mov	x1, #0x0                   	// #0
  40dfb0:	bl	401c40 <ferror@plt+0x660>
  40dfb4:	ldrh	w0, [x0]
  40dfb8:	cbnz	w0, 40df8c <ferror@plt+0xc9ac>
  40dfbc:	mov	x0, x21
  40dfc0:	bl	4022d8 <ferror@plt+0xcf8>
  40dfc4:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40dfc8:	ldr	w0, [x21, #32]
  40dfcc:	cmp	w0, #0x2d
  40dfd0:	b.eq	40dfe0 <ferror@plt+0xca00>  // b.none
  40dfd4:	mov	w0, #0x1c                  	// #28
  40dfd8:	ldr	x1, [x21, #16]
  40dfdc:	b	40df70 <ferror@plt+0xc990>
  40dfe0:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40dfe4:	ldr	x0, [x0, #592]
  40dfe8:	ldrh	w0, [x0, #1138]
  40dfec:	tst	w0, #0x6
  40dff0:	b.ne	40e0d8 <ferror@plt+0xcaf8>  // b.any
  40dff4:	ldr	x0, [x21, #40]
  40dff8:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40dffc:	add	x1, x1, #0xcf2
  40e000:	bl	401490 <strcmp@plt>
  40e004:	cmp	w0, #0x0
  40e008:	cset	w19, eq  // eq = none
  40e00c:	mov	x0, x21
  40e010:	bl	4022d8 <ferror@plt+0xcf8>
  40e014:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e018:	cbz	w19, 40e0e0 <ferror@plt+0xcb00>
  40e01c:	ldr	w0, [x21, #32]
  40e020:	cmp	w0, #0x2d
  40e024:	b.ne	40e0e0 <ferror@plt+0xcb00>  // b.any
  40e028:	ldr	x1, [x21, #16]
  40e02c:	mov	w0, #0x2e                  	// #46
  40e030:	bl	402510 <ferror@plt+0xf30>
  40e034:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e038:	mov	x0, x21
  40e03c:	bl	4022d8 <ferror@plt+0xcf8>
  40e040:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e044:	mov	w19, #0x1                   	// #1
  40e048:	ldr	w0, [x21, #32]
  40e04c:	cmp	w0, #0x24
  40e050:	b.ne	40dfd4 <ferror@plt+0xc9f4>  // b.any
  40e054:	ldr	x0, [x21, #40]
  40e058:	ldr	x20, [x21, #280]
  40e05c:	bl	4027dc <ferror@plt+0x11fc>
  40e060:	mov	x1, x0
  40e064:	mov	x0, x20
  40e068:	bl	409470 <ferror@plt+0x7e90>
  40e06c:	mov	x1, x0
  40e070:	mov	x0, x21
  40e074:	bl	403610 <ferror@plt+0x2030>
  40e078:	ldr	x0, [x21, #288]
  40e07c:	strb	w19, [x0, #216]
  40e080:	mov	x0, x21
  40e084:	bl	4022d8 <ferror@plt+0xcf8>
  40e088:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e08c:	add	x19, x21, #0xf0
  40e090:	mov	w23, #0x0                   	// #0
  40e094:	mov	w20, #0x1                   	// #1
  40e098:	ldr	w0, [x21, #32]
  40e09c:	cmp	w0, #0x25
  40e0a0:	b.ne	40e0e8 <ferror@plt+0xcb08>  // b.any
  40e0a4:	cbnz	w23, 40dfd4 <ferror@plt+0xc9f4>
  40e0a8:	mov	w1, #0x6                   	// #6
  40e0ac:	mov	x0, x21
  40e0b0:	bl	40bf28 <ferror@plt+0xa948>
  40e0b4:	mov	x0, x21
  40e0b8:	bl	4022d8 <ferror@plt+0xcf8>
  40e0bc:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e0c0:	ldr	w1, [x21, #32]
  40e0c4:	cmp	w1, #0x29
  40e0c8:	b.eq	40e180 <ferror@plt+0xcba0>  // b.none
  40e0cc:	mov	w0, #0x2f                  	// #47
  40e0d0:	ldr	x1, [x21, #16]
  40e0d4:	b	40df70 <ferror@plt+0xc990>
  40e0d8:	mov	w19, #0x0                   	// #0
  40e0dc:	b	40e00c <ferror@plt+0xca2c>
  40e0e0:	mov	w19, #0x0                   	// #0
  40e0e4:	b	40e048 <ferror@plt+0xca68>
  40e0e8:	cmp	w0, #0x8
  40e0ec:	b.ne	40e1c0 <ferror@plt+0xcbe0>  // b.any
  40e0f0:	mov	x0, x21
  40e0f4:	bl	4022d8 <ferror@plt+0xcf8>
  40e0f8:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e0fc:	ldr	x1, [x21, #16]
  40e100:	mov	w0, #0x2d                  	// #45
  40e104:	bl	402510 <ferror@plt+0xf30>
  40e108:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e10c:	mov	w22, #0x2                   	// #2
  40e110:	ldr	w0, [x21, #32]
  40e114:	cmp	w0, #0x2d
  40e118:	b.ne	40dfd4 <ferror@plt+0xc9f4>  // b.any
  40e11c:	ldr	x1, [x21, #288]
  40e120:	ldr	x2, [x21, #40]
  40e124:	ldr	x0, [x1, #120]
  40e128:	add	x0, x0, #0x1
  40e12c:	str	x0, [x1, #120]
  40e130:	ldr	x1, [x21, #48]
  40e134:	mov	x0, x19
  40e138:	bl	401a90 <ferror@plt+0x4b0>
  40e13c:	mov	x0, x21
  40e140:	bl	4022d8 <ferror@plt+0xcf8>
  40e144:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e148:	ldr	w0, [x21, #32]
  40e14c:	cmp	w0, #0x26
  40e150:	b.ne	40e1c8 <ferror@plt+0xcbe8>  // b.any
  40e154:	cmp	w22, #0x0
  40e158:	mov	x0, x21
  40e15c:	csel	w22, w22, w20, ne  // ne = any
  40e160:	bl	4022d8 <ferror@plt+0xcf8>
  40e164:	cbnz	w0, 40e180 <ferror@plt+0xcba0>
  40e168:	ldr	w0, [x21, #32]
  40e16c:	cmp	w0, #0x28
  40e170:	b.ne	40dfd4 <ferror@plt+0xc9f4>  // b.any
  40e174:	mov	x0, x21
  40e178:	bl	4022d8 <ferror@plt+0xcf8>
  40e17c:	cbz	w0, 40e1e4 <ferror@plt+0xcc04>
  40e180:	cmp	w0, #0x0
  40e184:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  40e188:	b.ne	40e1a4 <ferror@plt+0xcbc4>  // b.any
  40e18c:	adrp	x1, 429000 <ferror@plt+0x27a20>
  40e190:	ldr	x1, [x1, #592]
  40e194:	ldr	w2, [x1, #1128]
  40e198:	ldr	w1, [x1, #1132]
  40e19c:	cmp	w2, w1
  40e1a0:	b.eq	40e228 <ferror@plt+0xcc48>  // b.none
  40e1a4:	mov	w1, w0
  40e1a8:	mov	x0, x21
  40e1ac:	ldp	x19, x20, [sp, #16]
  40e1b0:	ldp	x21, x22, [sp, #32]
  40e1b4:	ldr	x23, [sp, #48]
  40e1b8:	ldp	x29, x30, [sp], #64
  40e1bc:	b	403890 <ferror@plt+0x22b0>
  40e1c0:	mov	w22, #0x0                   	// #0
  40e1c4:	b	40e110 <ferror@plt+0xcb30>
  40e1c8:	cmp	w22, #0x2
  40e1cc:	b.ne	40e1e4 <ferror@plt+0xcc04>  // b.any
  40e1d0:	ldr	x1, [x21, #16]
  40e1d4:	mov	w0, #0x22                  	// #34
  40e1d8:	ldr	x2, [x21, #240]
  40e1dc:	bl	402510 <ferror@plt+0xf30>
  40e1e0:	b	40e180 <ferror@plt+0xcba0>
  40e1e4:	ldr	w0, [x21, #32]
  40e1e8:	cmp	w0, #0x27
  40e1ec:	cset	w23, eq  // eq = none
  40e1f0:	b.eq	40e210 <ferror@plt+0xcc30>  // b.none
  40e1f4:	ldp	x1, x0, [x21, #280]
  40e1f8:	mov	w3, w22
  40e1fc:	ldr	x4, [x21, #16]
  40e200:	ldr	x2, [x21, #240]
  40e204:	bl	40ac10 <ferror@plt+0x9630>
  40e208:	cbz	w0, 40e098 <ferror@plt+0xcab8>
  40e20c:	b	40e180 <ferror@plt+0xcba0>
  40e210:	mov	x0, x21
  40e214:	bl	4022d8 <ferror@plt+0xcf8>
  40e218:	cbz	w0, 40e1f4 <ferror@plt+0xcc14>
  40e21c:	b	40e180 <ferror@plt+0xcba0>
  40e220:	bl	40d4f4 <ferror@plt+0xbf14>
  40e224:	b	40e180 <ferror@plt+0xcba0>
  40e228:	ldp	x19, x20, [sp, #16]
  40e22c:	ldp	x21, x22, [sp, #32]
  40e230:	ldr	x23, [sp, #48]
  40e234:	ldp	x29, x30, [sp], #64
  40e238:	ret
  40e23c:	stp	x29, x30, [sp, #-48]!
  40e240:	mov	x29, sp
  40e244:	stp	x19, x20, [sp, #16]
  40e248:	and	w20, w1, #0xff
  40e24c:	mov	x1, #0x0                   	// #0
  40e250:	stp	x21, x22, [sp, #32]
  40e254:	add	x21, x0, #0x50
  40e258:	mov	x19, x0
  40e25c:	mov	x0, x21
  40e260:	bl	401c40 <ferror@plt+0x660>
  40e264:	ldrh	w1, [x0]
  40e268:	and	w2, w1, #0xfffffff7
  40e26c:	strh	w2, [x0]
  40e270:	tbz	w1, #1, 40e2e8 <ferror@plt+0xcd08>
  40e274:	cbnz	w20, 40e290 <ferror@plt+0xccb0>
  40e278:	ldr	x1, [x19, #16]
  40e27c:	mov	w0, #0x18                  	// #24
  40e280:	ldp	x19, x20, [sp, #16]
  40e284:	ldp	x21, x22, [sp, #32]
  40e288:	ldp	x29, x30, [sp], #48
  40e28c:	b	402510 <ferror@plt+0xf30>
  40e290:	ldr	w0, [x19, #32]
  40e294:	cmp	w0, #0x2f
  40e298:	mov	w0, #0x1                   	// #1
  40e29c:	strb	w0, [x19, #304]
  40e2a0:	b.eq	40e2c4 <ferror@plt+0xcce4>  // b.none
  40e2a4:	ldr	w0, [x19, #32]
  40e2a8:	cmp	w0, #0x22
  40e2ac:	b.ne	40e2e0 <ferror@plt+0xcd00>  // b.any
  40e2b0:	mov	x0, x19
  40e2b4:	ldp	x19, x20, [sp, #16]
  40e2b8:	ldp	x21, x22, [sp, #32]
  40e2bc:	ldp	x29, x30, [sp], #48
  40e2c0:	b	4022d8 <ferror@plt+0xcf8>
  40e2c4:	mov	x0, x19
  40e2c8:	bl	40c184 <ferror@plt+0xaba4>
  40e2cc:	cbz	w0, 40e2a4 <ferror@plt+0xccc4>
  40e2d0:	ldp	x19, x20, [sp, #16]
  40e2d4:	ldp	x21, x22, [sp, #32]
  40e2d8:	ldp	x29, x30, [sp], #48
  40e2dc:	ret
  40e2e0:	mov	w0, #0x0                   	// #0
  40e2e4:	b	40e2d0 <ferror@plt+0xccf0>
  40e2e8:	mov	x0, x19
  40e2ec:	eor	w20, w20, #0x1
  40e2f0:	ldr	x22, [x19, #88]
  40e2f4:	bl	40d4f4 <ferror@plt+0xbf14>
  40e2f8:	cmp	w0, #0x0
  40e2fc:	cset	w1, eq  // eq = none
  40e300:	tst	w1, w20
  40e304:	b.eq	40e2d0 <ferror@plt+0xccf0>  // b.none
  40e308:	mov	x0, x21
  40e30c:	mov	x1, #0x0                   	// #0
  40e310:	bl	401c40 <ferror@plt+0x660>
  40e314:	ldrh	w0, [x0]
  40e318:	tbnz	w0, #3, 40e2e0 <ferror@plt+0xcd00>
  40e31c:	ldr	x0, [x19, #88]
  40e320:	cmp	x0, x22
  40e324:	b.cc	40e2e0 <ferror@plt+0xcd00>  // b.lo, b.ul, b.last
  40e328:	mov	x0, x19
  40e32c:	mov	w1, #0x0                   	// #0
  40e330:	ldp	x19, x20, [sp, #16]
  40e334:	ldp	x21, x22, [sp, #32]
  40e338:	ldp	x29, x30, [sp], #48
  40e33c:	b	40c388 <ferror@plt+0xada8>
  40e340:	adrp	x2, 410000 <ferror@plt+0xea20>
  40e344:	add	x3, x2, #0x6e5
  40e348:	ldrb	w2, [x2, #1765]
  40e34c:	ldrb	w4, [x3, #1]
  40e350:	orr	x4, x2, x4, lsl #8
  40e354:	ldrb	w2, [x3, #2]
  40e358:	orr	x4, x4, x2, lsl #16
  40e35c:	ldrb	w2, [x3, #3]
  40e360:	ldrb	w3, [x3, #4]
  40e364:	orr	x2, x4, x2, lsl #24
  40e368:	orr	x2, x2, x3, lsl #32
  40e36c:	b	40c6ac <ferror@plt+0xb0cc>
  40e370:	adrp	x1, 410000 <ferror@plt+0xea20>
  40e374:	adrp	x2, 410000 <ferror@plt+0xea20>
  40e378:	add	x2, x2, #0x850
  40e37c:	ldr	x3, [x1, #2120]
  40e380:	mov	x1, #0x0                   	// #0
  40e384:	cmp	x3, x1
  40e388:	b.ne	40e394 <ferror@plt+0xcdb4>  // b.any
  40e38c:	mov	w0, #0x0                   	// #0
  40e390:	ret
  40e394:	ldr	w4, [x2, x1, lsl #2]
  40e398:	cmp	w4, w0
  40e39c:	b.hi	40e38c <ferror@plt+0xcdac>  // b.pmore
  40e3a0:	b.eq	40e3ac <ferror@plt+0xcdcc>  // b.none
  40e3a4:	add	x1, x1, #0x1
  40e3a8:	b	40e384 <ferror@plt+0xcda4>
  40e3ac:	mov	w0, #0x1                   	// #1
  40e3b0:	b	40e390 <ferror@plt+0xcdb0>
  40e3b4:	cbz	x1, 40e490 <ferror@plt+0xceb0>
  40e3b8:	ldrsb	w4, [x0]
  40e3bc:	ldrb	w3, [x0]
  40e3c0:	tbnz	w4, #31, 40e3d0 <ferror@plt+0xcdf0>
  40e3c4:	str	w3, [x2]
  40e3c8:	mov	x0, #0x1                   	// #1
  40e3cc:	b	40e3fc <ferror@plt+0xce1c>
  40e3d0:	and	w4, w3, #0xe0
  40e3d4:	cmp	w4, #0xc0
  40e3d8:	b.ne	40e400 <ferror@plt+0xce20>  // b.any
  40e3dc:	cmp	x1, #0x1
  40e3e0:	b.ls	40e490 <ferror@plt+0xceb0>  // b.plast
  40e3e4:	ldrb	w0, [x0, #1]
  40e3e8:	ubfiz	w3, w3, #6, #5
  40e3ec:	and	w0, w0, #0x3f
  40e3f0:	orr	w3, w3, w0
  40e3f4:	mov	x0, #0x2                   	// #2
  40e3f8:	str	w3, [x2]
  40e3fc:	ret
  40e400:	and	w4, w3, #0xf0
  40e404:	cmp	w4, #0xe0
  40e408:	b.ne	40e43c <ferror@plt+0xce5c>  // b.any
  40e40c:	cmp	x1, #0x2
  40e410:	b.ls	40e490 <ferror@plt+0xceb0>  // b.plast
  40e414:	ldrb	w1, [x0, #1]
  40e418:	ubfiz	w3, w3, #12, #4
  40e41c:	ldrb	w0, [x0, #2]
  40e420:	ubfiz	w1, w1, #6, #6
  40e424:	and	w0, w0, #0x3f
  40e428:	orr	w3, w1, w3
  40e42c:	orr	w3, w3, w0
  40e430:	mov	x0, #0x3                   	// #3
  40e434:	str	w3, [x2]
  40e438:	b	40e3fc <ferror@plt+0xce1c>
  40e43c:	and	w4, w3, #0xf8
  40e440:	cmp	w4, #0xf0
  40e444:	b.ne	40e484 <ferror@plt+0xcea4>  // b.any
  40e448:	cmp	x1, #0x3
  40e44c:	b.ls	40e490 <ferror@plt+0xceb0>  // b.plast
  40e450:	ldrb	w1, [x0, #1]
  40e454:	ubfiz	w3, w3, #18, #3
  40e458:	ubfiz	w1, w1, #12, #6
  40e45c:	orr	w3, w1, w3
  40e460:	ldrb	w1, [x0, #2]
  40e464:	ldrb	w0, [x0, #3]
  40e468:	ubfiz	w1, w1, #6, #6
  40e46c:	and	w0, w0, #0x3f
  40e470:	orr	w0, w1, w0
  40e474:	orr	w3, w3, w0
  40e478:	mov	x0, #0x4                   	// #4
  40e47c:	str	w3, [x2]
  40e480:	b	40e3fc <ferror@plt+0xce1c>
  40e484:	mov	w0, #0xfffd                	// #65533
  40e488:	str	w0, [x2]
  40e48c:	b	40e3c8 <ferror@plt+0xcde8>
  40e490:	str	wzr, [x2]
  40e494:	b	40e3c8 <ferror@plt+0xcde8>
  40e498:	mov	x6, x2
  40e49c:	mov	x8, x0
  40e4a0:	mov	x7, x1
  40e4a4:	mov	x9, x3
  40e4a8:	stp	x29, x30, [sp, #-32]!
  40e4ac:	sub	x1, x1, x6
  40e4b0:	add	x0, x0, x6
  40e4b4:	mov	x29, sp
  40e4b8:	add	x2, sp, #0x1c
  40e4bc:	bl	40e3b4 <ferror@plt+0xcdd4>
  40e4c0:	ldr	w10, [sp, #28]
  40e4c4:	mov	x5, x0
  40e4c8:	mov	w0, w10
  40e4cc:	bl	40e370 <ferror@plt+0xcd90>
  40e4d0:	tst	w0, #0xff
  40e4d4:	b.ne	40e570 <ferror@plt+0xcf90>  // b.any
  40e4d8:	cbz	x9, 40e500 <ferror@plt+0xcf20>
  40e4dc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40e4e0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40e4e4:	add	x2, x2, #0x2c0
  40e4e8:	ldr	x1, [x0, #696]
  40e4ec:	mov	x0, #0x0                   	// #0
  40e4f0:	cmp	x0, x1
  40e4f4:	b.ne	40e53c <ferror@plt+0xcf5c>  // b.any
  40e4f8:	mov	x0, #0x1                   	// #1
  40e4fc:	str	x0, [x9]
  40e500:	add	x5, x6, x5
  40e504:	cmp	x5, x7
  40e508:	b.cs	40e530 <ferror@plt+0xcf50>  // b.hs, b.nlast
  40e50c:	add	x2, sp, #0x1c
  40e510:	sub	x1, x7, x5
  40e514:	add	x0, x8, x5
  40e518:	bl	40e3b4 <ferror@plt+0xcdd4>
  40e51c:	mov	x9, x0
  40e520:	ldr	w0, [sp, #28]
  40e524:	bl	40e370 <ferror@plt+0xcd90>
  40e528:	tst	w0, #0xff
  40e52c:	b.ne	40e568 <ferror@plt+0xcf88>  // b.any
  40e530:	sub	x0, x5, x6
  40e534:	ldp	x29, x30, [sp], #32
  40e538:	ret
  40e53c:	ldr	w3, [x2]
  40e540:	cmp	w10, w3
  40e544:	b.cc	40e4f8 <ferror@plt+0xcf18>  // b.lo, b.ul, b.last
  40e548:	ldr	w3, [x2, #4]
  40e54c:	add	x2, x2, #0x8
  40e550:	cmp	w10, w3
  40e554:	b.ls	40e560 <ferror@plt+0xcf80>  // b.plast
  40e558:	add	x0, x0, #0x1
  40e55c:	b	40e4f0 <ferror@plt+0xcf10>
  40e560:	mov	x0, #0x2                   	// #2
  40e564:	b	40e4fc <ferror@plt+0xcf1c>
  40e568:	add	x5, x5, x9
  40e56c:	b	40e504 <ferror@plt+0xcf24>
  40e570:	mov	x0, #0x0                   	// #0
  40e574:	b	40e534 <ferror@plt+0xcf54>
  40e578:	mov	x11, #0x0                   	// #0
  40e57c:	mov	x14, x0
  40e580:	mov	x15, x1
  40e584:	mov	x13, x2
  40e588:	cmp	x11, x2
  40e58c:	mov	x12, #0x0                   	// #0
  40e590:	b.cc	40e59c <ferror@plt+0xcfbc>  // b.lo, b.ul, b.last
  40e594:	mov	x0, x12
  40e598:	ret
  40e59c:	stp	x29, x30, [sp, #-32]!
  40e5a0:	mov	x29, sp
  40e5a4:	mov	x2, x11
  40e5a8:	add	x3, sp, #0x18
  40e5ac:	mov	x1, x15
  40e5b0:	mov	x0, x14
  40e5b4:	bl	40e498 <ferror@plt+0xceb8>
  40e5b8:	add	x11, x11, x0
  40e5bc:	ldr	x0, [sp, #24]
  40e5c0:	cmp	x11, x13
  40e5c4:	add	x12, x12, x0
  40e5c8:	b.cc	40e5a4 <ferror@plt+0xcfc4>  // b.lo, b.ul, b.last
  40e5cc:	mov	x0, x12
  40e5d0:	ldp	x29, x30, [sp], #32
  40e5d4:	ret
  40e5d8:	mov	x12, #0x1060                	// #4192
  40e5dc:	sub	sp, sp, x12
  40e5e0:	stp	x29, x30, [sp]
  40e5e4:	mov	x29, sp
  40e5e8:	stp	x21, x22, [sp, #32]
  40e5ec:	mov	x22, x0
  40e5f0:	mov	x21, x1
  40e5f4:	stp	x23, x24, [sp, #48]
  40e5f8:	adrp	x23, 412000 <ferror@plt+0x10a20>
  40e5fc:	add	x23, x23, #0xcf7
  40e600:	stp	x25, x26, [sp, #64]
  40e604:	add	x26, sp, #0x60
  40e608:	str	x27, [sp, #80]
  40e60c:	mov	x27, #0x3                   	// #3
  40e610:	movk	x27, #0x408, lsl #16
  40e614:	stp	x19, x20, [sp, #16]
  40e618:	mov	x19, #0x0                   	// #0
  40e61c:	mov	x20, #0x0                   	// #0
  40e620:	cmp	x19, x21
  40e624:	b.cc	40e65c <ferror@plt+0xd07c>  // b.lo, b.ul, b.last
  40e628:	mov	x2, x20
  40e62c:	mov	x1, x20
  40e630:	add	x0, sp, #0x60
  40e634:	bl	40e578 <ferror@plt+0xcf98>
  40e638:	mov	x12, #0x1060                	// #4192
  40e63c:	ldp	x29, x30, [sp]
  40e640:	ldp	x19, x20, [sp, #16]
  40e644:	ldp	x21, x22, [sp, #32]
  40e648:	ldp	x23, x24, [sp, #48]
  40e64c:	ldp	x25, x26, [sp, #64]
  40e650:	ldr	x27, [sp, #80]
  40e654:	add	sp, sp, x12
  40e658:	ret
  40e65c:	sub	x25, x21, x19
  40e660:	add	x24, x22, x19
  40e664:	cmp	x25, #0x2
  40e668:	b.ls	40e6c4 <ferror@plt+0xd0e4>  // b.plast
  40e66c:	mov	x1, x24
  40e670:	mov	x0, x23
  40e674:	mov	x2, #0x2                   	// #2
  40e678:	bl	401470 <memcmp@plt>
  40e67c:	cbnz	w0, 40e6c4 <ferror@plt+0xd0e4>
  40e680:	sub	x1, x24, #0x1
  40e684:	mov	x3, #0x2                   	// #2
  40e688:	add	x3, x3, #0x1
  40e68c:	ldrb	w2, [x1, x3]
  40e690:	sub	w0, w2, #0x41
  40e694:	cmp	w2, #0x49
  40e698:	and	w0, w0, #0xff
  40e69c:	ccmp	w0, #0xa, #0x2, ne  // ne = any
  40e6a0:	b.ls	40e6d8 <ferror@plt+0xd0f8>  // b.plast
  40e6a4:	sub	w2, w2, #0x53
  40e6a8:	and	w2, w2, #0xff
  40e6ac:	cmp	w2, #0x1a
  40e6b0:	b.hi	40e6bc <ferror@plt+0xd0dc>  // b.pmore
  40e6b4:	lsr	x2, x27, x2
  40e6b8:	tbnz	w2, #0, 40e6d8 <ferror@plt+0xd0f8>
  40e6bc:	cmp	x25, x3
  40e6c0:	b.ne	40e688 <ferror@plt+0xd0a8>  // b.any
  40e6c4:	ldrb	w0, [x24]
  40e6c8:	add	x19, x19, #0x1
  40e6cc:	strb	w0, [x26, x20]
  40e6d0:	add	x20, x20, #0x1
  40e6d4:	b	40e620 <ferror@plt+0xd040>
  40e6d8:	add	x19, x19, x3
  40e6dc:	b	40e620 <ferror@plt+0xd040>
  40e6e0:	stp	x29, x30, [sp, #-32]!
  40e6e4:	add	x2, x0, #0xb0
  40e6e8:	mov	w1, #0x2                   	// #2
  40e6ec:	mov	x29, sp
  40e6f0:	str	x19, [sp, #16]
  40e6f4:	mov	x19, x0
  40e6f8:	mov	w0, #0x0                   	// #0
  40e6fc:	bl	401530 <tcsetattr@plt>
  40e700:	cmn	w0, #0x1
  40e704:	b.eq	40e70c <ferror@plt+0xd12c>  // b.none
  40e708:	strb	wzr, [x19, #513]
  40e70c:	ldr	x19, [sp, #16]
  40e710:	ldp	x29, x30, [sp], #32
  40e714:	ret
  40e718:	stp	x29, x30, [sp, #-128]!
  40e71c:	mov	x2, #0x4                   	// #4
  40e720:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40e724:	mov	x29, sp
  40e728:	add	x1, x1, #0xcfa
  40e72c:	mov	w0, #0x2                   	// #2
  40e730:	stp	x19, x20, [sp, #16]
  40e734:	str	x21, [sp, #32]
  40e738:	bl	401440 <write@plt>
  40e73c:	cmp	x0, #0x4
  40e740:	b.ne	40e794 <ferror@plt+0xd1b4>  // b.any
  40e744:	add	x19, sp, #0x40
  40e748:	mov	x20, #0x0                   	// #0
  40e74c:	mov	x21, x19
  40e750:	mov	x1, x19
  40e754:	mov	x2, #0x1                   	// #1
  40e758:	mov	w0, #0x0                   	// #0
  40e75c:	bl	401520 <read@plt>
  40e760:	cmp	x0, #0x1
  40e764:	b.ne	40e784 <ferror@plt+0xd1a4>  // b.any
  40e768:	ldrb	w0, [x19]
  40e76c:	cmp	w0, #0x52
  40e770:	b.eq	40e784 <ferror@plt+0xd1a4>  // b.none
  40e774:	add	x20, x20, #0x1
  40e778:	add	x19, x19, #0x1
  40e77c:	cmp	x20, #0x3f
  40e780:	b.ne	40e750 <ferror@plt+0xd170>  // b.any
  40e784:	strb	wzr, [x21, x20]
  40e788:	ldrb	w0, [sp, #64]
  40e78c:	cmp	w0, #0x1b
  40e790:	b.eq	40e79c <ferror@plt+0xd1bc>  // b.none
  40e794:	mov	x0, #0xffffffffffffffff    	// #-1
  40e798:	b	40e7d8 <ferror@plt+0xd1f8>
  40e79c:	ldrb	w0, [sp, #65]
  40e7a0:	cmp	w0, #0x5b
  40e7a4:	b.ne	40e794 <ferror@plt+0xd1b4>  // b.any
  40e7a8:	add	x3, sp, #0x30
  40e7ac:	add	x2, sp, #0x38
  40e7b0:	add	x0, x21, #0x2
  40e7b4:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40e7b8:	add	x1, x1, #0xcff
  40e7bc:	bl	401560 <__isoc99_sscanf@plt>
  40e7c0:	cmp	w0, #0x2
  40e7c4:	b.ne	40e794 <ferror@plt+0xd1b4>  // b.any
  40e7c8:	ldr	x0, [sp, #48]
  40e7cc:	mov	x1, #0xffff                	// #65535
  40e7d0:	cmp	x0, x1
  40e7d4:	csel	x0, x0, xzr, ls  // ls = plast
  40e7d8:	ldp	x19, x20, [sp, #16]
  40e7dc:	ldr	x21, [sp, #32]
  40e7e0:	ldp	x29, x30, [sp], #128
  40e7e4:	ret
  40e7e8:	mov	x6, x0
  40e7ec:	mov	x7, x1
  40e7f0:	mov	x0, x1
  40e7f4:	cbnz	x1, 40e860 <ferror@plt+0xd280>
  40e7f8:	ret
  40e7fc:	sub	x5, x5, #0x1
  40e800:	cmp	x0, x5
  40e804:	b.hi	40e81c <ferror@plt+0xd23c>  // b.pmore
  40e808:	mov	x5, #0x0                   	// #0
  40e80c:	b	40e834 <ferror@plt+0xd254>
  40e810:	mov	x0, x5
  40e814:	cbz	x5, 40e858 <ferror@plt+0xd278>
  40e818:	sub	x5, x0, #0x1
  40e81c:	ldrb	w1, [x6, x5]
  40e820:	and	w1, w1, #0xc0
  40e824:	cmp	w1, #0x80
  40e828:	b.eq	40e7fc <ferror@plt+0xd21c>  // b.none
  40e82c:	cmp	x0, x5
  40e830:	csel	x5, x5, xzr, hi  // hi = pmore
  40e834:	sub	x1, x0, x5
  40e838:	add	x2, sp, #0x1c
  40e83c:	add	x0, x6, x5
  40e840:	bl	40e3b4 <ferror@plt+0xcdd4>
  40e844:	ldr	w0, [sp, #28]
  40e848:	bl	40e370 <ferror@plt+0xcd90>
  40e84c:	tst	w0, #0xff
  40e850:	b.ne	40e810 <ferror@plt+0xd230>  // b.any
  40e854:	sub	x0, x7, x5
  40e858:	ldp	x29, x30, [sp], #32
  40e85c:	ret
  40e860:	stp	x29, x30, [sp, #-32]!
  40e864:	mov	x29, sp
  40e868:	b	40e818 <ferror@plt+0xd238>
  40e86c:	stp	x29, x30, [sp, #-128]!
  40e870:	mov	x29, sp
  40e874:	stp	x19, x20, [sp, #16]
  40e878:	mov	x19, x0
  40e87c:	stp	x21, x22, [sp, #32]
  40e880:	ldp	x21, x20, [x0]
  40e884:	str	x23, [sp, #48]
  40e888:	ldr	x23, [x0, #144]
  40e88c:	sub	x20, x20, #0x1
  40e890:	ldr	x18, [x19, #136]
  40e894:	mov	x2, x23
  40e898:	mov	x1, x20
  40e89c:	mov	x0, x21
  40e8a0:	bl	40e578 <ferror@plt+0xcf98>
  40e8a4:	add	x18, x18, x0
  40e8a8:	ldr	x0, [x19, #160]
  40e8ac:	cmp	x18, x0
  40e8b0:	b.cs	40e9b4 <ferror@plt+0xd3d4>  // b.hs, b.nlast
  40e8b4:	ldr	x18, [x19, #136]
  40e8b8:	mov	x2, x20
  40e8bc:	mov	x1, x20
  40e8c0:	mov	x0, x21
  40e8c4:	bl	40e578 <ferror@plt+0xcf98>
  40e8c8:	add	x18, x18, x0
  40e8cc:	ldr	x0, [x19, #160]
  40e8d0:	cmp	x18, x0
  40e8d4:	b.hi	40e9d8 <ferror@plt+0xd3f8>  // b.pmore
  40e8d8:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40e8dc:	add	x1, x1, #0xd07
  40e8e0:	add	x0, sp, #0x40
  40e8e4:	bl	401510 <strcpy@plt>
  40e8e8:	add	x22, x19, #0x50
  40e8ec:	add	x0, sp, #0x40
  40e8f0:	bl	4012a0 <strlen@plt>
  40e8f4:	mov	x1, x0
  40e8f8:	add	x2, sp, #0x40
  40e8fc:	mov	x0, x22
  40e900:	bl	401a90 <ferror@plt+0x4b0>
  40e904:	adrp	x0, 429000 <ferror@plt+0x27a20>
  40e908:	ldr	x1, [x0, #592]
  40e90c:	ldrh	w0, [x1, #1138]
  40e910:	tbnz	w0, #7, 40e930 <ferror@plt+0xd350>
  40e914:	ldrb	w1, [x1, #1141]
  40e918:	cbz	w1, 40e930 <ferror@plt+0xd350>
  40e91c:	tst	w0, #0x6
  40e920:	b.ne	40e930 <ferror@plt+0xd350>  // b.any
  40e924:	ldr	x1, [x19, #120]
  40e928:	mov	x0, x22
  40e92c:	bl	401b00 <ferror@plt+0x520>
  40e930:	mov	x1, x21
  40e934:	mov	x0, x22
  40e938:	bl	401b00 <ferror@plt+0x520>
  40e93c:	add	x0, sp, #0x40
  40e940:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40e944:	add	x1, x1, #0xd09
  40e948:	bl	401510 <strcpy@plt>
  40e94c:	add	x1, sp, #0x40
  40e950:	mov	x0, x22
  40e954:	bl	401b00 <ferror@plt+0x520>
  40e958:	mov	x2, x23
  40e95c:	mov	x1, x20
  40e960:	mov	x0, x21
  40e964:	bl	40e578 <ferror@plt+0xcf98>
  40e968:	ldr	x3, [x19, #136]
  40e96c:	adds	x3, x0, x3
  40e970:	b.eq	40e994 <ferror@plt+0xd3b4>  // b.none
  40e974:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40e978:	add	x2, x2, #0xd0e
  40e97c:	mov	x1, #0x40                  	// #64
  40e980:	add	x0, sp, x1
  40e984:	bl	4012f0 <snprintf@plt>
  40e988:	add	x1, sp, #0x40
  40e98c:	mov	x0, x22
  40e990:	bl	401b00 <ferror@plt+0x520>
  40e994:	ldr	x2, [x19, #88]
  40e998:	cbnz	x2, 40e9ec <ferror@plt+0xd40c>
  40e99c:	mov	w0, #0x0                   	// #0
  40e9a0:	ldp	x19, x20, [sp, #16]
  40e9a4:	ldp	x21, x22, [sp, #32]
  40e9a8:	ldr	x23, [sp, #48]
  40e9ac:	ldp	x29, x30, [sp], #128
  40e9b0:	ret
  40e9b4:	mov	x1, x20
  40e9b8:	mov	x0, x21
  40e9bc:	mov	x3, #0x0                   	// #0
  40e9c0:	mov	x2, #0x0                   	// #0
  40e9c4:	bl	40e498 <ferror@plt+0xceb8>
  40e9c8:	add	x21, x21, x0
  40e9cc:	sub	x20, x20, x0
  40e9d0:	sub	x23, x23, x0
  40e9d4:	b	40e890 <ferror@plt+0xd2b0>
  40e9d8:	mov	x1, x20
  40e9dc:	mov	x0, x21
  40e9e0:	bl	40e7e8 <ferror@plt+0xd208>
  40e9e4:	sub	x20, x20, x0
  40e9e8:	b	40e8b4 <ferror@plt+0xd2d4>
  40e9ec:	ldr	x1, [x19, #80]
  40e9f0:	sub	x2, x2, #0x1
  40e9f4:	mov	w0, #0x2                   	// #2
  40e9f8:	bl	401440 <write@plt>
  40e9fc:	ldr	x1, [x19, #88]
  40ea00:	sub	x1, x1, #0x1
  40ea04:	cmp	x0, x1
  40ea08:	b.eq	40e99c <ferror@plt+0xd3bc>  // b.none
  40ea0c:	mov	x1, #0x0                   	// #0
  40ea10:	mov	w0, #0x5                   	// #5
  40ea14:	bl	402510 <ferror@plt+0xf30>
  40ea18:	b	40e9a0 <ferror@plt+0xd3c0>
  40ea1c:	ldr	x1, [x0, #144]
  40ea20:	cbz	x1, 40ea50 <ferror@plt+0xd470>
  40ea24:	stp	x29, x30, [sp, #-16]!
  40ea28:	mov	x8, x0
  40ea2c:	mov	x29, sp
  40ea30:	ldr	x0, [x0]
  40ea34:	bl	40e7e8 <ferror@plt+0xd208>
  40ea38:	ldr	x1, [x8, #144]
  40ea3c:	sub	x1, x1, x0
  40ea40:	str	x1, [x8, #144]
  40ea44:	mov	x0, x8
  40ea48:	ldp	x29, x30, [sp], #16
  40ea4c:	b	40e86c <ferror@plt+0xd28c>
  40ea50:	mov	w0, #0x0                   	// #0
  40ea54:	ret
  40ea58:	ldr	x1, [x0, #8]
  40ea5c:	ldr	x2, [x0, #144]
  40ea60:	sub	x1, x1, #0x1
  40ea64:	cmp	x2, x1
  40ea68:	b.eq	40ea9c <ferror@plt+0xd4bc>  // b.none
  40ea6c:	stp	x29, x30, [sp, #-16]!
  40ea70:	mov	x11, x0
  40ea74:	mov	x3, #0x0                   	// #0
  40ea78:	mov	x29, sp
  40ea7c:	ldr	x0, [x0]
  40ea80:	bl	40e498 <ferror@plt+0xceb8>
  40ea84:	ldr	x1, [x11, #144]
  40ea88:	add	x1, x1, x0
  40ea8c:	str	x1, [x11, #144]
  40ea90:	mov	x0, x11
  40ea94:	ldp	x29, x30, [sp], #16
  40ea98:	b	40e86c <ferror@plt+0xd28c>
  40ea9c:	mov	w0, #0x0                   	// #0
  40eaa0:	ret
  40eaa4:	ldr	x2, [x0, #8]
  40eaa8:	ldr	x3, [x0, #144]
  40eaac:	sub	x2, x2, #0x1
  40eab0:	cmp	x3, x2
  40eab4:	b.eq	40eac0 <ferror@plt+0xd4e0>  // b.none
  40eab8:	str	x2, [x0, #144]
  40eabc:	b	40e86c <ferror@plt+0xd28c>
  40eac0:	mov	w0, #0x0                   	// #0
  40eac4:	ret
  40eac8:	stp	x29, x30, [sp, #-64]!
  40eacc:	mov	x29, sp
  40ead0:	str	x21, [sp, #32]
  40ead4:	mov	w21, w1
  40ead8:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40eadc:	add	x1, x1, #0xd16
  40eae0:	stp	x19, x20, [sp, #16]
  40eae4:	mov	x20, x0
  40eae8:	ldrh	w2, [x1]
  40eaec:	ldrb	w1, [x1, #2]
  40eaf0:	strb	w1, [sp, #58]
  40eaf4:	mov	w1, #0xa                   	// #10
  40eaf8:	strh	w1, [sp, #48]
  40eafc:	add	w1, w21, #0x40
  40eb00:	strh	w2, [sp, #56]
  40eb04:	strb	w1, [sp, #57]
  40eb08:	add	x1, sp, #0x38
  40eb0c:	bl	401b00 <ferror@plt+0x520>
  40eb10:	mov	x0, x20
  40eb14:	bl	40e86c <ferror@plt+0xd28c>
  40eb18:	mov	w19, w0
  40eb1c:	cbnz	w0, 40eb6c <ferror@plt+0xd58c>
  40eb20:	mov	x0, x20
  40eb24:	mov	x1, #0x3                   	// #3
  40eb28:	bl	401934 <ferror@plt+0x354>
  40eb2c:	sub	w21, w21, #0x3
  40eb30:	mov	x0, x20
  40eb34:	mov	w1, #0x0                   	// #0
  40eb38:	bl	401a00 <ferror@plt+0x420>
  40eb3c:	cmp	w21, #0x1
  40eb40:	b.ls	40eb6c <ferror@plt+0xd58c>  // b.plast
  40eb44:	add	x1, sp, #0x30
  40eb48:	mov	x2, #0x1                   	// #1
  40eb4c:	mov	w0, #0x2                   	// #2
  40eb50:	bl	401440 <write@plt>
  40eb54:	cmp	x0, #0x1
  40eb58:	b.eq	40eb80 <ferror@plt+0xd5a0>  // b.none
  40eb5c:	mov	x1, #0x0                   	// #0
  40eb60:	mov	w0, #0x5                   	// #5
  40eb64:	bl	402510 <ferror@plt+0xf30>
  40eb68:	mov	w19, w0
  40eb6c:	mov	w0, w19
  40eb70:	ldp	x19, x20, [sp, #16]
  40eb74:	ldr	x21, [sp, #32]
  40eb78:	ldp	x29, x30, [sp], #64
  40eb7c:	ret
  40eb80:	mov	x0, x20
  40eb84:	bl	40e86c <ferror@plt+0xd28c>
  40eb88:	b	40eb68 <ferror@plt+0xd588>
  40eb8c:	stp	x29, x30, [sp, #-32]!
  40eb90:	mov	x29, sp
  40eb94:	ldr	x2, [x0, #8]
  40eb98:	stp	x19, x20, [sp, #16]
  40eb9c:	mov	x20, x0
  40eba0:	ldr	x3, [x0, #144]
  40eba4:	sub	x2, x2, #0x1
  40eba8:	ldr	x0, [x0]
  40ebac:	mov	x19, x3
  40ebb0:	cmp	x19, x2
  40ebb4:	b.cs	40ebdc <ferror@plt+0xd5fc>  // b.hs, b.nlast
  40ebb8:	ldrb	w1, [x0, x19]
  40ebbc:	cmp	w1, #0x20
  40ebc0:	b.eq	40ec10 <ferror@plt+0xd630>  // b.none
  40ebc4:	ldrb	w1, [x0, x19]
  40ebc8:	cmp	w1, #0x20
  40ebcc:	b.eq	40ebdc <ferror@plt+0xd5fc>  // b.none
  40ebd0:	add	x19, x19, #0x1
  40ebd4:	cmp	x2, x19
  40ebd8:	b.hi	40ebc4 <ferror@plt+0xd5e4>  // b.pmore
  40ebdc:	add	x1, x0, x19
  40ebe0:	sub	x2, x2, x19
  40ebe4:	add	x0, x0, x3
  40ebe8:	bl	401290 <memmove@plt>
  40ebec:	ldr	x0, [x20, #8]
  40ebf0:	ldr	x1, [x20, #144]
  40ebf4:	add	x0, x0, x1
  40ebf8:	sub	x19, x0, x19
  40ebfc:	str	x19, [x20, #8]
  40ec00:	mov	x0, x20
  40ec04:	ldp	x19, x20, [sp, #16]
  40ec08:	ldp	x29, x30, [sp], #32
  40ec0c:	b	40e86c <ferror@plt+0xd28c>
  40ec10:	add	x19, x19, #0x1
  40ec14:	b	40ebb0 <ferror@plt+0xd5d0>
  40ec18:	stp	x29, x30, [sp, #-64]!
  40ec1c:	mov	x29, sp
  40ec20:	stp	x19, x20, [sp, #16]
  40ec24:	mov	x19, x0
  40ec28:	ldr	x0, [x0, #48]
  40ec2c:	str	x21, [sp, #32]
  40ec30:	cmp	x0, #0x1
  40ec34:	b.ls	40ec8c <ferror@plt+0xd6ac>  // b.plast
  40ec38:	mov	x20, x19
  40ec3c:	and	w21, w1, #0xff
  40ec40:	ldr	x0, [x20], #40
  40ec44:	bl	4027dc <ferror@plt+0x11fc>
  40ec48:	str	x0, [sp, #56]
  40ec4c:	ldr	x0, [x19, #48]
  40ec50:	add	x2, sp, #0x38
  40ec54:	ldr	x1, [x19, #168]
  40ec58:	sub	x0, x0, #0x1
  40ec5c:	sub	x1, x0, x1
  40ec60:	mov	x0, x20
  40ec64:	bl	401be0 <ferror@plt+0x600>
  40ec68:	ldr	x0, [x19, #168]
  40ec6c:	cmp	w21, #0x0
  40ec70:	mov	x1, #0xffffffffffffffff    	// #-1
  40ec74:	cneg	x1, x1, ne  // ne = any
  40ec78:	add	x0, x0, x1
  40ec7c:	str	x0, [x19, #168]
  40ec80:	cmn	x0, #0x1
  40ec84:	b.ne	40ec94 <ferror@plt+0xd6b4>  // b.any
  40ec88:	str	xzr, [x19, #168]
  40ec8c:	mov	w0, #0x0                   	// #0
  40ec90:	b	40ece8 <ferror@plt+0xd708>
  40ec94:	ldr	x2, [x19, #48]
  40ec98:	sub	x1, x2, #0x1
  40ec9c:	cmp	x0, x2
  40eca0:	b.cc	40ecac <ferror@plt+0xd6cc>  // b.lo, b.ul, b.last
  40eca4:	str	x1, [x19, #168]
  40eca8:	b	40ec8c <ferror@plt+0xd6ac>
  40ecac:	sub	x1, x1, x0
  40ecb0:	mov	x0, x20
  40ecb4:	bl	401c30 <ferror@plt+0x650>
  40ecb8:	ldr	x20, [x0]
  40ecbc:	mov	x0, x20
  40ecc0:	bl	4012a0 <strlen@plt>
  40ecc4:	mov	x2, x20
  40ecc8:	mov	x1, x0
  40eccc:	mov	x0, x19
  40ecd0:	bl	401a90 <ferror@plt+0x4b0>
  40ecd4:	ldr	x0, [x19, #8]
  40ecd8:	sub	x0, x0, #0x1
  40ecdc:	str	x0, [x19, #144]
  40ece0:	mov	x0, x19
  40ece4:	bl	40e86c <ferror@plt+0xd28c>
  40ece8:	ldp	x19, x20, [sp, #16]
  40ecec:	ldr	x21, [sp, #32]
  40ecf0:	ldp	x29, x30, [sp], #64
  40ecf4:	ret
  40ecf8:	stp	x29, x30, [sp, #-48]!
  40ecfc:	mov	x29, sp
  40ed00:	stp	x19, x20, [sp, #16]
  40ed04:	ldr	x20, [x0, #8]
  40ed08:	str	x21, [sp, #32]
  40ed0c:	subs	x20, x20, #0x1
  40ed10:	b.eq	40ed24 <ferror@plt+0xd744>  // b.none
  40ed14:	mov	x19, x0
  40ed18:	ldr	x0, [x0, #144]
  40ed1c:	cmp	x0, x20
  40ed20:	b.cc	40ed40 <ferror@plt+0xd760>  // b.lo, b.ul, b.last
  40ed24:	mov	w0, #0x0                   	// #0
  40ed28:	ldp	x19, x20, [sp, #16]
  40ed2c:	ldr	x21, [sp, #32]
  40ed30:	ldp	x29, x30, [sp], #48
  40ed34:	ret
  40ed38:	add	x21, x21, #0x1
  40ed3c:	str	x21, [x19, #144]
  40ed40:	ldr	x21, [x19, #144]
  40ed44:	cmp	x21, x20
  40ed48:	b.cs	40ed64 <ferror@plt+0xd784>  // b.hs, b.nlast
  40ed4c:	bl	4014a0 <__ctype_b_loc@plt>
  40ed50:	ldr	x1, [x19]
  40ed54:	ldr	x0, [x0]
  40ed58:	ldrb	w1, [x1, x21]
  40ed5c:	ldrh	w0, [x0, x1, lsl #1]
  40ed60:	tbnz	w0, #13, 40ed38 <ferror@plt+0xd758>
  40ed64:	ldr	x21, [x19, #144]
  40ed68:	cmp	x21, x20
  40ed6c:	b.cs	40ed88 <ferror@plt+0xd7a8>  // b.hs, b.nlast
  40ed70:	bl	4014a0 <__ctype_b_loc@plt>
  40ed74:	ldr	x1, [x19]
  40ed78:	ldr	x0, [x0]
  40ed7c:	ldrb	w1, [x1, x21]
  40ed80:	ldrh	w0, [x0, x1, lsl #1]
  40ed84:	tbz	w0, #13, 40ed9c <ferror@plt+0xd7bc>
  40ed88:	mov	x0, x19
  40ed8c:	ldp	x19, x20, [sp, #16]
  40ed90:	ldr	x21, [sp, #32]
  40ed94:	ldp	x29, x30, [sp], #48
  40ed98:	b	40e86c <ferror@plt+0xd28c>
  40ed9c:	add	x21, x21, #0x1
  40eda0:	str	x21, [x19, #144]
  40eda4:	b	40ed64 <ferror@plt+0xd784>
  40eda8:	stp	x29, x30, [sp, #-32]!
  40edac:	mov	x29, sp
  40edb0:	stp	x19, x20, [sp, #16]
  40edb4:	mov	x19, x0
  40edb8:	ldr	x0, [x0, #8]
  40edbc:	cmp	x0, #0x1
  40edc0:	b.ne	40edd8 <ferror@plt+0xd7f8>  // b.any
  40edc4:	mov	w0, #0x0                   	// #0
  40edc8:	ldp	x19, x20, [sp, #16]
  40edcc:	ldp	x29, x30, [sp], #32
  40edd0:	ret
  40edd4:	str	x20, [x19, #144]
  40edd8:	ldr	x20, [x19, #144]
  40eddc:	cbz	x20, 40edfc <ferror@plt+0xd81c>
  40ede0:	bl	4014a0 <__ctype_b_loc@plt>
  40ede4:	sub	x20, x20, #0x1
  40ede8:	ldr	x1, [x19]
  40edec:	ldr	x0, [x0]
  40edf0:	ldrb	w1, [x1, x20]
  40edf4:	ldrh	w0, [x0, x1, lsl #1]
  40edf8:	tbnz	w0, #13, 40edd4 <ferror@plt+0xd7f4>
  40edfc:	ldr	x20, [x19, #144]
  40ee00:	cbz	x20, 40ee20 <ferror@plt+0xd840>
  40ee04:	bl	4014a0 <__ctype_b_loc@plt>
  40ee08:	sub	x20, x20, #0x1
  40ee0c:	ldr	x1, [x19]
  40ee10:	ldr	x0, [x0]
  40ee14:	ldrb	w1, [x1, x20]
  40ee18:	ldrh	w0, [x0, x1, lsl #1]
  40ee1c:	tbz	w0, #13, 40ee30 <ferror@plt+0xd850>
  40ee20:	mov	x0, x19
  40ee24:	ldp	x19, x20, [sp, #16]
  40ee28:	ldp	x29, x30, [sp], #32
  40ee2c:	b	40e86c <ferror@plt+0xd28c>
  40ee30:	str	x20, [x19, #144]
  40ee34:	b	40edfc <ferror@plt+0xd81c>
  40ee38:	stp	x29, x30, [sp, #-48]!
  40ee3c:	mov	x29, sp
  40ee40:	stp	x19, x20, [sp, #16]
  40ee44:	mov	x19, x0
  40ee48:	mov	x20, x2
  40ee4c:	ldr	x0, [x0, #8]
  40ee50:	stp	x21, x22, [sp, #32]
  40ee54:	mov	x21, x1
  40ee58:	mov	x1, x2
  40ee5c:	bl	402770 <ferror@plt+0x1190>
  40ee60:	mov	x1, x0
  40ee64:	mov	x0, x19
  40ee68:	bl	4018dc <ferror@plt+0x2fc>
  40ee6c:	ldr	x2, [x19, #8]
  40ee70:	ldr	x1, [x19, #144]
  40ee74:	sub	x2, x2, #0x1
  40ee78:	cmp	x1, x2
  40ee7c:	b.ne	40ef20 <ferror@plt+0xd940>  // b.any
  40ee80:	mov	x0, x19
  40ee84:	bl	401c30 <ferror@plt+0x650>
  40ee88:	mov	x2, x20
  40ee8c:	mov	x1, x21
  40ee90:	bl	401280 <memcpy@plt>
  40ee94:	ldr	x0, [x19, #144]
  40ee98:	ldr	x1, [x19, #8]
  40ee9c:	add	x0, x0, x20
  40eea0:	str	x0, [x19, #144]
  40eea4:	sub	x0, x20, #0x1
  40eea8:	add	x0, x1, x0
  40eeac:	str	x0, [x19, #8]
  40eeb0:	mov	w1, #0x0                   	// #0
  40eeb4:	mov	x0, x19
  40eeb8:	bl	401a00 <ferror@plt+0x420>
  40eebc:	ldp	x0, x1, [x19, #120]
  40eec0:	ldr	x22, [x19, #8]
  40eec4:	sub	x22, x22, #0x1
  40eec8:	bl	40e5d8 <ferror@plt+0xcff8>
  40eecc:	mov	x18, x0
  40eed0:	ldr	x0, [x19]
  40eed4:	mov	x2, x22
  40eed8:	mov	x1, x22
  40eedc:	bl	40e578 <ferror@plt+0xcf98>
  40eee0:	add	x18, x18, x0
  40eee4:	ldr	x0, [x19, #160]
  40eee8:	cmp	x0, x18
  40eeec:	b.ls	40ef74 <ferror@plt+0xd994>  // b.plast
  40eef0:	mov	x2, x20
  40eef4:	mov	x1, x21
  40eef8:	mov	w0, #0x2                   	// #2
  40eefc:	bl	401440 <write@plt>
  40ef00:	cmp	x0, x20
  40ef04:	b.eq	40ef88 <ferror@plt+0xd9a8>  // b.none
  40ef08:	ldp	x19, x20, [sp, #16]
  40ef0c:	mov	x1, #0x0                   	// #0
  40ef10:	ldp	x21, x22, [sp, #32]
  40ef14:	mov	w0, #0x5                   	// #5
  40ef18:	ldp	x29, x30, [sp], #48
  40ef1c:	b	402510 <ferror@plt+0xf30>
  40ef20:	add	x3, x1, x20
  40ef24:	sub	x2, x2, x1
  40ef28:	ldr	x0, [x19]
  40ef2c:	add	x1, x0, x1
  40ef30:	add	x0, x0, x3
  40ef34:	bl	401290 <memmove@plt>
  40ef38:	ldr	x3, [x19]
  40ef3c:	mov	x2, x20
  40ef40:	ldr	x0, [x19, #144]
  40ef44:	mov	x1, x21
  40ef48:	add	x0, x3, x0
  40ef4c:	bl	401280 <memcpy@plt>
  40ef50:	ldr	x2, [x19, #8]
  40ef54:	ldr	x0, [x19, #144]
  40ef58:	add	x0, x0, x20
  40ef5c:	add	x20, x20, x2
  40ef60:	ldr	x2, [x19]
  40ef64:	str	x20, [x19, #8]
  40ef68:	str	x0, [x19, #144]
  40ef6c:	add	x20, x2, x20
  40ef70:	sturb	wzr, [x20, #-1]
  40ef74:	mov	x0, x19
  40ef78:	ldp	x19, x20, [sp, #16]
  40ef7c:	ldp	x21, x22, [sp, #32]
  40ef80:	ldp	x29, x30, [sp], #48
  40ef84:	b	40e86c <ferror@plt+0xd28c>
  40ef88:	mov	w0, #0x0                   	// #0
  40ef8c:	ldp	x19, x20, [sp, #16]
  40ef90:	ldp	x21, x22, [sp, #32]
  40ef94:	ldp	x29, x30, [sp], #48
  40ef98:	ret
  40ef9c:	stp	x29, x30, [sp, #-64]!
  40efa0:	mov	x29, sp
  40efa4:	stp	x19, x20, [sp, #16]
  40efa8:	mov	x19, x0
  40efac:	add	x20, x0, #0x28
  40efb0:	ldr	x0, [x0, #48]
  40efb4:	str	x21, [sp, #32]
  40efb8:	str	x1, [sp, #56]
  40efbc:	cbz	x0, 40f010 <ferror@plt+0xda30>
  40efc0:	mov	x1, #0x0                   	// #0
  40efc4:	mov	x0, x20
  40efc8:	bl	401c40 <ferror@plt+0x660>
  40efcc:	ldr	x0, [x0]
  40efd0:	ldr	x21, [sp, #56]
  40efd4:	mov	x1, x21
  40efd8:	bl	401490 <strcmp@plt>
  40efdc:	cbnz	w0, 40eff8 <ferror@plt+0xda18>
  40efe0:	mov	x0, x21
  40efe4:	bl	4014c0 <free@plt>
  40efe8:	ldp	x19, x20, [sp, #16]
  40efec:	ldr	x21, [sp, #32]
  40eff0:	ldp	x29, x30, [sp], #64
  40eff4:	ret
  40eff8:	ldr	x0, [x19, #48]
  40effc:	cmp	x0, #0x80
  40f000:	b.ne	40f010 <ferror@plt+0xda30>  // b.any
  40f004:	mov	x0, x20
  40f008:	mov	x1, #0x0                   	// #0
  40f00c:	bl	401b78 <ferror@plt+0x598>
  40f010:	add	x1, sp, #0x38
  40f014:	mov	x0, x20
  40f018:	bl	4019f4 <ferror@plt+0x414>
  40f01c:	b	40efe8 <ferror@plt+0xda08>
  40f020:	stp	x29, x30, [sp, #-128]!
  40f024:	mov	x1, #0x5413                	// #21523
  40f028:	mov	x29, sp
  40f02c:	stp	x19, x20, [sp, #16]
  40f030:	add	x2, sp, #0x38
  40f034:	mov	x19, x0
  40f038:	str	x21, [sp, #32]
  40f03c:	stp	xzr, xzr, [x0, #144]
  40f040:	str	xzr, [x0, #168]
  40f044:	mov	w0, #0x2                   	// #2
  40f048:	bl	4015c0 <ioctl@plt>
  40f04c:	cmn	w0, #0x1
  40f050:	b.eq	40f05c <ferror@plt+0xda7c>  // b.none
  40f054:	ldrh	w20, [sp, #58]
  40f058:	cbnz	w20, 40f130 <ferror@plt+0xdb50>
  40f05c:	bl	40e718 <ferror@plt+0xd138>
  40f060:	mov	x21, x0
  40f064:	cmn	x0, #0x1
  40f068:	b.ne	40f09c <ferror@plt+0xdabc>  // b.any
  40f06c:	mov	x0, #0x50                  	// #80
  40f070:	str	x0, [x19, #160]
  40f074:	adrp	x0, 40f000 <ferror@plt+0xda20>
  40f078:	add	x0, x0, #0xb3a
  40f07c:	bl	4027dc <ferror@plt+0x11fc>
  40f080:	mov	x1, x0
  40f084:	mov	x0, x19
  40f088:	bl	40ef9c <ferror@plt+0xd9bc>
  40f08c:	mov	x0, x19
  40f090:	bl	401b44 <ferror@plt+0x564>
  40f094:	mov	w0, #0x0                   	// #0
  40f098:	b	40f120 <ferror@plt+0xdb40>
  40f09c:	mov	x2, #0x6                   	// #6
  40f0a0:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40f0a4:	mov	w0, #0x2                   	// #2
  40f0a8:	add	x1, x1, #0xd19
  40f0ac:	bl	401440 <write@plt>
  40f0b0:	cmp	x0, #0x6
  40f0b4:	b.ne	40f06c <ferror@plt+0xda8c>  // b.any
  40f0b8:	bl	40e718 <ferror@plt+0xd138>
  40f0bc:	mov	x20, x0
  40f0c0:	cmn	x0, #0x1
  40f0c4:	b.eq	40f06c <ferror@plt+0xda8c>  // b.none
  40f0c8:	cmp	x21, x0
  40f0cc:	b.cs	40f134 <ferror@plt+0xdb54>  // b.hs, b.nlast
  40f0d0:	sub	x3, x0, x21
  40f0d4:	adrp	x2, 412000 <ferror@plt+0x10a20>
  40f0d8:	add	x2, x2, #0xd20
  40f0dc:	mov	x1, #0x40                  	// #64
  40f0e0:	add	x0, sp, x1
  40f0e4:	bl	4012f0 <snprintf@plt>
  40f0e8:	add	x0, sp, #0x40
  40f0ec:	bl	4012a0 <strlen@plt>
  40f0f0:	mov	x21, x0
  40f0f4:	mov	x2, x0
  40f0f8:	add	x1, sp, #0x40
  40f0fc:	mov	w0, #0x2                   	// #2
  40f100:	bl	401440 <write@plt>
  40f104:	cmp	x0, x21
  40f108:	b.eq	40f134 <ferror@plt+0xdb54>  // b.none
  40f10c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f110:	str	x0, [x19, #160]
  40f114:	mov	x1, #0x0                   	// #0
  40f118:	mov	w0, #0x5                   	// #5
  40f11c:	bl	402510 <ferror@plt+0xf30>
  40f120:	ldp	x19, x20, [sp, #16]
  40f124:	ldr	x21, [sp, #32]
  40f128:	ldp	x29, x30, [sp], #128
  40f12c:	ret
  40f130:	and	x20, x20, #0xffff
  40f134:	str	x20, [x19, #160]
  40f138:	b	40f074 <ferror@plt+0xda94>
  40f13c:	stp	x29, x30, [sp, #-176]!
  40f140:	mov	x29, sp
  40f144:	stp	x21, x22, [sp, #32]
  40f148:	adrp	x21, 429000 <ferror@plt+0x27a20>
  40f14c:	mov	x22, x1
  40f150:	stp	x19, x20, [sp, #16]
  40f154:	mov	x20, x0
  40f158:	ldr	x0, [x21, #592]
  40f15c:	stp	x23, x24, [sp, #48]
  40f160:	mov	x23, x2
  40f164:	stp	x25, x26, [sp, #64]
  40f168:	ldrh	w1, [x0, #1138]
  40f16c:	stp	x27, x28, [sp, #80]
  40f170:	tbz	w1, #8, 40f960 <ferror@plt+0xe380>
  40f174:	ldrb	w0, [x0, #1778]
  40f178:	cbnz	w0, 40f960 <ferror@plt+0xe380>
  40f17c:	ldrb	w0, [x20, #513]
  40f180:	cbnz	w0, 40f1ac <ferror@plt+0xdbcc>
  40f184:	add	x19, x20, #0xb0
  40f188:	mov	x1, x19
  40f18c:	bl	401300 <tcgetattr@plt>
  40f190:	cmn	w0, #0x1
  40f194:	b.ne	40f224 <ferror@plt+0xdc44>  // b.any
  40f198:	mov	x1, #0x0                   	// #0
  40f19c:	mov	w0, #0x5                   	// #5
  40f1a0:	bl	402510 <ferror@plt+0xf30>
  40f1a4:	mov	w19, w0
  40f1a8:	cbnz	w0, 40f310 <ferror@plt+0xdd30>
  40f1ac:	mov	x0, x20
  40f1b0:	bl	40f020 <ferror@plt+0xda40>
  40f1b4:	cbnz	w0, 40f21c <ferror@plt+0xdc3c>
  40f1b8:	ldr	x1, [x21, #592]
  40f1bc:	ldrh	w0, [x1, #1138]
  40f1c0:	tbnz	w0, #7, 40f910 <ferror@plt+0xe330>
  40f1c4:	ldrb	w1, [x1, #1141]
  40f1c8:	cbz	w1, 40f910 <ferror@plt+0xe330>
  40f1cc:	tst	w0, #0x6
  40f1d0:	b.ne	40f910 <ferror@plt+0xe330>  // b.any
  40f1d4:	str	x23, [x20, #120]
  40f1d8:	mov	x0, x23
  40f1dc:	bl	4012a0 <strlen@plt>
  40f1e0:	mov	x1, x0
  40f1e4:	str	x1, [x20, #128]
  40f1e8:	mov	x0, x23
  40f1ec:	bl	40e5d8 <ferror@plt+0xcff8>
  40f1f0:	str	x0, [x20, #136]
  40f1f4:	ldr	x2, [x20, #128]
  40f1f8:	mov	x1, x23
  40f1fc:	mov	w0, #0x2                   	// #2
  40f200:	bl	401440 <write@plt>
  40f204:	ldr	x1, [x20, #128]
  40f208:	cmp	x0, x1
  40f20c:	b.eq	40f910 <ferror@plt+0xe330>  // b.none
  40f210:	mov	x1, #0x0                   	// #0
  40f214:	mov	w0, #0x5                   	// #5
  40f218:	bl	402510 <ferror@plt+0xf30>
  40f21c:	mov	w19, w0
  40f220:	b	40f2b4 <ferror@plt+0xdcd4>
  40f224:	mov	x1, x19
  40f228:	mov	x2, #0x3c                  	// #60
  40f22c:	add	x0, sp, #0x70
  40f230:	bl	401280 <memcpy@plt>
  40f234:	ldr	w0, [sp, #112]
  40f238:	mov	w1, #0xfffffacd            	// #-1331
  40f23c:	add	x2, sp, #0x70
  40f240:	and	w0, w0, w1
  40f244:	str	w0, [sp, #112]
  40f248:	ldr	w0, [sp, #120]
  40f24c:	mov	w1, #0xffff7ff4            	// #-32780
  40f250:	orr	w0, w0, #0x30
  40f254:	str	w0, [sp, #120]
  40f258:	ldr	w0, [sp, #124]
  40f25c:	and	w0, w0, w1
  40f260:	str	w0, [sp, #124]
  40f264:	mov	w0, #0x100                 	// #256
  40f268:	mov	w1, #0x2                   	// #2
  40f26c:	strh	w0, [sp, #134]
  40f270:	mov	w0, #0x0                   	// #0
  40f274:	bl	401530 <tcsetattr@plt>
  40f278:	tbnz	w0, #31, 40f198 <ferror@plt+0xdbb8>
  40f27c:	mov	w0, #0x1                   	// #1
  40f280:	strb	w0, [x20, #513]
  40f284:	b	40f1ac <ferror@plt+0xdbcc>
  40f288:	and	w1, w0, #0xe0
  40f28c:	cmp	w1, #0xc0
  40f290:	b.ne	40f370 <ferror@plt+0xdd90>  // b.any
  40f294:	mov	x2, #0x1                   	// #1
  40f298:	mov	x1, x23
  40f29c:	mov	w0, #0x0                   	// #0
  40f2a0:	bl	401520 <read@plt>
  40f2a4:	cmp	x0, #0x0
  40f2a8:	b.gt	40f724 <ferror@plt+0xe144>
  40f2ac:	cbnz	x0, 40f390 <ferror@plt+0xddb0>
  40f2b0:	mov	w19, #0x5                   	// #5
  40f2b4:	add	x5, x20, #0x180
  40f2b8:	add	x4, x20, #0x170
  40f2bc:	add	x1, x20, #0xf0
  40f2c0:	mov	x3, #0x0                   	// #0
  40f2c4:	mov	x2, #0x0                   	// #0
  40f2c8:	mov	w0, #0x1                   	// #1
  40f2cc:	bl	4013c0 <pselect@plt>
  40f2d0:	cmp	w0, #0x0
  40f2d4:	b.le	40f91c <ferror@plt+0xe33c>
  40f2d8:	mov	w0, #0x1                   	// #1
  40f2dc:	strb	w0, [x20, #512]
  40f2e0:	cbnz	w19, 40f310 <ferror@plt+0xdd30>
  40f2e4:	mov	x2, #0x1                   	// #1
  40f2e8:	adrp	x1, 40f000 <ferror@plt+0xda20>
  40f2ec:	mov	w0, #0x2                   	// #2
  40f2f0:	add	x1, x1, #0xb39
  40f2f4:	bl	401440 <write@plt>
  40f2f8:	cmp	x0, #0x1
  40f2fc:	b.eq	40f310 <ferror@plt+0xdd30>  // b.none
  40f300:	mov	x1, #0x0                   	// #0
  40f304:	mov	w0, #0x5                   	// #5
  40f308:	bl	402510 <ferror@plt+0xf30>
  40f30c:	mov	w19, w0
  40f310:	cmp	w19, #0x0
  40f314:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  40f318:	b.ne	40f350 <ferror@plt+0xdd70>  // b.any
  40f31c:	ldp	x2, x1, [x20]
  40f320:	mov	x0, x22
  40f324:	sub	x1, x1, #0x1
  40f328:	bl	401a90 <ferror@plt+0x4b0>
  40f32c:	ldr	x0, [x20]
  40f330:	bl	4027dc <ferror@plt+0x11fc>
  40f334:	mov	x1, x0
  40f338:	mov	x0, x20
  40f33c:	bl	40ef9c <ferror@plt+0xd9bc>
  40f340:	adrp	x1, 40f000 <ferror@plt+0xda20>
  40f344:	mov	x0, x22
  40f348:	add	x1, x1, #0xb39
  40f34c:	bl	401b00 <ferror@plt+0x520>
  40f350:	mov	w0, w19
  40f354:	ldp	x19, x20, [sp, #16]
  40f358:	ldp	x21, x22, [sp, #32]
  40f35c:	ldp	x23, x24, [sp, #48]
  40f360:	ldp	x25, x26, [sp, #64]
  40f364:	ldp	x27, x28, [sp, #80]
  40f368:	ldp	x29, x30, [sp], #176
  40f36c:	ret
  40f370:	and	w1, w0, #0xf0
  40f374:	cmp	w1, #0xe0
  40f378:	b.ne	40f384 <ferror@plt+0xdda4>  // b.any
  40f37c:	mov	x2, #0x2                   	// #2
  40f380:	b	40f298 <ferror@plt+0xdcb8>
  40f384:	and	w0, w0, #0xf8
  40f388:	cmp	w0, #0xf0
  40f38c:	b.eq	40f3ac <ferror@plt+0xddcc>  // b.none
  40f390:	mov	x1, #0x0                   	// #0
  40f394:	mov	w0, #0x5                   	// #5
  40f398:	bl	402510 <ferror@plt+0xf30>
  40f39c:	mov	w19, w0
  40f3a0:	cbnz	w0, 40f2b4 <ferror@plt+0xdcd4>
  40f3a4:	mov	x2, #0x0                   	// #0
  40f3a8:	b	40f738 <ferror@plt+0xe158>
  40f3ac:	mov	x2, #0x3                   	// #3
  40f3b0:	b	40f298 <ferror@plt+0xdcb8>
  40f3b4:	cmp	w1, #0x7f
  40f3b8:	b.eq	40f4a8 <ferror@plt+0xdec8>  // b.none
  40f3bc:	sub	w0, w1, #0x1
  40f3c0:	cmp	w0, #0x19
  40f3c4:	b.hi	40f408 <ferror@plt+0xde28>  // b.pmore
  40f3c8:	mov	x0, x20
  40f3cc:	bl	40eac8 <ferror@plt+0xd4e8>
  40f3d0:	b	40f49c <ferror@plt+0xdebc>
  40f3d4:	add	x0, x20, #0x28
  40f3d8:	mov	x1, #0x1                   	// #1
  40f3dc:	mov	w19, #0x0                   	// #0
  40f3e0:	bl	401934 <ferror@plt+0x354>
  40f3e4:	b	40f2b4 <ferror@plt+0xdcd4>
  40f3e8:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40f3ec:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40f3f0:	add	x1, x1, #0x608
  40f3f4:	ldr	x19, [x0, #1536]
  40f3f8:	add	x0, sp, #0x70
  40f3fc:	add	x2, x19, #0x1
  40f400:	bl	401280 <memcpy@plt>
  40f404:	mov	x2, x19
  40f408:	add	x1, sp, #0x70
  40f40c:	mov	x0, x20
  40f410:	bl	40ee38 <ferror@plt+0xd858>
  40f414:	b	40f49c <ferror@plt+0xdebc>
  40f418:	mov	x0, x20
  40f41c:	mov	w1, #0x3                   	// #3
  40f420:	bl	40eac8 <ferror@plt+0xd4e8>
  40f424:	mov	w19, w0
  40f428:	cbnz	w0, 40f2b4 <ferror@plt+0xdcd4>
  40f42c:	mov	x0, x20
  40f430:	bl	40f020 <ferror@plt+0xda40>
  40f434:	mov	w19, w0
  40f438:	cbnz	w0, 40f2b4 <ferror@plt+0xdcd4>
  40f43c:	ldr	x0, [x21, #592]
  40f440:	ldrb	w2, [x0, #1136]
  40f444:	ldr	x1, [x0, #1120]
  40f448:	mov	w0, #0x2                   	// #2
  40f44c:	bl	401440 <write@plt>
  40f450:	ldr	x1, [x21, #592]
  40f454:	ldrb	w1, [x1, #1136]
  40f458:	cmp	x0, x1
  40f45c:	b.eq	40f470 <ferror@plt+0xde90>  // b.none
  40f460:	mov	x1, #0x0                   	// #0
  40f464:	mov	w0, #0x5                   	// #5
  40f468:	bl	402510 <ferror@plt+0xf30>
  40f46c:	b	40f49c <ferror@plt+0xdebc>
  40f470:	adrp	x0, 410000 <ferror@plt+0xea20>
  40f474:	adrp	x1, 410000 <ferror@plt+0xea20>
  40f478:	add	x1, x1, #0x4e0
  40f47c:	ldr	x19, [x0, #1240]
  40f480:	mov	w0, #0x2                   	// #2
  40f484:	mov	x2, x19
  40f488:	bl	401440 <write@plt>
  40f48c:	cmp	x0, x19
  40f490:	b.ne	40f460 <ferror@plt+0xde80>  // b.any
  40f494:	mov	x0, x20
  40f498:	bl	40e86c <ferror@plt+0xd28c>
  40f49c:	mov	w19, w0
  40f4a0:	cbz	w0, 40f6fc <ferror@plt+0xe11c>
  40f4a4:	b	40f2b4 <ferror@plt+0xdcd4>
  40f4a8:	ldr	x1, [x20, #144]
  40f4ac:	cbz	x1, 40f6fc <ferror@plt+0xe11c>
  40f4b0:	ldr	x2, [x20, #8]
  40f4b4:	subs	x8, x2, #0x1
  40f4b8:	b.eq	40f6fc <ferror@plt+0xe11c>  // b.none
  40f4bc:	ldr	x0, [x20]
  40f4c0:	bl	40e7e8 <ferror@plt+0xd208>
  40f4c4:	mov	x19, x0
  40f4c8:	ldr	x1, [x20, #144]
  40f4cc:	ldr	x0, [x20]
  40f4d0:	sub	x3, x1, x19
  40f4d4:	sub	x2, x8, x1
  40f4d8:	add	x1, x0, x1
  40f4dc:	add	x0, x0, x3
  40f4e0:	bl	401290 <memmove@plt>
  40f4e4:	ldr	x0, [x20, #144]
  40f4e8:	sub	x0, x0, x19
  40f4ec:	str	x0, [x20, #144]
  40f4f0:	ldr	x0, [x20, #8]
  40f4f4:	sub	x19, x0, x19
  40f4f8:	str	x19, [x20, #8]
  40f4fc:	ldr	x0, [x20]
  40f500:	add	x19, x0, x19
  40f504:	sturb	wzr, [x19, #-1]
  40f508:	b	40f494 <ferror@plt+0xdeb4>
  40f50c:	ldr	x0, [x20]
  40f510:	ldr	x1, [x20, #144]
  40f514:	bl	40e7e8 <ferror@plt+0xd208>
  40f518:	mov	x25, x0
  40f51c:	ldp	x0, x1, [x20]
  40f520:	mov	x3, #0x0                   	// #0
  40f524:	ldr	x2, [x20, #144]
  40f528:	sub	x1, x1, #0x1
  40f52c:	bl	40e498 <ferror@plt+0xceb8>
  40f530:	mov	x19, x0
  40f534:	cbz	x25, 40f6fc <ferror@plt+0xe11c>
  40f538:	ldr	x0, [x20, #8]
  40f53c:	ldr	x27, [x20, #144]
  40f540:	sub	x0, x0, #0x1
  40f544:	cmp	x27, x0
  40f548:	b.eq	40f6fc <ferror@plt+0xe11c>  // b.none
  40f54c:	cmp	x25, #0x4
  40f550:	ccmp	x19, #0x4, #0x2, ls  // ls = plast
  40f554:	b.hi	40f6fc <ferror@plt+0xe11c>  // b.pmore
  40f558:	ldr	x28, [x20]
  40f55c:	sub	x26, x27, x25
  40f560:	mov	x2, x25
  40f564:	add	x0, sp, #0x68
  40f568:	add	x26, x28, x26
  40f56c:	mov	x1, x26
  40f570:	bl	401280 <memcpy@plt>
  40f574:	mov	x2, x19
  40f578:	add	x1, x28, x27
  40f57c:	mov	x0, x26
  40f580:	bl	401280 <memcpy@plt>
  40f584:	ldr	x0, [x20, #144]
  40f588:	mov	x2, x25
  40f58c:	ldr	x3, [x20]
  40f590:	add	x0, x19, x0
  40f594:	sub	x0, x0, x25
  40f598:	add	x1, sp, #0x68
  40f59c:	add	x0, x3, x0
  40f5a0:	bl	401280 <memcpy@plt>
  40f5a4:	ldr	x0, [x20, #144]
  40f5a8:	add	x19, x19, x0
  40f5ac:	sub	x25, x19, x25
  40f5b0:	str	x25, [x20, #144]
  40f5b4:	b	40f494 <ferror@plt+0xdeb4>
  40f5b8:	add	x1, sp, #0x68
  40f5bc:	mov	x2, #0x1                   	// #1
  40f5c0:	mov	w0, #0x0                   	// #0
  40f5c4:	bl	401520 <read@plt>
  40f5c8:	cmn	x0, #0x1
  40f5cc:	b.eq	40f6fc <ferror@plt+0xe11c>  // b.none
  40f5d0:	ldrb	w19, [sp, #104]
  40f5d4:	mov	w0, #0x4f                  	// #79
  40f5d8:	cmp	w19, #0x5b
  40f5dc:	ccmp	w19, w0, #0x4, ne  // ne = any
  40f5e0:	b.eq	40f60c <ferror@plt+0xe02c>  // b.none
  40f5e4:	cmp	w19, #0x66
  40f5e8:	b.ne	40f5f8 <ferror@plt+0xe018>  // b.any
  40f5ec:	mov	x0, x20
  40f5f0:	bl	40ecf8 <ferror@plt+0xd718>
  40f5f4:	b	40f49c <ferror@plt+0xdebc>
  40f5f8:	cmp	w19, #0x62
  40f5fc:	b.ne	40f7a0 <ferror@plt+0xe1c0>  // b.any
  40f600:	mov	x0, x20
  40f604:	bl	40eda8 <ferror@plt+0xd7c8>
  40f608:	b	40f49c <ferror@plt+0xdebc>
  40f60c:	mov	x1, x24
  40f610:	mov	x2, #0x1                   	// #1
  40f614:	mov	w0, #0x0                   	// #0
  40f618:	bl	401520 <read@plt>
  40f61c:	cmn	x0, #0x1
  40f620:	b.eq	40f460 <ferror@plt+0xde80>  // b.none
  40f624:	cmp	w19, #0x5b
  40f628:	b.ne	40f7e4 <ferror@plt+0xe204>  // b.any
  40f62c:	ldrb	w19, [sp, #105]
  40f630:	sub	w0, w19, #0x30
  40f634:	and	w0, w0, #0xff
  40f638:	cmp	w0, #0x9
  40f63c:	b.hi	40f76c <ferror@plt+0xe18c>  // b.pmore
  40f640:	add	x1, sp, #0x6a
  40f644:	mov	x2, #0x1                   	// #1
  40f648:	mov	w0, #0x0                   	// #0
  40f64c:	bl	401520 <read@plt>
  40f650:	cmn	x0, #0x1
  40f654:	b.eq	40f460 <ferror@plt+0xde80>  // b.none
  40f658:	ldrb	w0, [sp, #106]
  40f65c:	cmp	w0, #0x7e
  40f660:	b.ne	40f6bc <ferror@plt+0xe0dc>  // b.any
  40f664:	cmp	w19, #0x33
  40f668:	b.ne	40f6fc <ferror@plt+0xe11c>  // b.any
  40f66c:	ldr	x11, [x20, #8]
  40f670:	subs	x11, x11, #0x1
  40f674:	b.eq	40f6fc <ferror@plt+0xe11c>  // b.none
  40f678:	ldr	x2, [x20, #144]
  40f67c:	cmp	x11, x2
  40f680:	b.ls	40f6fc <ferror@plt+0xe11c>  // b.plast
  40f684:	ldr	x0, [x20]
  40f688:	mov	x1, x11
  40f68c:	mov	x3, #0x0                   	// #0
  40f690:	bl	40e498 <ferror@plt+0xceb8>
  40f694:	mov	x19, x0
  40f698:	ldr	x3, [x20]
  40f69c:	ldr	x0, [x20, #144]
  40f6a0:	sub	x2, x11, x0
  40f6a4:	add	x1, x19, x0
  40f6a8:	sub	x2, x2, x19
  40f6ac:	add	x1, x3, x1
  40f6b0:	add	x0, x3, x0
  40f6b4:	bl	401290 <memmove@plt>
  40f6b8:	b	40f4f0 <ferror@plt+0xdf10>
  40f6bc:	cmp	w0, #0x3b
  40f6c0:	b.ne	40f6fc <ferror@plt+0xe11c>  // b.any
  40f6c4:	add	x1, sp, #0x68
  40f6c8:	mov	x2, #0x2                   	// #2
  40f6cc:	mov	w0, #0x0                   	// #0
  40f6d0:	bl	401520 <read@plt>
  40f6d4:	cmn	x0, #0x1
  40f6d8:	b.eq	40f460 <ferror@plt+0xde80>  // b.none
  40f6dc:	ldrb	w0, [sp, #104]
  40f6e0:	cmp	w0, #0x35
  40f6e4:	b.ne	40f6fc <ferror@plt+0xe11c>  // b.any
  40f6e8:	ldrb	w0, [sp, #105]
  40f6ec:	cmp	w0, #0x43
  40f6f0:	b.eq	40f5ec <ferror@plt+0xe00c>  // b.none
  40f6f4:	cmp	w0, #0x44
  40f6f8:	b.eq	40f600 <ferror@plt+0xe020>  // b.none
  40f6fc:	add	x1, sp, #0x70
  40f700:	mov	x2, #0x1                   	// #1
  40f704:	mov	w0, #0x0                   	// #0
  40f708:	str	wzr, [sp, #100]
  40f70c:	bl	401520 <read@plt>
  40f710:	cmp	x0, #0x0
  40f714:	b.le	40f2ac <ferror@plt+0xdccc>
  40f718:	ldrsb	w1, [sp, #112]
  40f71c:	ldrb	w0, [sp, #112]
  40f720:	tbnz	w1, #31, 40f288 <ferror@plt+0xdca8>
  40f724:	add	x2, sp, #0x64
  40f728:	add	x0, sp, #0x70
  40f72c:	mov	x1, #0x20                  	// #32
  40f730:	bl	40e3b4 <ferror@plt+0xcdd4>
  40f734:	mov	x2, x0
  40f738:	ldr	w1, [sp, #100]
  40f73c:	cmp	w1, #0x1b
  40f740:	b.hi	40f3b4 <ferror@plt+0xddd4>  // b.pmore
  40f744:	cbz	w1, 40f3bc <ferror@plt+0xdddc>
  40f748:	sub	w3, w1, #0x1
  40f74c:	cmp	w3, #0x1a
  40f750:	b.hi	40f3bc <ferror@plt+0xdddc>  // b.pmore
  40f754:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40f758:	add	x0, x0, #0xd34
  40f75c:	ldrh	w0, [x0, w3, uxtw #1]
  40f760:	adr	x3, 40f76c <ferror@plt+0xe18c>
  40f764:	add	x0, x3, w0, sxth #2
  40f768:	br	x0
  40f76c:	cmp	w19, #0x48
  40f770:	b.hi	40f7a0 <ferror@plt+0xe1c0>  // b.pmore
  40f774:	cmp	w19, #0x40
  40f778:	b.ls	40f6fc <ferror@plt+0xe11c>  // b.plast
  40f77c:	sub	w19, w19, #0x41
  40f780:	cmp	w19, #0x7
  40f784:	b.hi	40f6fc <ferror@plt+0xe11c>  // b.pmore
  40f788:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40f78c:	add	x0, x0, #0xd6c
  40f790:	ldrb	w0, [x0, w19, uxtw]
  40f794:	adr	x1, 40f7a0 <ferror@plt+0xe1c0>
  40f798:	add	x0, x1, w0, sxtb #2
  40f79c:	br	x0
  40f7a0:	cmp	w19, #0x64
  40f7a4:	b.ne	40f6fc <ferror@plt+0xe11c>  // b.any
  40f7a8:	mov	x0, x20
  40f7ac:	bl	40eb8c <ferror@plt+0xd5ac>
  40f7b0:	b	40f49c <ferror@plt+0xdebc>
  40f7b4:	mov	w1, #0x1                   	// #1
  40f7b8:	mov	x0, x20
  40f7bc:	bl	40ec18 <ferror@plt+0xd638>
  40f7c0:	b	40f49c <ferror@plt+0xdebc>
  40f7c4:	mov	w1, #0x0                   	// #0
  40f7c8:	b	40f7b8 <ferror@plt+0xe1d8>
  40f7cc:	mov	x0, x20
  40f7d0:	bl	40ea58 <ferror@plt+0xd478>
  40f7d4:	b	40f49c <ferror@plt+0xdebc>
  40f7d8:	mov	x0, x20
  40f7dc:	bl	40ea1c <ferror@plt+0xd43c>
  40f7e0:	b	40f49c <ferror@plt+0xdebc>
  40f7e4:	cmp	w19, #0x4f
  40f7e8:	b.ne	40f6fc <ferror@plt+0xe11c>  // b.any
  40f7ec:	ldrb	w0, [sp, #105]
  40f7f0:	sub	w0, w0, #0x41
  40f7f4:	cmp	w0, #0x7
  40f7f8:	b.hi	40f6fc <ferror@plt+0xe11c>  // b.pmore
  40f7fc:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40f800:	add	x1, x1, #0xd74
  40f804:	ldrb	w0, [x1, w0, uxtw]
  40f808:	adr	x1, 40f814 <ferror@plt+0xe234>
  40f80c:	add	x0, x1, w0, sxtb #2
  40f810:	br	x0
  40f814:	adrp	x2, 40f000 <ferror@plt+0xda20>
  40f818:	mov	x0, x20
  40f81c:	add	x2, x2, #0xb3a
  40f820:	mov	x1, #0x0                   	// #0
  40f824:	bl	401a90 <ferror@plt+0x4b0>
  40f828:	str	xzr, [x20, #144]
  40f82c:	b	40f494 <ferror@plt+0xdeb4>
  40f830:	ldr	x1, [x20, #8]
  40f834:	ldr	x0, [x20, #144]
  40f838:	sub	x1, x1, x0
  40f83c:	mov	x0, x20
  40f840:	bl	401934 <ferror@plt+0x354>
  40f844:	mov	x0, x20
  40f848:	mov	w1, #0x0                   	// #0
  40f84c:	bl	401a00 <ferror@plt+0x420>
  40f850:	b	40f494 <ferror@plt+0xdeb4>
  40f854:	ldr	x0, [x20, #144]
  40f858:	cbz	x0, 40f6fc <ferror@plt+0xe11c>
  40f85c:	b	40f828 <ferror@plt+0xe248>
  40f860:	mov	x0, x20
  40f864:	bl	40eaa4 <ferror@plt+0xd4c4>
  40f868:	b	40f49c <ferror@plt+0xdebc>
  40f86c:	mov	x2, #0x7                   	// #7
  40f870:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40f874:	mov	w0, #0x2                   	// #2
  40f878:	add	x1, x1, #0xd27
  40f87c:	bl	401440 <write@plt>
  40f880:	cmp	x0, #0x7
  40f884:	b.eq	40f494 <ferror@plt+0xdeb4>  // b.none
  40f888:	mov	x1, #0x0                   	// #0
  40f88c:	mov	w0, #0x5                   	// #5
  40f890:	bl	402510 <ferror@plt+0xf30>
  40f894:	mov	w19, w0
  40f898:	cbnz	w0, 40f2b4 <ferror@plt+0xdcd4>
  40f89c:	b	40f494 <ferror@plt+0xdeb4>
  40f8a0:	ldr	x0, [x20]
  40f8a4:	ldr	x25, [x20, #144]
  40f8a8:	ldr	x1, [x20, #144]
  40f8ac:	cbz	x1, 40f8c0 <ferror@plt+0xe2e0>
  40f8b0:	sub	x1, x1, #0x1
  40f8b4:	ldrb	w2, [x0, x1]
  40f8b8:	cmp	w2, #0x20
  40f8bc:	b.eq	40f900 <ferror@plt+0xe320>  // b.none
  40f8c0:	ldr	x19, [x20, #144]
  40f8c4:	cbz	x19, 40f8d8 <ferror@plt+0xe2f8>
  40f8c8:	sub	x1, x19, #0x1
  40f8cc:	ldrb	w2, [x0, x1]
  40f8d0:	cmp	w2, #0x20
  40f8d4:	b.ne	40f908 <ferror@plt+0xe328>  // b.any
  40f8d8:	ldr	x2, [x20, #8]
  40f8dc:	add	x1, x0, x25
  40f8e0:	add	x0, x0, x19
  40f8e4:	sub	x2, x2, x25
  40f8e8:	bl	401290 <memmove@plt>
  40f8ec:	ldr	x0, [x20, #8]
  40f8f0:	sub	x0, x0, x25
  40f8f4:	add	x0, x0, x19
  40f8f8:	str	x0, [x20, #8]
  40f8fc:	b	40f494 <ferror@plt+0xdeb4>
  40f900:	str	x1, [x20, #144]
  40f904:	b	40f8a8 <ferror@plt+0xe2c8>
  40f908:	str	x1, [x20, #144]
  40f90c:	b	40f8c0 <ferror@plt+0xe2e0>
  40f910:	add	x23, sp, #0x71
  40f914:	add	x24, sp, #0x69
  40f918:	b	40f6fc <ferror@plt+0xe11c>
  40f91c:	add	x2, sp, #0x70
  40f920:	mov	x1, #0x541b                	// #21531
  40f924:	mov	w0, #0x0                   	// #0
  40f928:	bl	4015c0 <ioctl@plt>
  40f92c:	tbz	w0, #31, 40f948 <ferror@plt+0xe368>
  40f930:	strb	wzr, [x20, #512]
  40f934:	ldrb	w0, [x20, #513]
  40f938:	cbz	w0, 40f2e0 <ferror@plt+0xdd00>
  40f93c:	mov	x0, x20
  40f940:	bl	40e6e0 <ferror@plt+0xd100>
  40f944:	b	40f2e0 <ferror@plt+0xdd00>
  40f948:	ldr	w0, [sp, #112]
  40f94c:	cmp	w0, #0x0
  40f950:	cset	w1, gt
  40f954:	strb	w1, [x20, #512]
  40f958:	b.gt	40f2e0 <ferror@plt+0xdd00>
  40f95c:	b	40f934 <ferror@plt+0xe354>
  40f960:	mov	x1, x23
  40f964:	mov	x0, x22
  40f968:	bl	403ac0 <ferror@plt+0x24e0>
  40f96c:	mov	w19, w0
  40f970:	b	40f350 <ferror@plt+0xdd70>
  40f974:	stp	x29, x30, [sp, #-48]!
  40f978:	mov	x2, #0x0                   	// #0
  40f97c:	mov	x1, #0x1                   	// #1
  40f980:	mov	x29, sp
  40f984:	stp	x19, x20, [sp, #16]
  40f988:	mov	x19, x0
  40f98c:	str	x21, [sp, #32]
  40f990:	bl	4018a8 <ferror@plt+0x2c8>
  40f994:	add	x0, x19, #0x28
  40f998:	mov	x1, #0x8                   	// #8
  40f99c:	adrp	x2, 40a000 <ferror@plt+0x8a20>
  40f9a0:	add	x2, x2, #0xbd4
  40f9a4:	bl	4018a8 <ferror@plt+0x2c8>
  40f9a8:	add	x0, x19, #0x50
  40f9ac:	mov	x1, #0x1                   	// #1
  40f9b0:	mov	x2, #0x0                   	// #0
  40f9b4:	bl	4018a8 <ferror@plt+0x2c8>
  40f9b8:	add	x0, x19, #0xf0
  40f9bc:	add	x1, x19, #0x170
  40f9c0:	str	xzr, [x0], #8
  40f9c4:	cmp	x0, x1
  40f9c8:	b.ne	40f9c0 <ferror@plt+0xe3e0>  // b.any
  40f9cc:	ldr	x0, [x19, #240]
  40f9d0:	stp	xzr, xzr, [x19, #368]
  40f9d4:	add	x20, x19, #0x180
  40f9d8:	orr	x0, x0, #0x1
  40f9dc:	str	x0, [x19, #240]
  40f9e0:	mov	x0, x20
  40f9e4:	bl	401360 <sigemptyset@plt>
  40f9e8:	mov	w1, #0x2                   	// #2
  40f9ec:	mov	x0, x20
  40f9f0:	bl	401570 <sigaddset@plt>
  40f9f4:	strh	wzr, [x19, #512]
  40f9f8:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40f9fc:	add	x0, x0, #0xd2f
  40fa00:	bl	4015a0 <getenv@plt>
  40fa04:	mov	x21, x0
  40fa08:	cbz	x0, 40fa1c <ferror@plt+0xe43c>
  40fa0c:	adrp	x20, 429000 <ferror@plt+0x27a20>
  40fa10:	add	x20, x20, #0x1c8
  40fa14:	ldr	x1, [x20]
  40fa18:	cbnz	x1, 40fa34 <ferror@plt+0xe454>
  40fa1c:	mov	w0, #0x0                   	// #0
  40fa20:	strb	w0, [x19, #514]
  40fa24:	ldp	x19, x20, [sp, #16]
  40fa28:	ldr	x21, [sp, #32]
  40fa2c:	ldp	x29, x30, [sp], #48
  40fa30:	ret
  40fa34:	mov	x0, x21
  40fa38:	add	x20, x20, #0x8
  40fa3c:	bl	4013e0 <strcasecmp@plt>
  40fa40:	cbnz	w0, 40fa14 <ferror@plt+0xe434>
  40fa44:	mov	w0, #0x1                   	// #1
  40fa48:	b	40fa20 <ferror@plt+0xe440>
  40fa4c:	ldrb	w1, [x0, #513]
  40fa50:	cbz	w1, 40fa58 <ferror@plt+0xe478>
  40fa54:	b	40e6e0 <ferror@plt+0xd100>
  40fa58:	ret
  40fa5c:	nop
  40fa60:	stp	x29, x30, [sp, #-64]!
  40fa64:	mov	x29, sp
  40fa68:	stp	x19, x20, [sp, #16]
  40fa6c:	adrp	x20, 428000 <ferror@plt+0x26a20>
  40fa70:	add	x20, x20, #0xdf0
  40fa74:	stp	x21, x22, [sp, #32]
  40fa78:	adrp	x21, 428000 <ferror@plt+0x26a20>
  40fa7c:	add	x21, x21, #0xde8
  40fa80:	sub	x20, x20, x21
  40fa84:	mov	w22, w0
  40fa88:	stp	x23, x24, [sp, #48]
  40fa8c:	mov	x23, x1
  40fa90:	mov	x24, x2
  40fa94:	bl	401240 <memcpy@plt-0x40>
  40fa98:	cmp	xzr, x20, asr #3
  40fa9c:	b.eq	40fac8 <ferror@plt+0xe4e8>  // b.none
  40faa0:	asr	x20, x20, #3
  40faa4:	mov	x19, #0x0                   	// #0
  40faa8:	ldr	x3, [x21, x19, lsl #3]
  40faac:	mov	x2, x24
  40fab0:	add	x19, x19, #0x1
  40fab4:	mov	x1, x23
  40fab8:	mov	w0, w22
  40fabc:	blr	x3
  40fac0:	cmp	x20, x19
  40fac4:	b.ne	40faa8 <ferror@plt+0xe4c8>  // b.any
  40fac8:	ldp	x19, x20, [sp, #16]
  40facc:	ldp	x21, x22, [sp, #32]
  40fad0:	ldp	x23, x24, [sp, #48]
  40fad4:	ldp	x29, x30, [sp], #64
  40fad8:	ret
  40fadc:	nop
  40fae0:	ret
  40fae4:	nop
  40fae8:	mov	x2, x1
  40faec:	mov	w1, w0
  40faf0:	mov	w0, #0x0                   	// #0
  40faf4:	b	401550 <__fxstat@plt>

Disassembly of section .fini:

000000000040faf8 <.fini>:
  40faf8:	stp	x29, x30, [sp, #-16]!
  40fafc:	mov	x29, sp
  40fb00:	ldp	x29, x30, [sp], #16
  40fb04:	ret
