
*** Running vivado
    with args -log lab2_block_led_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_block_led_ip_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab2_block_led_ip_0_0.tcl -notrace
Command: synth_design -top lab2_block_led_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11067 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:520]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:526]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.367 ; gain = 78.246 ; free physical = 27887 ; free virtual = 32059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_block_led_ip_0_0' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ip/lab2_block_led_ip_0_0/synth/lab2_block_led_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S_AXI' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:232]
INFO: [Synth 8-226] default block is never used [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:373]
INFO: [Synth 8-638] synthesizing module 'led_user_logic' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:423]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WData_out' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:484]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:507]
INFO: [Synth 8-256] done synthesizing module 'WData_out' (1#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:484]
INFO: [Synth 8-638] synthesizing module 'GrayCounter_System' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:639]
	Parameter N bound to: 8 - type: integer 
	Parameter distance bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GrayCounter_Pulse' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:746]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'GrayCounter_Pulse' (2#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:746]
INFO: [Synth 8-638] synthesizing module 'gray_Nbits' [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:663]
	Parameter N bound to: 8 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter Zeros bound to: 9'b000000000 
WARNING: [Synth 8-6014] Unused sequential element k was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:680]
WARNING: [Synth 8-6014] Unused sequential element temp_or_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:713]
INFO: [Synth 8-256] done synthesizing module 'gray_Nbits' (3#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:663]
INFO: [Synth 8-256] done synthesizing module 'GrayCounter_System' (4#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:639]
INFO: [Synth 8-256] done synthesizing module 'led_user_logic' (5#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:423]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:225]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:222]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S_AXI' (6#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (7#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab2_block_led_ip_0_0' (8#1) [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ip/lab2_block_led_ip_0_0/synth/lab2_block_led_ip_0_0.v:56]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design WData_out has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.625 ; gain = 104.504 ; free physical = 27903 ; free virtual = 32075
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.625 ; gain = 104.504 ; free physical = 27893 ; free virtual = 32066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1573.836 ; gain = 0.996 ; free physical = 27759 ; free virtual = 31763
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1573.840 ; gain = 468.719 ; free physical = 27820 ; free virtual = 31865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1573.840 ; gain = 468.719 ; free physical = 27819 ; free virtual = 31864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1573.840 ; gain = 468.719 ; free physical = 27821 ; free virtual = 31866
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GrayCounter_Pulse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:789]
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:789]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:789]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GrayCounter_Pulse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ipshared/e610/hdl/led_ip_v1_0_S_AXI.v:789]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.840 ; gain = 468.719 ; free physical = 27809 ; free virtual = 31857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WData_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module GrayCounter_Pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gray_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/led_ip_v1_0_S_AXI_inst/U1/System/gray_Nbits/state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design lab2_block_led_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab2_block_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab2_block_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab2_block_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab2_block_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab2_block_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab2_block_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27793 ; free virtual = 31847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27610 ; free virtual = 31707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27609 ; free virtual = 31707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27607 ; free virtual = 31705
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31706
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    12|
|4     |LUT4 |    39|
|5     |LUT5 |    17|
|6     |LUT6 |    19|
|7     |FDCE |    10|
|8     |FDPE |     1|
|9     |FDRE |   116|
|10    |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   217|
|2     |  inst                      |led_ip_v1_0        |   217|
|3     |    led_ip_v1_0_S_AXI_inst  |led_ip_v1_0_S_AXI  |   217|
|4     |      U1                    |led_user_logic     |    42|
|5     |        System              |GrayCounter_System |    35|
|6     |          GrayCounter_Pulse |GrayCounter_Pulse  |     5|
|7     |          gray_Nbits        |gray_Nbits         |    30|
|8     |        WData_out           |WData_out          |     7|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27604 ; free virtual = 31706
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1573.844 ; gain = 104.508 ; free physical = 27660 ; free virtual = 31763
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.844 ; gain = 468.723 ; free physical = 27660 ; free virtual = 31762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1573.844 ; gain = 481.305 ; free physical = 27620 ; free virtual = 31728
INFO: [Common 17-1381] The checkpoint '/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.runs/lab2_block_led_ip_0_0_synth_1/lab2_block_led_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.srcs/sources_1/bd/lab2_block/ip/lab2_block_led_ip_0_0/lab2_block_led_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/inf2015/dchristodoulou/CE435/LAB3/Part3_new/project_3.runs/lab2_block_led_ip_0_0_synth_1/lab2_block_led_ip_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1597.852 ; gain = 0.000 ; free physical = 27642 ; free virtual = 31774
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 18:06:42 2019...
