synthesis:  version Diamond (64-bit) 3.3.0.109

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 26 18:04:01 2014


Command Line:  C:\lscc\diamond\3.3_x64\ispfpga\bin\nt64\synthesis.exe -f pll_x4.synproj -sdc D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.ldc -gui 

Synthesis options:
The -a option is ecp5um.
The -s option is 8.
The -t option is CSFBGA285.
The -d option is LFE5UM-45F.
Using package CSFBGA285.
Using performance grade 8.
                                                          

##########################################################

### Lattice Family : ECP5UM

### Device  : LFE5UM-45F

### Package : CSFBGA285

### Speed   : 8

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = pll_x4.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4 (searchpath added)
Verilog design file = C:/lscc/diamond/3.3_x64/cae_library/synthesis/verilog/ecp5um.v
Verilog design file = C:/lscc/diamond/3.3_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.v
NGO file = D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.ngo
-sdc option: SDC file input is D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Compile design.
Compile Design Begin
Top module name (Verilog): pll_x4
INFO - synthesis: d:/desktop/rd_work/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.v(8): compiling module pll_x4. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.3_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.3_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.3_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1696): compiling module EHXPLLL_renamed_due_excessive_length_1. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.3_x64/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.3_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.3_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.3_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.3_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.3_x64/ispfpga.
Package Status:                     Advanced       Version 1.30.
WARNING - synthesis: There are no design constraints in the file D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.ldc

Top-level module name = pll_x4.
This ldc file was generated by Clarity Designer!




GSR instance connected to net scuba_vlo.
######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file pll_x4_for_lpf.sdc

Writing LPF file D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.lpf.
Results of NGD DRC are available in pll_x4_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file D:/DESKTOP/RD_WORK/rd1184/check1/source/verilog/ecp5/clarity/pllx4/pll_x4/pll_x4.ngo.

################### Begin Area Report (pll_x4)######################
Number of register bits => 0 of 44202 (0 % )
EHXPLLL => 1
GSR => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CLKOP, loads : 1
  Net : CLKOS, loads : 0
  Net : LOCK, loads : 0
################### End Clock Report ##################

Peak Memory Usage: 80.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.279  secs
--------------------------------------------------------------
