// Seed: 3123917544
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  integer id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  parameter id_2 = 1 | ~1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output reg id_2;
  input wire id_1;
  parameter id_5 = (1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  always @(negedge id_5) id_2#(.id_1(-1'h0)) <= -1;
  wire id_6;
endmodule
