// Seed: 1539493550
module module_0;
  wire id_1;
  module_2 modCall_1 ();
  assign id_2 = 1 && id_1 == id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  module_2 modCall_1 ();
endmodule
