INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nicnova/Lab2/Lab2/Vivado/Lab1/Lab1.sim/sim_1/impl/func/xsim/top_demo_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_driver
INFO: [VRFC 10-311] analyzing module top_demo
INFO: [VRFC 10-311] analyzing module glbl
