
LunarWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006994  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ed4  08006b64  08006b64  00016b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a38  08008a38  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008a38  08008a38  00018a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a40  08008a40  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a40  08008a40  00018a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a44  08008a44  00018a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000078  08008ac0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  08008ac0  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d82  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e73  00000000  00000000  00033e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00036ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001028  00000000  00000000  00037e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025518  00000000  00000000  00038e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017884  00000000  00000000  0005e378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db030  00000000  00000000  00075bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00150c2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051d0  00000000  00000000  00150c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006b4c 	.word	0x08006b4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08006b4c 	.word	0x08006b4c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b08a      	sub	sp, #40	; 0x28
 80005b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	f107 0314 	add.w	r3, r7, #20
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
 80005ce:	4b38      	ldr	r3, [pc, #224]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4a37      	ldr	r2, [pc, #220]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005d4:	f043 0304 	orr.w	r3, r3, #4
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
 80005da:	4b35      	ldr	r3, [pc, #212]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	f003 0304 	and.w	r3, r3, #4
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005e6:	2300      	movs	r3, #0
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	4b31      	ldr	r3, [pc, #196]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a30      	ldr	r2, [pc, #192]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b2e      	ldr	r3, [pc, #184]	; (80006b0 <MX_GPIO_Init+0xfc>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	4b2a      	ldr	r3, [pc, #168]	; (80006b0 <MX_GPIO_Init+0xfc>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	4a29      	ldr	r2, [pc, #164]	; (80006b0 <MX_GPIO_Init+0xfc>)
 800060c:	f043 0301 	orr.w	r3, r3, #1
 8000610:	6313      	str	r3, [r2, #48]	; 0x30
 8000612:	4b27      	ldr	r3, [pc, #156]	; (80006b0 <MX_GPIO_Init+0xfc>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	f003 0301 	and.w	r3, r3, #1
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <MX_GPIO_Init+0xfc>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	4a22      	ldr	r2, [pc, #136]	; (80006b0 <MX_GPIO_Init+0xfc>)
 8000628:	f043 0302 	orr.w	r3, r3, #2
 800062c:	6313      	str	r3, [r2, #48]	; 0x30
 800062e:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <MX_GPIO_Init+0xfc>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	f003 0302 	and.w	r3, r3, #2
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_Pin|RST_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000640:	481c      	ldr	r0, [pc, #112]	; (80006b4 <MX_GPIO_Init+0x100>)
 8000642:	f002 f929 	bl	8002898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2140      	movs	r1, #64	; 0x40
 800064a:	481b      	ldr	r0, [pc, #108]	; (80006b8 <MX_GPIO_Init+0x104>)
 800064c:	f002 f924 	bl	8002898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000656:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800065a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065c:	2300      	movs	r3, #0
 800065e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	4815      	ldr	r0, [pc, #84]	; (80006bc <MX_GPIO_Init+0x108>)
 8000668:	f001 ff82 	bl	8002570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DC_Pin|RST_Pin;
 800066c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000672:	2301      	movs	r3, #1
 8000674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	480b      	ldr	r0, [pc, #44]	; (80006b4 <MX_GPIO_Init+0x100>)
 8000686:	f001 ff73 	bl	8002570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 800068a:	2340      	movs	r3, #64	; 0x40
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	4805      	ldr	r0, [pc, #20]	; (80006b8 <MX_GPIO_Init+0x104>)
 80006a2:	f001 ff65 	bl	8002570 <HAL_GPIO_Init>

}
 80006a6:	bf00      	nop
 80006a8:	3728      	adds	r7, #40	; 0x28
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40020000 	.word	0x40020000
 80006b8:	40020400 	.word	0x40020400
 80006bc:	40020800 	.word	0x40020800

080006c0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80006c8:	1d39      	adds	r1, r7, #4
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	2201      	movs	r2, #1
 80006d0:	4803      	ldr	r0, [pc, #12]	; (80006e0 <__io_putchar+0x20>)
 80006d2:	f004 fcb4 	bl	800503e <HAL_UART_Transmit>
  return ch;
 80006d6:	687b      	ldr	r3, [r7, #4]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	2000016c 	.word	0x2000016c

080006e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08a      	sub	sp, #40	; 0x28
 80006e8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ea:	f001 fdc5 	bl	8002278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ee:	f000 f8d9 	bl	80008a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f2:	f7ff ff5f 	bl	80005b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006f6:	f000 fc53 	bl	8000fa0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80006fa:	f000 fb9b 	bl	8000e34 <MX_TIM3_Init>
  MX_SPI1_Init();
 80006fe:	f000 fa13 	bl	8000b28 <MX_SPI1_Init>
  MX_RTC_Init();
 8000702:	f000 f98d 	bl	8000a20 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  LCDInit();
 8000706:	f000 f93f 	bl	8000988 <LCDInit>
  LCDBootScreen();
 800070a:	f000 f965 	bl	80009d8 <LCDBootScreen>

  Paint_Clear(WHITE);
 800070e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000712:	f000 fe2f 	bl	8001374 <Paint_Clear>

	Paint_DrawCircle(120,120, 120, BLACK ,DOT_PIXEL_2X2,DRAW_FILL_EMPTY); // outside circle
 8000716:	2300      	movs	r3, #0
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	2302      	movs	r3, #2
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2300      	movs	r3, #0
 8000720:	2278      	movs	r2, #120	; 0x78
 8000722:	2178      	movs	r1, #120	; 0x78
 8000724:	2078      	movs	r0, #120	; 0x78
 8000726:	f000 ff81 	bl	800162c <Paint_DrawCircle>
	Paint_DrawLine  (120, 0, 120, 12,BLACK ,DOT_PIXEL_4X4,LINE_STYLE_SOLID); // four inner lines
 800072a:	2300      	movs	r3, #0
 800072c:	9302      	str	r3, [sp, #8]
 800072e:	2304      	movs	r3, #4
 8000730:	9301      	str	r3, [sp, #4]
 8000732:	2300      	movs	r3, #0
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	230c      	movs	r3, #12
 8000738:	2278      	movs	r2, #120	; 0x78
 800073a:	2100      	movs	r1, #0
 800073c:	2078      	movs	r0, #120	; 0x78
 800073e:	f000 fec5 	bl	80014cc <Paint_DrawLine>
	Paint_DrawLine  (120, 228, 120, 240,BLACK ,DOT_PIXEL_4X4,LINE_STYLE_SOLID);
 8000742:	2300      	movs	r3, #0
 8000744:	9302      	str	r3, [sp, #8]
 8000746:	2304      	movs	r3, #4
 8000748:	9301      	str	r3, [sp, #4]
 800074a:	2300      	movs	r3, #0
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	23f0      	movs	r3, #240	; 0xf0
 8000750:	2278      	movs	r2, #120	; 0x78
 8000752:	21e4      	movs	r1, #228	; 0xe4
 8000754:	2078      	movs	r0, #120	; 0x78
 8000756:	f000 feb9 	bl	80014cc <Paint_DrawLine>
	Paint_DrawLine  (0, 120, 12, 120,BLACK ,DOT_PIXEL_4X4,LINE_STYLE_SOLID);
 800075a:	2300      	movs	r3, #0
 800075c:	9302      	str	r3, [sp, #8]
 800075e:	2304      	movs	r3, #4
 8000760:	9301      	str	r3, [sp, #4]
 8000762:	2300      	movs	r3, #0
 8000764:	9300      	str	r3, [sp, #0]
 8000766:	2378      	movs	r3, #120	; 0x78
 8000768:	220c      	movs	r2, #12
 800076a:	2178      	movs	r1, #120	; 0x78
 800076c:	2000      	movs	r0, #0
 800076e:	f000 fead 	bl	80014cc <Paint_DrawLine>
	Paint_DrawLine  (228, 120, 240, 120,BLACK ,DOT_PIXEL_4X4,LINE_STYLE_SOLID);
 8000772:	2300      	movs	r3, #0
 8000774:	9302      	str	r3, [sp, #8]
 8000776:	2304      	movs	r3, #4
 8000778:	9301      	str	r3, [sp, #4]
 800077a:	2300      	movs	r3, #0
 800077c:	9300      	str	r3, [sp, #0]
 800077e:	2378      	movs	r3, #120	; 0x78
 8000780:	22f0      	movs	r2, #240	; 0xf0
 8000782:	2178      	movs	r1, #120	; 0x78
 8000784:	20e4      	movs	r0, #228	; 0xe4
 8000786:	f000 fea1 	bl	80014cc <Paint_DrawLine>

//	Paint_DrawImage(gImage_70X70, 85, 25, 70, 70);
//	Paint_DrawString_CN(56,140, "΢ѩ����",   &Font24CN,BLACK,  WHITE);

	Paint_DrawLine  (120, 120, 70, 70,BLACK ,DOT_PIXEL_3X3,LINE_STYLE_SOLID); // hour
 800078a:	2300      	movs	r3, #0
 800078c:	9302      	str	r3, [sp, #8]
 800078e:	2303      	movs	r3, #3
 8000790:	9301      	str	r3, [sp, #4]
 8000792:	2300      	movs	r3, #0
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	2346      	movs	r3, #70	; 0x46
 8000798:	2246      	movs	r2, #70	; 0x46
 800079a:	2178      	movs	r1, #120	; 0x78
 800079c:	2078      	movs	r0, #120	; 0x78
 800079e:	f000 fe95 	bl	80014cc <Paint_DrawLine>
	Paint_DrawLine  (120, 120, 176, 64,BLACK ,DOT_PIXEL_3X3,LINE_STYLE_SOLID); // minute
 80007a2:	2300      	movs	r3, #0
 80007a4:	9302      	str	r3, [sp, #8]
 80007a6:	2303      	movs	r3, #3
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	2300      	movs	r3, #0
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	2340      	movs	r3, #64	; 0x40
 80007b0:	22b0      	movs	r2, #176	; 0xb0
 80007b2:	2178      	movs	r1, #120	; 0x78
 80007b4:	2078      	movs	r0, #120	; 0x78
 80007b6:	f000 fe89 	bl	80014cc <Paint_DrawLine>
	Paint_DrawLine  (120, 120, 120, 210,RED ,DOT_PIXEL_2X2,LINE_STYLE_SOLID); // seconds
 80007ba:	2300      	movs	r3, #0
 80007bc:	9302      	str	r3, [sp, #8]
 80007be:	2302      	movs	r3, #2
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80007c6:	9300      	str	r3, [sp, #0]
 80007c8:	23d2      	movs	r3, #210	; 0xd2
 80007ca:	2278      	movs	r2, #120	; 0x78
 80007cc:	2178      	movs	r1, #120	; 0x78
 80007ce:	2078      	movs	r0, #120	; 0x78
 80007d0:	f000 fe7c 	bl	80014cc <Paint_DrawLine>

	printf("quit...\r\n");
 80007d4:	482c      	ldr	r0, [pc, #176]	; (8000888 <main+0x1a4>)
 80007d6:	f005 f94d 	bl	8005a74 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		Paint_DrawString_EN(56, 120, messageBuffer,&Font24,  WHITE, WHITE);
 80007da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	4b29      	ldr	r3, [pc, #164]	; (800088c <main+0x1a8>)
 80007e8:	4a29      	ldr	r2, [pc, #164]	; (8000890 <main+0x1ac>)
 80007ea:	2178      	movs	r1, #120	; 0x78
 80007ec:	2038      	movs	r0, #56	; 0x38
 80007ee:	f001 f957 	bl	8001aa0 <Paint_DrawString_EN>

	RTC_DateTypeDef getDate = {0};
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
	RTC_TimeTypeDef getTime = {0};
 80007f6:	463b      	mov	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]
	if (HAL_RTC_GetTime(&hrtc, &getTime, RTC_FORMAT_BIN) != HAL_OK)
 8000804:	463b      	mov	r3, r7
 8000806:	2200      	movs	r2, #0
 8000808:	4619      	mov	r1, r3
 800080a:	4822      	ldr	r0, [pc, #136]	; (8000894 <main+0x1b0>)
 800080c:	f003 fa80 	bl	8003d10 <HAL_RTC_GetTime>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <main+0x136>
	{
	Error_Handler();
 8000816:	f000 f8fd 	bl	8000a14 <Error_Handler>
	}
	if (HAL_RTC_GetDate(&hrtc, &getDate, RTC_FORMAT_BIN) != HAL_OK)
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	4619      	mov	r1, r3
 8000822:	481c      	ldr	r0, [pc, #112]	; (8000894 <main+0x1b0>)
 8000824:	f003 fb56 	bl	8003ed4 <HAL_RTC_GetDate>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <main+0x14e>
	{
	Error_Handler();
 800082e:	f000 f8f1 	bl	8000a14 <Error_Handler>
	}
	printf("%02d:%02d:%02d\n", getTime.Hours, getTime.Minutes, getTime.Seconds);
 8000832:	783b      	ldrb	r3, [r7, #0]
 8000834:	4619      	mov	r1, r3
 8000836:	787b      	ldrb	r3, [r7, #1]
 8000838:	461a      	mov	r2, r3
 800083a:	78bb      	ldrb	r3, [r7, #2]
 800083c:	4816      	ldr	r0, [pc, #88]	; (8000898 <main+0x1b4>)
 800083e:	f005 f893 	bl	8005968 <iprintf>
	printf("%02d/%02d/%02d\n", getDate.Date, getDate.Month, getDate.Year);
 8000842:	7dbb      	ldrb	r3, [r7, #22]
 8000844:	4619      	mov	r1, r3
 8000846:	7d7b      	ldrb	r3, [r7, #21]
 8000848:	461a      	mov	r2, r3
 800084a:	7dfb      	ldrb	r3, [r7, #23]
 800084c:	4813      	ldr	r0, [pc, #76]	; (800089c <main+0x1b8>)
 800084e:	f005 f88b 	bl	8005968 <iprintf>

	sprintf(messageBuffer, "%02d:%02d:%02d", getTime.Hours, getTime.Minutes, getTime.Seconds);
 8000852:	783b      	ldrb	r3, [r7, #0]
 8000854:	461a      	mov	r2, r3
 8000856:	787b      	ldrb	r3, [r7, #1]
 8000858:	4619      	mov	r1, r3
 800085a:	78bb      	ldrb	r3, [r7, #2]
 800085c:	9300      	str	r3, [sp, #0]
 800085e:	460b      	mov	r3, r1
 8000860:	490f      	ldr	r1, [pc, #60]	; (80008a0 <main+0x1bc>)
 8000862:	480b      	ldr	r0, [pc, #44]	; (8000890 <main+0x1ac>)
 8000864:	f005 f91e 	bl	8005aa4 <siprintf>

	Paint_DrawString_EN(56, 120, messageBuffer,&Font24,  WHITE, BLUE);
 8000868:	231f      	movs	r3, #31
 800086a:	9301      	str	r3, [sp, #4]
 800086c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <main+0x1a8>)
 8000874:	4a06      	ldr	r2, [pc, #24]	; (8000890 <main+0x1ac>)
 8000876:	2178      	movs	r1, #120	; 0x78
 8000878:	2038      	movs	r0, #56	; 0x38
 800087a:	f001 f911 	bl	8001aa0 <Paint_DrawString_EN>

	HAL_Delay(1000);
 800087e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000882:	f001 fd6b 	bl	800235c <HAL_Delay>
  {
 8000886:	e7a8      	b.n	80007da <main+0xf6>
 8000888:	08006b64 	.word	0x08006b64
 800088c:	20000004 	.word	0x20000004
 8000890:	20000094 	.word	0x20000094
 8000894:	200000a8 	.word	0x200000a8
 8000898:	08006b70 	.word	0x08006b70
 800089c:	08006b80 	.word	0x08006b80
 80008a0:	08006b90 	.word	0x08006b90

080008a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b094      	sub	sp, #80	; 0x50
 80008a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	2234      	movs	r2, #52	; 0x34
 80008b0:	2100      	movs	r1, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 ff70 	bl	8005798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b8:	f107 0308 	add.w	r3, r7, #8
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c8:	2300      	movs	r3, #0
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <SystemClock_Config+0xdc>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	4a2b      	ldr	r2, [pc, #172]	; (8000980 <SystemClock_Config+0xdc>)
 80008d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d6:	6413      	str	r3, [r2, #64]	; 0x40
 80008d8:	4b29      	ldr	r3, [pc, #164]	; (8000980 <SystemClock_Config+0xdc>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008e4:	2300      	movs	r3, #0
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	4b26      	ldr	r3, [pc, #152]	; (8000984 <SystemClock_Config+0xe0>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008f0:	4a24      	ldr	r2, [pc, #144]	; (8000984 <SystemClock_Config+0xe0>)
 80008f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f6:	6013      	str	r3, [r2, #0]
 80008f8:	4b22      	ldr	r3, [pc, #136]	; (8000984 <SystemClock_Config+0xe0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000900:	603b      	str	r3, [r7, #0]
 8000902:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000904:	230a      	movs	r3, #10
 8000906:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000908:	2301      	movs	r3, #1
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090c:	2301      	movs	r3, #1
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000910:	2310      	movs	r3, #16
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000914:	2301      	movs	r3, #1
 8000916:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000918:	2302      	movs	r3, #2
 800091a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800091c:	2300      	movs	r3, #0
 800091e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000920:	2310      	movs	r3, #16
 8000922:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000924:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000928:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800092a:	2304      	movs	r3, #4
 800092c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800092e:	2302      	movs	r3, #2
 8000930:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000932:	2302      	movs	r3, #2
 8000934:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4618      	mov	r0, r3
 800093c:	f002 fe3a 	bl	80035b4 <HAL_RCC_OscConfig>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000946:	f000 f865 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094a:	230f      	movs	r3, #15
 800094c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094e:	2302      	movs	r3, #2
 8000950:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095c:	2300      	movs	r3, #0
 800095e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	2102      	movs	r1, #2
 8000966:	4618      	mov	r0, r3
 8000968:	f001 ffb0 	bl	80028cc <HAL_RCC_ClockConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000972:	f000 f84f 	bl	8000a14 <Error_Handler>
  }
}
 8000976:	bf00      	nop
 8000978:	3750      	adds	r7, #80	; 0x50
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40007000 	.word	0x40007000

08000988 <LCDInit>:

/* USER CODE BEGIN 4 */

void LCDInit() {
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
	DEV_Module_Init();
 800098c:	f000 fbb6 	bl	80010fc <DEV_Module_Init>

	LCD_1IN28_SetBackLight(10000);
 8000990:	f242 7010 	movw	r0, #10000	; 0x2710
 8000994:	f001 fc60 	bl	8002258 <LCD_1IN28_SetBackLight>
	LCD_1IN28_Init(VERTICAL);
 8000998:	2001      	movs	r0, #1
 800099a:	f001 fbc1 	bl	8002120 <LCD_1IN28_Init>

	printf("Paint_NewImage\r\n");
 800099e:	480a      	ldr	r0, [pc, #40]	; (80009c8 <LCDInit+0x40>)
 80009a0:	f005 f868 	bl	8005a74 <puts>
	Paint_NewImage(LCD_1IN28_WIDTH,LCD_1IN28_HEIGHT, 0, WHITE);
 80009a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009a8:	2200      	movs	r2, #0
 80009aa:	21f0      	movs	r1, #240	; 0xf0
 80009ac:	20f0      	movs	r0, #240	; 0xf0
 80009ae:	f000 fbc5 	bl	800113c <Paint_NewImage>

	printf("Set Clear and Display Funtion\r\n");
 80009b2:	4806      	ldr	r0, [pc, #24]	; (80009cc <LCDInit+0x44>)
 80009b4:	f005 f85e 	bl	8005a74 <puts>
	Paint_SetClearFuntion(LCD_1IN28_Clear);
 80009b8:	4805      	ldr	r0, [pc, #20]	; (80009d0 <LCDInit+0x48>)
 80009ba:	f000 fc0b 	bl	80011d4 <Paint_SetClearFuntion>
	Paint_SetDisplayFuntion(LCD_1IN28_DrawPaint);
 80009be:	4805      	ldr	r0, [pc, #20]	; (80009d4 <LCDInit+0x4c>)
 80009c0:	f000 fc18 	bl	80011f4 <Paint_SetDisplayFuntion>
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	08006ba0 	.word	0x08006ba0
 80009cc:	08006bb0 	.word	0x08006bb0
 80009d0:	080021bd 	.word	0x080021bd
 80009d4:	08002229 	.word	0x08002229

080009d8 <LCDBootScreen>:

void LCDBootScreen() {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af02      	add	r7, sp, #8
	Paint_Clear(WHITE);
 80009de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80009e2:	f000 fcc7 	bl	8001374 <Paint_Clear>
	Paint_DrawString_EN(56, 120, "LunarWatch",&Font24,  WHITE, BLUE);
 80009e6:	231f      	movs	r3, #31
 80009e8:	9301      	str	r3, [sp, #4]
 80009ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009ee:	9300      	str	r3, [sp, #0]
 80009f0:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <LCDBootScreen+0x34>)
 80009f2:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <LCDBootScreen+0x38>)
 80009f4:	2178      	movs	r1, #120	; 0x78
 80009f6:	2038      	movs	r0, #56	; 0x38
 80009f8:	f001 f852 	bl	8001aa0 <Paint_DrawString_EN>

	HAL_Delay(2000);
 80009fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a00:	f001 fcac 	bl	800235c <HAL_Delay>

}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000004 	.word	0x20000004
 8000a10:	08006bd0 	.word	0x08006bd0

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <Error_Handler+0x8>
	...

08000a20 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000a34:	2300      	movs	r3, #0
 8000a36:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a38:	4b24      	ldr	r3, [pc, #144]	; (8000acc <MX_RTC_Init+0xac>)
 8000a3a:	4a25      	ldr	r2, [pc, #148]	; (8000ad0 <MX_RTC_Init+0xb0>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a3e:	4b23      	ldr	r3, [pc, #140]	; (8000acc <MX_RTC_Init+0xac>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a44:	4b21      	ldr	r3, [pc, #132]	; (8000acc <MX_RTC_Init+0xac>)
 8000a46:	227f      	movs	r2, #127	; 0x7f
 8000a48:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a4a:	4b20      	ldr	r3, [pc, #128]	; (8000acc <MX_RTC_Init+0xac>)
 8000a4c:	22ff      	movs	r2, #255	; 0xff
 8000a4e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a50:	4b1e      	ldr	r3, [pc, #120]	; (8000acc <MX_RTC_Init+0xac>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a56:	4b1d      	ldr	r3, [pc, #116]	; (8000acc <MX_RTC_Init+0xac>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a5c:	4b1b      	ldr	r3, [pc, #108]	; (8000acc <MX_RTC_Init+0xac>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a62:	481a      	ldr	r0, [pc, #104]	; (8000acc <MX_RTC_Init+0xac>)
 8000a64:	f003 f844 	bl	8003af0 <HAL_RTC_Init>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000a6e:	f7ff ffd1 	bl	8000a14 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2201      	movs	r2, #1
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	480f      	ldr	r0, [pc, #60]	; (8000acc <MX_RTC_Init+0xac>)
 8000a8e:	f003 f8a5 	bl	8003bdc <HAL_RTC_SetTime>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000a98:	f7ff ffbc 	bl	8000a14 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000aac:	463b      	mov	r3, r7
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4806      	ldr	r0, [pc, #24]	; (8000acc <MX_RTC_Init+0xac>)
 8000ab4:	f003 f98a 	bl	8003dcc <HAL_RTC_SetDate>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000abe:	f7ff ffa9 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000a8 	.word	0x200000a8
 8000ad0:	40002800 	.word	0x40002800

08000ad4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b09a      	sub	sp, #104	; 0x68
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000adc:	f107 030c 	add.w	r3, r7, #12
 8000ae0:	225c      	movs	r2, #92	; 0x5c
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f004 fe57 	bl	8005798 <memset>
  if(rtcHandle->Instance==RTC)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a0c      	ldr	r2, [pc, #48]	; (8000b20 <HAL_RTC_MspInit+0x4c>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d111      	bne.n	8000b18 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000af4:	2320      	movs	r3, #32
 8000af6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000af8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000afc:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000afe:	f107 030c 	add.w	r3, r7, #12
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 fffc 	bl	8002b00 <HAL_RCCEx_PeriphCLKConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000b0e:	f7ff ff81 	bl	8000a14 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <HAL_RTC_MspInit+0x50>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b18:	bf00      	nop
 8000b1a:	3768      	adds	r7, #104	; 0x68
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40002800 	.word	0x40002800
 8000b24:	42470e3c 	.word	0x42470e3c

08000b28 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b2e:	4a18      	ldr	r2, [pc, #96]	; (8000b90 <MX_SPI1_Init+0x68>)
 8000b30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b32:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b4c:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b5c:	2208      	movs	r2, #8
 8000b5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b60:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b66:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b6c:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b72:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b74:	220a      	movs	r2, #10
 8000b76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b78:	4804      	ldr	r0, [pc, #16]	; (8000b8c <MX_SPI1_Init+0x64>)
 8000b7a:	f003 fab7 	bl	80040ec <HAL_SPI_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b84:	f7ff ff46 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200000c8 	.word	0x200000c8
 8000b90:	40013000 	.word	0x40013000

08000b94 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	; 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a19      	ldr	r2, [pc, #100]	; (8000c18 <HAL_SPI_MspInit+0x84>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d12b      	bne.n	8000c0e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	4a17      	ldr	r2, [pc, #92]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bc0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	6313      	str	r3, [r2, #48]	; 0x30
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_SPI_MspInit+0x88>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bee:	23e0      	movs	r3, #224	; 0xe0
 8000bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bfe:	2305      	movs	r3, #5
 8000c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <HAL_SPI_MspInit+0x8c>)
 8000c0a:	f001 fcb1 	bl	8002570 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c0e:	bf00      	nop
 8000c10:	3728      	adds	r7, #40	; 0x28
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40013000 	.word	0x40013000
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020000 	.word	0x40020000

08000c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	607b      	str	r3, [r7, #4]
 8000c2e:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c32:	4a0f      	ldr	r2, [pc, #60]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c38:	6453      	str	r3, [r2, #68]	; 0x44
 8000c3a:	4b0d      	ldr	r3, [pc, #52]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	603b      	str	r3, [r7, #0]
 8000c4a:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	4a08      	ldr	r2, [pc, #32]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c54:	6413      	str	r3, [r2, #64]	; 0x40
 8000c56:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <HAL_MspInit+0x4c>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c62:	2007      	movs	r0, #7
 8000c64:	f001 fc50 	bl	8002508 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40023800 	.word	0x40023800

08000c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c78:	e7fe      	b.n	8000c78 <NMI_Handler+0x4>

08000c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <HardFault_Handler+0x4>

08000c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <MemManage_Handler+0x4>

08000c86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <BusFault_Handler+0x4>

08000c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <UsageFault_Handler+0x4>

08000c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cc0:	f001 fb2c 	bl	800231c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e00a      	b.n	8000cf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cda:	f3af 8000 	nop.w
 8000cde:	4601      	mov	r1, r0
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	1c5a      	adds	r2, r3, #1
 8000ce4:	60ba      	str	r2, [r7, #8]
 8000ce6:	b2ca      	uxtb	r2, r1
 8000ce8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	3301      	adds	r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	dbf0      	blt.n	8000cda <_read+0x12>
  }

  return len;
 8000cf8:	687b      	ldr	r3, [r7, #4]
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3718      	adds	r7, #24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b086      	sub	sp, #24
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	60f8      	str	r0, [r7, #12]
 8000d0a:	60b9      	str	r1, [r7, #8]
 8000d0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	e009      	b.n	8000d28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	60ba      	str	r2, [r7, #8]
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fccf 	bl	80006c0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	3301      	adds	r3, #1
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	697a      	ldr	r2, [r7, #20]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	dbf1      	blt.n	8000d14 <_write+0x12>
  }
  return len;
 8000d30:	687b      	ldr	r3, [r7, #4]
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3718      	adds	r7, #24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <_close>:

int _close(int file)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b083      	sub	sp, #12
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d52:	b480      	push	{r7}
 8000d54:	b083      	sub	sp, #12
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
 8000d5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d62:	605a      	str	r2, [r3, #4]
  return 0;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <_isatty>:

int _isatty(int file)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b083      	sub	sp, #12
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d7a:	2301      	movs	r3, #1
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
	...

08000da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dac:	4a14      	ldr	r2, [pc, #80]	; (8000e00 <_sbrk+0x5c>)
 8000dae:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <_sbrk+0x60>)
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000db8:	4b13      	ldr	r3, [pc, #76]	; (8000e08 <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d102      	bne.n	8000dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc0:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <_sbrk+0x64>)
 8000dc2:	4a12      	ldr	r2, [pc, #72]	; (8000e0c <_sbrk+0x68>)
 8000dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dc6:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <_sbrk+0x64>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d207      	bcs.n	8000de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dd4:	f004 fca8 	bl	8005728 <__errno>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	220c      	movs	r2, #12
 8000ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dde:	f04f 33ff 	mov.w	r3, #4294967295
 8000de2:	e009      	b.n	8000df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000de4:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <_sbrk+0x64>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <_sbrk+0x64>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	4a05      	ldr	r2, [pc, #20]	; (8000e08 <_sbrk+0x64>)
 8000df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000df6:	68fb      	ldr	r3, [r7, #12]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3718      	adds	r7, #24
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20020000 	.word	0x20020000
 8000e04:	00000400 	.word	0x00000400
 8000e08:	20000120 	.word	0x20000120
 8000e0c:	200001f0 	.word	0x200001f0

08000e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e14:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <SystemInit+0x20>)
 8000e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e1a:	4a05      	ldr	r2, [pc, #20]	; (8000e30 <SystemInit+0x20>)
 8000e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	; 0x28
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e3a:	f107 0320 	add.w	r3, r7, #32
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
 8000e50:	611a      	str	r2, [r3, #16]
 8000e52:	615a      	str	r2, [r3, #20]
 8000e54:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e56:	4b22      	ldr	r3, [pc, #136]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e58:	4a22      	ldr	r2, [pc, #136]	; (8000ee4 <MX_TIM3_Init+0xb0>)
 8000e5a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8000e5c:	4b20      	ldr	r3, [pc, #128]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e5e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000e62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e64:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e6c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000e70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e78:	4b19      	ldr	r3, [pc, #100]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e7e:	4818      	ldr	r0, [pc, #96]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e80:	f003 fbc4 	bl	800460c <HAL_TIM_PWM_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000e8a:	f7ff fdc3 	bl	8000a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e96:	f107 0320 	add.w	r3, r7, #32
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4810      	ldr	r0, [pc, #64]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000e9e:	f004 f805 	bl	8004eac <HAL_TIMEx_MasterConfigSynchronization>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000ea8:	f7ff fdb4 	bl	8000a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eac:	2360      	movs	r3, #96	; 0x60
 8000eae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	2204      	movs	r2, #4
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4807      	ldr	r0, [pc, #28]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000ec4:	f003 fcba 	bl	800483c <HAL_TIM_PWM_ConfigChannel>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000ece:	f7ff fda1 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ed2:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <MX_TIM3_Init+0xac>)
 8000ed4:	f000 f82a 	bl	8000f2c <HAL_TIM_MspPostInit>

}
 8000ed8:	bf00      	nop
 8000eda:	3728      	adds	r7, #40	; 0x28
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000124 	.word	0x20000124
 8000ee4:	40000400 	.word	0x40000400

08000ee8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a0b      	ldr	r2, [pc, #44]	; (8000f24 <HAL_TIM_PWM_MspInit+0x3c>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d10d      	bne.n	8000f16 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_TIM_PWM_MspInit+0x40>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	4a09      	ldr	r2, [pc, #36]	; (8000f28 <HAL_TIM_PWM_MspInit+0x40>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0a:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <HAL_TIM_PWM_MspInit+0x40>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0e:	f003 0302 	and.w	r3, r3, #2
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	40000400 	.word	0x40000400
 8000f28:	40023800 	.word	0x40023800

08000f2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b088      	sub	sp, #32
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a12      	ldr	r2, [pc, #72]	; (8000f94 <HAL_TIM_MspPostInit+0x68>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d11d      	bne.n	8000f8a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <HAL_TIM_MspPostInit+0x6c>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <HAL_TIM_MspPostInit+0x6c>)
 8000f58:	f043 0304 	orr.w	r3, r3, #4
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <HAL_TIM_MspPostInit+0x6c>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0304 	and.w	r3, r3, #4
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000f6a:	2380      	movs	r3, #128	; 0x80
 8000f6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	; (8000f9c <HAL_TIM_MspPostInit+0x70>)
 8000f86:	f001 faf3 	bl	8002570 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f8a:	bf00      	nop
 8000f8c:	3720      	adds	r7, #32
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40000400 	.word	0x40000400
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020800 	.word	0x40020800

08000fa0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fa6:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <MX_USART2_UART_Init+0x50>)
 8000fa8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000faa:	4b10      	ldr	r3, [pc, #64]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000fb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fc4:	4b09      	ldr	r3, [pc, #36]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fca:	4b08      	ldr	r3, [pc, #32]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fd6:	4805      	ldr	r0, [pc, #20]	; (8000fec <MX_USART2_UART_Init+0x4c>)
 8000fd8:	f003 ffe4 	bl	8004fa4 <HAL_UART_Init>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000fe2:	f7ff fd17 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	2000016c 	.word	0x2000016c
 8000ff0:	40004400 	.word	0x40004400

08000ff4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a19      	ldr	r2, [pc, #100]	; (8001078 <HAL_UART_MspInit+0x84>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d12b      	bne.n	800106e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <HAL_UART_MspInit+0x88>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	4a17      	ldr	r2, [pc, #92]	; (800107c <HAL_UART_MspInit+0x88>)
 8001020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001024:	6413      	str	r3, [r2, #64]	; 0x40
 8001026:	4b15      	ldr	r3, [pc, #84]	; (800107c <HAL_UART_MspInit+0x88>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b11      	ldr	r3, [pc, #68]	; (800107c <HAL_UART_MspInit+0x88>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a10      	ldr	r2, [pc, #64]	; (800107c <HAL_UART_MspInit+0x88>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <HAL_UART_MspInit+0x88>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800104e:	230c      	movs	r3, #12
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105a:	2303      	movs	r3, #3
 800105c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800105e:	2307      	movs	r3, #7
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4619      	mov	r1, r3
 8001068:	4805      	ldr	r0, [pc, #20]	; (8001080 <HAL_UART_MspInit+0x8c>)
 800106a:	f001 fa81 	bl	8002570 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800106e:	bf00      	nop
 8001070:	3728      	adds	r7, #40	; 0x28
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40004400 	.word	0x40004400
 800107c:	40023800 	.word	0x40023800
 8001080:	40020000 	.word	0x40020000

08001084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001088:	480d      	ldr	r0, [pc, #52]	; (80010c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800108a:	490e      	ldr	r1, [pc, #56]	; (80010c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800108c:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001090:	e002      	b.n	8001098 <LoopCopyDataInit>

08001092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001096:	3304      	adds	r3, #4

08001098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800109c:	d3f9      	bcc.n	8001092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010a0:	4c0b      	ldr	r4, [pc, #44]	; (80010d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80010a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a4:	e001      	b.n	80010aa <LoopFillZerobss>

080010a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a8:	3204      	adds	r2, #4

080010aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ac:	d3fb      	bcc.n	80010a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010ae:	f7ff feaf 	bl	8000e10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010b2:	f004 fb3f 	bl	8005734 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010b6:	f7ff fb15 	bl	80006e4 <main>
  bx  lr    
 80010ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80010c8:	08008a48 	.word	0x08008a48
  ldr r2, =_sbss
 80010cc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80010d0:	200001ec 	.word	0x200001ec

080010d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC_IRQHandler>
	...

080010d8 <DEV_SPI_WRite>:
	HAL_Delay(xms);
}


void DEV_SPI_WRite(UBYTE _dat)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, (uint8_t *)&_dat, 1, 500);
 80010e2:	1df9      	adds	r1, r7, #7
 80010e4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010e8:	2201      	movs	r2, #1
 80010ea:	4803      	ldr	r0, [pc, #12]	; (80010f8 <DEV_SPI_WRite+0x20>)
 80010ec:	f003 f887 	bl	80041fe <HAL_SPI_Transmit>
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200000c8 	.word	0x200000c8

080010fc <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
    DEV_Digital_Write(DEV_DC_PIN, 1);
 8001100:	2201      	movs	r2, #1
 8001102:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001106:	480a      	ldr	r0, [pc, #40]	; (8001130 <DEV_Module_Init+0x34>)
 8001108:	f001 fbc6 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_CS_PIN, 1);
 800110c:	2201      	movs	r2, #1
 800110e:	2140      	movs	r1, #64	; 0x40
 8001110:	4808      	ldr	r0, [pc, #32]	; (8001134 <DEV_Module_Init+0x38>)
 8001112:	f001 fbc1 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_Digital_Write(DEV_RST_PIN, 1);
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111c:	4804      	ldr	r0, [pc, #16]	; (8001130 <DEV_Module_Init+0x34>)
 800111e:	f001 fbbb 	bl	8002898 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001122:	2104      	movs	r1, #4
 8001124:	4804      	ldr	r0, [pc, #16]	; (8001138 <DEV_Module_Init+0x3c>)
 8001126:	f003 fac1 	bl	80046ac <HAL_TIM_PWM_Start>
		return 0;
 800112a:	2300      	movs	r3, #0
}
 800112c:	4618      	mov	r0, r3
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400
 8001138:	20000124 	.word	0x20000124

0800113c <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4604      	mov	r4, r0
 8001144:	4608      	mov	r0, r1
 8001146:	4611      	mov	r1, r2
 8001148:	461a      	mov	r2, r3
 800114a:	4623      	mov	r3, r4
 800114c:	80fb      	strh	r3, [r7, #6]
 800114e:	4603      	mov	r3, r0
 8001150:	80bb      	strh	r3, [r7, #4]
 8001152:	460b      	mov	r3, r1
 8001154:	807b      	strh	r3, [r7, #2]
 8001156:	4613      	mov	r3, r2
 8001158:	803b      	strh	r3, [r7, #0]
    Paint.WidthMemory = Width;
 800115a:	4a1c      	ldr	r2, [pc, #112]	; (80011cc <Paint_NewImage+0x90>)
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8001160:	4a1a      	ldr	r2, [pc, #104]	; (80011cc <Paint_NewImage+0x90>)
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8001166:	4a19      	ldr	r2, [pc, #100]	; (80011cc <Paint_NewImage+0x90>)
 8001168:	883b      	ldrh	r3, [r7, #0]
 800116a:	8193      	strh	r3, [r2, #12]
    Paint.WidthByte = Width;
 800116c:	4a17      	ldr	r2, [pc, #92]	; (80011cc <Paint_NewImage+0x90>)
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8001172:	4a16      	ldr	r2, [pc, #88]	; (80011cc <Paint_NewImage+0x90>)
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	8293      	strh	r3, [r2, #20]
    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <Paint_NewImage+0x90>)
 800117a:	8a5b      	ldrh	r3, [r3, #18]
 800117c:	b29b      	uxth	r3, r3
 800117e:	4619      	mov	r1, r3
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <Paint_NewImage+0x90>)
 8001182:	8a9b      	ldrh	r3, [r3, #20]
 8001184:	b29b      	uxth	r3, r3
 8001186:	461a      	mov	r2, r3
 8001188:	4811      	ldr	r0, [pc, #68]	; (80011d0 <Paint_NewImage+0x94>)
 800118a:	f004 fbed 	bl	8005968 <iprintf>
   
    Paint.Rotate = Rotate;
 800118e:	4a0f      	ldr	r2, [pc, #60]	; (80011cc <Paint_NewImage+0x90>)
 8001190:	887b      	ldrh	r3, [r7, #2]
 8001192:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8001194:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <Paint_NewImage+0x90>)
 8001196:	2200      	movs	r2, #0
 8001198:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 800119a:	887b      	ldrh	r3, [r7, #2]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <Paint_NewImage+0x6a>
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	2bb4      	cmp	r3, #180	; 0xb4
 80011a4:	d106      	bne.n	80011b4 <Paint_NewImage+0x78>
        Paint.Width = Width;
 80011a6:	4a09      	ldr	r2, [pc, #36]	; (80011cc <Paint_NewImage+0x90>)
 80011a8:	88fb      	ldrh	r3, [r7, #6]
 80011aa:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 80011ac:	4a07      	ldr	r2, [pc, #28]	; (80011cc <Paint_NewImage+0x90>)
 80011ae:	88bb      	ldrh	r3, [r7, #4]
 80011b0:	80d3      	strh	r3, [r2, #6]
 80011b2:	e006      	b.n	80011c2 <Paint_NewImage+0x86>
    } else {
        Paint.Width = Height;
 80011b4:	4a05      	ldr	r2, [pc, #20]	; (80011cc <Paint_NewImage+0x90>)
 80011b6:	88bb      	ldrh	r3, [r7, #4]
 80011b8:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 80011ba:	4a04      	ldr	r2, [pc, #16]	; (80011cc <Paint_NewImage+0x90>)
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	80d3      	strh	r3, [r2, #6]
    }
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd90      	pop	{r4, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200001b0 	.word	0x200001b0
 80011d0:	08006bdc 	.word	0x08006bdc

080011d4 <Paint_SetClearFuntion>:
function:	Select Clear Funtion
parameter:
      Clear :   Pointer to Clear funtion 
******************************************************************************/
void Paint_SetClearFuntion(void (*Clear)(UWORD))
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  CLEAR=Clear;
 80011dc:	4a04      	ldr	r2, [pc, #16]	; (80011f0 <Paint_SetClearFuntion+0x1c>)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6013      	str	r3, [r2, #0]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	200001cc 	.word	0x200001cc

080011f4 <Paint_SetDisplayFuntion>:
function:	Select DisplayF untion
parameter:
      Display :   Pointer to display funtion 
******************************************************************************/
void Paint_SetDisplayFuntion(void (*Display)(UWORD,UWORD,UWORD))
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  DISPLAY=Display;
 80011fc:	4a04      	ldr	r2, [pc, #16]	; (8001210 <Paint_SetDisplayFuntion+0x1c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6013      	str	r3, [r2, #0]
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	200001c8 	.word	0x200001c8

08001214 <Paint_SetPixel>:
    Xpoint  :   At point X
    Ypoint  :   At point Y
    Color   :   Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	80fb      	strh	r3, [r7, #6]
 800121e:	460b      	mov	r3, r1
 8001220:	80bb      	strh	r3, [r7, #4]
 8001222:	4613      	mov	r3, r2
 8001224:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8001226:	4b50      	ldr	r3, [pc, #320]	; (8001368 <Paint_SetPixel+0x154>)
 8001228:	889b      	ldrh	r3, [r3, #4]
 800122a:	b29b      	uxth	r3, r3
 800122c:	88fa      	ldrh	r2, [r7, #6]
 800122e:	429a      	cmp	r2, r3
 8001230:	d805      	bhi.n	800123e <Paint_SetPixel+0x2a>
 8001232:	4b4d      	ldr	r3, [pc, #308]	; (8001368 <Paint_SetPixel+0x154>)
 8001234:	88db      	ldrh	r3, [r3, #6]
 8001236:	b29b      	uxth	r3, r3
 8001238:	88ba      	ldrh	r2, [r7, #4]
 800123a:	429a      	cmp	r2, r3
 800123c:	d903      	bls.n	8001246 <Paint_SetPixel+0x32>
        Debug("Exceeding display boundaries\r\n");
 800123e:	484b      	ldr	r0, [pc, #300]	; (800136c <Paint_SetPixel+0x158>)
 8001240:	f004 fc18 	bl	8005a74 <puts>
        return;
 8001244:	e08c      	b.n	8001360 <Paint_SetPixel+0x14c>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8001246:	4b48      	ldr	r3, [pc, #288]	; (8001368 <Paint_SetPixel+0x154>)
 8001248:	89db      	ldrh	r3, [r3, #14]
 800124a:	b29b      	uxth	r3, r3
 800124c:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8001250:	d02d      	beq.n	80012ae <Paint_SetPixel+0x9a>
 8001252:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8001256:	f300 8080 	bgt.w	800135a <Paint_SetPixel+0x146>
 800125a:	2bb4      	cmp	r3, #180	; 0xb4
 800125c:	d016      	beq.n	800128c <Paint_SetPixel+0x78>
 800125e:	2bb4      	cmp	r3, #180	; 0xb4
 8001260:	dc7b      	bgt.n	800135a <Paint_SetPixel+0x146>
 8001262:	2b00      	cmp	r3, #0
 8001264:	d002      	beq.n	800126c <Paint_SetPixel+0x58>
 8001266:	2b5a      	cmp	r3, #90	; 0x5a
 8001268:	d005      	beq.n	8001276 <Paint_SetPixel+0x62>
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;

    default:
        return;
 800126a:	e076      	b.n	800135a <Paint_SetPixel+0x146>
        X = Xpoint;
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	81fb      	strh	r3, [r7, #14]
        Y = Ypoint;  
 8001270:	88bb      	ldrh	r3, [r7, #4]
 8001272:	81bb      	strh	r3, [r7, #12]
        break;
 8001274:	e026      	b.n	80012c4 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Ypoint - 1;
 8001276:	4b3c      	ldr	r3, [pc, #240]	; (8001368 <Paint_SetPixel+0x154>)
 8001278:	891b      	ldrh	r3, [r3, #8]
 800127a:	b29a      	uxth	r2, r3
 800127c:	88bb      	ldrh	r3, [r7, #4]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	b29b      	uxth	r3, r3
 8001282:	3b01      	subs	r3, #1
 8001284:	81fb      	strh	r3, [r7, #14]
        Y = Xpoint;
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	81bb      	strh	r3, [r7, #12]
        break;
 800128a:	e01b      	b.n	80012c4 <Paint_SetPixel+0xb0>
        X = Paint.WidthMemory - Xpoint - 1;
 800128c:	4b36      	ldr	r3, [pc, #216]	; (8001368 <Paint_SetPixel+0x154>)
 800128e:	891b      	ldrh	r3, [r3, #8]
 8001290:	b29a      	uxth	r2, r3
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	b29b      	uxth	r3, r3
 8001298:	3b01      	subs	r3, #1
 800129a:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Ypoint - 1;
 800129c:	4b32      	ldr	r3, [pc, #200]	; (8001368 <Paint_SetPixel+0x154>)
 800129e:	895b      	ldrh	r3, [r3, #10]
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	88bb      	ldrh	r3, [r7, #4]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	3b01      	subs	r3, #1
 80012aa:	81bb      	strh	r3, [r7, #12]
        break;
 80012ac:	e00a      	b.n	80012c4 <Paint_SetPixel+0xb0>
        X = Ypoint;
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Xpoint - 1;
 80012b2:	4b2d      	ldr	r3, [pc, #180]	; (8001368 <Paint_SetPixel+0x154>)
 80012b4:	895b      	ldrh	r3, [r3, #10]
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	b29b      	uxth	r3, r3
 80012be:	3b01      	subs	r3, #1
 80012c0:	81bb      	strh	r3, [r7, #12]
        break;
 80012c2:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 80012c4:	4b28      	ldr	r3, [pc, #160]	; (8001368 <Paint_SetPixel+0x154>)
 80012c6:	8a1b      	ldrh	r3, [r3, #16]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	2b03      	cmp	r3, #3
 80012cc:	d847      	bhi.n	800135e <Paint_SetPixel+0x14a>
 80012ce:	a201      	add	r2, pc, #4	; (adr r2, 80012d4 <Paint_SetPixel+0xc0>)
 80012d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012d4:	0800132b 	.word	0x0800132b
 80012d8:	080012e5 	.word	0x080012e5
 80012dc:	080012f7 	.word	0x080012f7
 80012e0:	08001309 	.word	0x08001309
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <Paint_SetPixel+0x154>)
 80012e6:	891b      	ldrh	r3, [r3, #8]
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	89fb      	ldrh	r3, [r7, #14]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	3b01      	subs	r3, #1
 80012f2:	81fb      	strh	r3, [r7, #14]
        break;
 80012f4:	e01a      	b.n	800132c <Paint_SetPixel+0x118>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <Paint_SetPixel+0x154>)
 80012f8:	895b      	ldrh	r3, [r3, #10]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	b29b      	uxth	r3, r3
 8001302:	3b01      	subs	r3, #1
 8001304:	81bb      	strh	r3, [r7, #12]
        break;
 8001306:	e011      	b.n	800132c <Paint_SetPixel+0x118>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8001308:	4b17      	ldr	r3, [pc, #92]	; (8001368 <Paint_SetPixel+0x154>)
 800130a:	891b      	ldrh	r3, [r3, #8]
 800130c:	b29a      	uxth	r2, r3
 800130e:	89fb      	ldrh	r3, [r7, #14]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b29b      	uxth	r3, r3
 8001314:	3b01      	subs	r3, #1
 8001316:	81fb      	strh	r3, [r7, #14]
        Y = Paint.HeightMemory - Y - 1;
 8001318:	4b13      	ldr	r3, [pc, #76]	; (8001368 <Paint_SetPixel+0x154>)
 800131a:	895b      	ldrh	r3, [r3, #10]
 800131c:	b29a      	uxth	r2, r3
 800131e:	89bb      	ldrh	r3, [r7, #12]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	b29b      	uxth	r3, r3
 8001324:	3b01      	subs	r3, #1
 8001326:	81bb      	strh	r3, [r7, #12]
        break;
 8001328:	e000      	b.n	800132c <Paint_SetPixel+0x118>
        break;
 800132a:	bf00      	nop
    default:
        return;
    }

    // printf("x = %d, y = %d\r\n", X, Y);
    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <Paint_SetPixel+0x154>)
 800132e:	891b      	ldrh	r3, [r3, #8]
 8001330:	b29b      	uxth	r3, r3
 8001332:	89fa      	ldrh	r2, [r7, #14]
 8001334:	429a      	cmp	r2, r3
 8001336:	d805      	bhi.n	8001344 <Paint_SetPixel+0x130>
 8001338:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <Paint_SetPixel+0x154>)
 800133a:	895b      	ldrh	r3, [r3, #10]
 800133c:	b29b      	uxth	r3, r3
 800133e:	89ba      	ldrh	r2, [r7, #12]
 8001340:	429a      	cmp	r2, r3
 8001342:	d903      	bls.n	800134c <Paint_SetPixel+0x138>
        Debug("Exceeding display boundaries\r\n");
 8001344:	4809      	ldr	r0, [pc, #36]	; (800136c <Paint_SetPixel+0x158>)
 8001346:	f004 fb95 	bl	8005a74 <puts>
        return;
 800134a:	e009      	b.n	8001360 <Paint_SetPixel+0x14c>
    }
    
   // UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
		DISPLAY(X,Y, Color);
 800134c:	4b08      	ldr	r3, [pc, #32]	; (8001370 <Paint_SetPixel+0x15c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	887a      	ldrh	r2, [r7, #2]
 8001352:	89b9      	ldrh	r1, [r7, #12]
 8001354:	89f8      	ldrh	r0, [r7, #14]
 8001356:	4798      	blx	r3
 8001358:	e002      	b.n	8001360 <Paint_SetPixel+0x14c>
        return;
 800135a:	bf00      	nop
 800135c:	e000      	b.n	8001360 <Paint_SetPixel+0x14c>
        return;
 800135e:	bf00      	nop
}
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001b0 	.word	0x200001b0
 800136c:	08006cdc 	.word	0x08006cdc
 8001370:	200001c8 	.word	0x200001c8

08001374 <Paint_Clear>:
function:	Clear the color of the picture
parameter:
    Color   :   Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{	
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
	CLEAR(Color);
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <Paint_Clear+0x1c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	88fa      	ldrh	r2, [r7, #6]
 8001384:	4610      	mov	r0, r2
 8001386:	4798      	blx	r3
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200001cc 	.word	0x200001cc

08001394 <Paint_DrawPoint>:
    Color		:   Set color
    Dot_Pixel	:	point size
******************************************************************************/
void Paint_DrawPoint( UWORD Xpoint,       UWORD Ypoint, UWORD Color,
                      DOT_PIXEL Dot_Pixel,DOT_STYLE Dot_FillWay)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	4604      	mov	r4, r0
 800139c:	4608      	mov	r0, r1
 800139e:	4611      	mov	r1, r2
 80013a0:	461a      	mov	r2, r3
 80013a2:	4623      	mov	r3, r4
 80013a4:	80fb      	strh	r3, [r7, #6]
 80013a6:	4603      	mov	r3, r0
 80013a8:	80bb      	strh	r3, [r7, #4]
 80013aa:	460b      	mov	r3, r1
 80013ac:	807b      	strh	r3, [r7, #2]
 80013ae:	4613      	mov	r3, r2
 80013b0:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 80013b2:	4b44      	ldr	r3, [pc, #272]	; (80014c4 <Paint_DrawPoint+0x130>)
 80013b4:	889b      	ldrh	r3, [r3, #4]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	88fa      	ldrh	r2, [r7, #6]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d805      	bhi.n	80013ca <Paint_DrawPoint+0x36>
 80013be:	4b41      	ldr	r3, [pc, #260]	; (80014c4 <Paint_DrawPoint+0x130>)
 80013c0:	88db      	ldrh	r3, [r3, #6]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	88ba      	ldrh	r2, [r7, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d903      	bls.n	80013d2 <Paint_DrawPoint+0x3e>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 80013ca:	483f      	ldr	r0, [pc, #252]	; (80014c8 <Paint_DrawPoint+0x134>)
 80013cc:	f004 fb52 	bl	8005a74 <puts>
        return;
 80013d0:	e074      	b.n	80014bc <Paint_DrawPoint+0x128>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_FillWay == DOT_FILL_AROUND) {
 80013d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d144      	bne.n	8001464 <Paint_DrawPoint+0xd0>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 80013da:	2300      	movs	r3, #0
 80013dc:	81fb      	strh	r3, [r7, #14]
 80013de:	e039      	b.n	8001454 <Paint_DrawPoint+0xc0>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80013e0:	2300      	movs	r3, #0
 80013e2:	81bb      	strh	r3, [r7, #12]
 80013e4:	e029      	b.n	800143a <Paint_DrawPoint+0xa6>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 80013e6:	88fa      	ldrh	r2, [r7, #6]
 80013e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013ec:	441a      	add	r2, r3
 80013ee:	787b      	ldrb	r3, [r7, #1]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	db28      	blt.n	8001448 <Paint_DrawPoint+0xb4>
 80013f6:	88ba      	ldrh	r2, [r7, #4]
 80013f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013fc:	441a      	add	r2, r3
 80013fe:	787b      	ldrb	r3, [r7, #1]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	db20      	blt.n	8001448 <Paint_DrawPoint+0xb4>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 8001406:	89fa      	ldrh	r2, [r7, #14]
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	4413      	add	r3, r2
 800140c:	b29a      	uxth	r2, r3
 800140e:	787b      	ldrb	r3, [r7, #1]
 8001410:	b29b      	uxth	r3, r3
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	b298      	uxth	r0, r3
 8001416:	89ba      	ldrh	r2, [r7, #12]
 8001418:	88bb      	ldrh	r3, [r7, #4]
 800141a:	4413      	add	r3, r2
 800141c:	b29a      	uxth	r2, r3
 800141e:	787b      	ldrb	r3, [r7, #1]
 8001420:	b29b      	uxth	r3, r3
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	b29b      	uxth	r3, r3
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	4619      	mov	r1, r3
 800142a:	f7ff fef3 	bl	8001214 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 800142e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001432:	b29b      	uxth	r3, r3
 8001434:	3301      	adds	r3, #1
 8001436:	b29b      	uxth	r3, r3
 8001438:	81bb      	strh	r3, [r7, #12]
 800143a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800143e:	787b      	ldrb	r3, [r7, #1]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	3b01      	subs	r3, #1
 8001444:	429a      	cmp	r2, r3
 8001446:	dbce      	blt.n	80013e6 <Paint_DrawPoint+0x52>
        for (XDir_Num = 0; XDir_Num < 2*Dot_Pixel - 1; XDir_Num++) {
 8001448:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800144c:	b29b      	uxth	r3, r3
 800144e:	3301      	adds	r3, #1
 8001450:	b29b      	uxth	r3, r3
 8001452:	81fb      	strh	r3, [r7, #14]
 8001454:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001458:	787b      	ldrb	r3, [r7, #1]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	3b01      	subs	r3, #1
 800145e:	429a      	cmp	r2, r3
 8001460:	dbbe      	blt.n	80013e0 <Paint_DrawPoint+0x4c>
 8001462:	e02b      	b.n	80014bc <Paint_DrawPoint+0x128>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8001464:	2300      	movs	r3, #0
 8001466:	81fb      	strh	r3, [r7, #14]
 8001468:	e023      	b.n	80014b2 <Paint_DrawPoint+0x11e>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800146a:	2300      	movs	r3, #0
 800146c:	81bb      	strh	r3, [r7, #12]
 800146e:	e015      	b.n	800149c <Paint_DrawPoint+0x108>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8001470:	89fa      	ldrh	r2, [r7, #14]
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	4413      	add	r3, r2
 8001476:	b29b      	uxth	r3, r3
 8001478:	3b01      	subs	r3, #1
 800147a:	b298      	uxth	r0, r3
 800147c:	89ba      	ldrh	r2, [r7, #12]
 800147e:	88bb      	ldrh	r3, [r7, #4]
 8001480:	4413      	add	r3, r2
 8001482:	b29b      	uxth	r3, r3
 8001484:	3b01      	subs	r3, #1
 8001486:	b29b      	uxth	r3, r3
 8001488:	887a      	ldrh	r2, [r7, #2]
 800148a:	4619      	mov	r1, r3
 800148c:	f7ff fec2 	bl	8001214 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8001490:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001494:	b29b      	uxth	r3, r3
 8001496:	3301      	adds	r3, #1
 8001498:	b29b      	uxth	r3, r3
 800149a:	81bb      	strh	r3, [r7, #12]
 800149c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80014a0:	787b      	ldrb	r3, [r7, #1]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	dbe4      	blt.n	8001470 <Paint_DrawPoint+0xdc>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 80014a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	3301      	adds	r3, #1
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	81fb      	strh	r3, [r7, #14]
 80014b2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80014b6:	787b      	ldrb	r3, [r7, #1]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	dbd6      	blt.n	800146a <Paint_DrawPoint+0xd6>
            }
        }
    }
}
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd90      	pop	{r4, r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200001b0 	.word	0x200001b0
 80014c8:	08006d04 	.word	0x08006d04

080014cc <Paint_DrawLine>:
    Yend   ：End point Ypoint coordinate
    Color  ：The color of the line segment
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, 
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b08d      	sub	sp, #52	; 0x34
 80014d0:	af02      	add	r7, sp, #8
 80014d2:	4604      	mov	r4, r0
 80014d4:	4608      	mov	r0, r1
 80014d6:	4611      	mov	r1, r2
 80014d8:	461a      	mov	r2, r3
 80014da:	4623      	mov	r3, r4
 80014dc:	80fb      	strh	r3, [r7, #6]
 80014de:	4603      	mov	r3, r0
 80014e0:	80bb      	strh	r3, [r7, #4]
 80014e2:	460b      	mov	r3, r1
 80014e4:	807b      	strh	r3, [r7, #2]
 80014e6:	4613      	mov	r3, r2
 80014e8:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80014ea:	4b4d      	ldr	r3, [pc, #308]	; (8001620 <Paint_DrawLine+0x154>)
 80014ec:	889b      	ldrh	r3, [r3, #4]
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	88fa      	ldrh	r2, [r7, #6]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d811      	bhi.n	800151a <Paint_DrawLine+0x4e>
 80014f6:	4b4a      	ldr	r3, [pc, #296]	; (8001620 <Paint_DrawLine+0x154>)
 80014f8:	88db      	ldrh	r3, [r3, #6]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	88ba      	ldrh	r2, [r7, #4]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d80b      	bhi.n	800151a <Paint_DrawLine+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 8001502:	4b47      	ldr	r3, [pc, #284]	; (8001620 <Paint_DrawLine+0x154>)
 8001504:	889b      	ldrh	r3, [r3, #4]
 8001506:	b29b      	uxth	r3, r3
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8001508:	887a      	ldrh	r2, [r7, #2]
 800150a:	429a      	cmp	r2, r3
 800150c:	d805      	bhi.n	800151a <Paint_DrawLine+0x4e>
        Xend > Paint.Width || Yend > Paint.Height) {
 800150e:	4b44      	ldr	r3, [pc, #272]	; (8001620 <Paint_DrawLine+0x154>)
 8001510:	88db      	ldrh	r3, [r3, #6]
 8001512:	b29b      	uxth	r3, r3
 8001514:	883a      	ldrh	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d903      	bls.n	8001522 <Paint_DrawLine+0x56>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 800151a:	4842      	ldr	r0, [pc, #264]	; (8001624 <Paint_DrawLine+0x158>)
 800151c:	f004 faaa 	bl	8005a74 <puts>
        return;
 8001520:	e07b      	b.n	800161a <Paint_DrawLine+0x14e>
    }

    UWORD Xpoint = Xstart;
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	84fb      	strh	r3, [r7, #38]	; 0x26
    UWORD Ypoint = Ystart;
 8001526:	88bb      	ldrh	r3, [r7, #4]
 8001528:	84bb      	strh	r3, [r7, #36]	; 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 800152a:	887a      	ldrh	r2, [r7, #2]
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	bfb8      	it	lt
 8001534:	425b      	neglt	r3, r3
 8001536:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 8001538:	883a      	ldrh	r2, [r7, #0]
 800153a:	88bb      	ldrh	r3, [r7, #4]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	bfb8      	it	lt
 8001542:	425b      	neglt	r3, r3
 8001544:	425b      	negs	r3, r3
 8001546:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 8001548:	88fa      	ldrh	r2, [r7, #6]
 800154a:	887b      	ldrh	r3, [r7, #2]
 800154c:	429a      	cmp	r2, r3
 800154e:	d201      	bcs.n	8001554 <Paint_DrawLine+0x88>
 8001550:	2301      	movs	r3, #1
 8001552:	e001      	b.n	8001558 <Paint_DrawLine+0x8c>
 8001554:	f04f 33ff 	mov.w	r3, #4294967295
 8001558:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 800155a:	88ba      	ldrh	r2, [r7, #4]
 800155c:	883b      	ldrh	r3, [r7, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d201      	bcs.n	8001566 <Paint_DrawLine+0x9a>
 8001562:	2301      	movs	r3, #1
 8001564:	e001      	b.n	800156a <Paint_DrawLine+0x9e>
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	4413      	add	r3, r2
 8001572:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8001578:	7ffb      	ldrb	r3, [r7, #31]
 800157a:	3301      	adds	r3, #1
 800157c:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 800157e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001582:	2b01      	cmp	r3, #1
 8001584:	d118      	bne.n	80015b8 <Paint_DrawLine+0xec>
 8001586:	7ffa      	ldrb	r2, [r7, #31]
 8001588:	4b27      	ldr	r3, [pc, #156]	; (8001628 <Paint_DrawLine+0x15c>)
 800158a:	fba3 1302 	umull	r1, r3, r3, r2
 800158e:	0859      	lsrs	r1, r3, #1
 8001590:	460b      	mov	r3, r1
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	440b      	add	r3, r1
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d10c      	bne.n	80015b8 <Paint_DrawLine+0xec>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800159e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015a2:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80015a4:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80015a6:	2201      	movs	r2, #1
 80015a8:	9200      	str	r2, [sp, #0]
 80015aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015ae:	f7ff fef1 	bl	8001394 <Paint_DrawPoint>
            Dotted_Len = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	77fb      	strb	r3, [r7, #31]
 80015b6:	e008      	b.n	80015ca <Paint_DrawLine+0xfe>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 80015b8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80015bc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80015be:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80015c0:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80015c2:	2401      	movs	r4, #1
 80015c4:	9400      	str	r4, [sp, #0]
 80015c6:	f7ff fee5 	bl	8001394 <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	dc0c      	bgt.n	80015ee <Paint_DrawLine+0x122>
            if (Xpoint == Xend)
 80015d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d01b      	beq.n	8001614 <Paint_DrawLine+0x148>
                break;
            Esp += dy;
 80015dc:	6a3a      	ldr	r2, [r7, #32]
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	4413      	add	r3, r2
 80015e2:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ea:	4413      	add	r3, r2
 80015ec:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
        if (2 * Esp <= dx) {
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	dbbf      	blt.n	8001578 <Paint_DrawLine+0xac>
            if (Ypoint == Yend)
 80015f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80015fa:	883b      	ldrh	r3, [r7, #0]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d00b      	beq.n	8001618 <Paint_DrawLine+0x14c>
                break;
            Esp += dx;
 8001600:	6a3a      	ldr	r2, [r7, #32]
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	4413      	add	r3, r2
 8001606:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	b29a      	uxth	r2, r3
 800160c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800160e:	4413      	add	r3, r2
 8001610:	84bb      	strh	r3, [r7, #36]	; 0x24
        Dotted_Len++;
 8001612:	e7b1      	b.n	8001578 <Paint_DrawLine+0xac>
                break;
 8001614:	bf00      	nop
 8001616:	e000      	b.n	800161a <Paint_DrawLine+0x14e>
                break;
 8001618:	bf00      	nop
        }
    }
}
 800161a:	372c      	adds	r7, #44	; 0x2c
 800161c:	46bd      	mov	sp, r7
 800161e:	bd90      	pop	{r4, r7, pc}
 8001620:	200001b0 	.word	0x200001b0
 8001624:	08006d44 	.word	0x08006d44
 8001628:	aaaaaaab 	.word	0xaaaaaaab

0800162c <Paint_DrawCircle>:
    Color     ：The color of the ：circle segment
    Filled    : Whether it is filled: 1 filling 0：Do not
******************************************************************************/
void Paint_DrawCircle(  UWORD X_Center, UWORD Y_Center, UWORD Radius, 
                        UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill )
{
 800162c:	b590      	push	{r4, r7, lr}
 800162e:	b087      	sub	sp, #28
 8001630:	af02      	add	r7, sp, #8
 8001632:	4604      	mov	r4, r0
 8001634:	4608      	mov	r0, r1
 8001636:	4611      	mov	r1, r2
 8001638:	461a      	mov	r2, r3
 800163a:	4623      	mov	r3, r4
 800163c:	80fb      	strh	r3, [r7, #6]
 800163e:	4603      	mov	r3, r0
 8001640:	80bb      	strh	r3, [r7, #4]
 8001642:	460b      	mov	r3, r1
 8001644:	807b      	strh	r3, [r7, #2]
 8001646:	4613      	mov	r3, r2
 8001648:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 800164a:	4b68      	ldr	r3, [pc, #416]	; (80017ec <Paint_DrawCircle+0x1c0>)
 800164c:	889b      	ldrh	r3, [r3, #4]
 800164e:	b29b      	uxth	r3, r3
 8001650:	88fa      	ldrh	r2, [r7, #6]
 8001652:	429a      	cmp	r2, r3
 8001654:	d805      	bhi.n	8001662 <Paint_DrawCircle+0x36>
 8001656:	4b65      	ldr	r3, [pc, #404]	; (80017ec <Paint_DrawCircle+0x1c0>)
 8001658:	88db      	ldrh	r3, [r3, #6]
 800165a:	b29b      	uxth	r3, r3
 800165c:	88ba      	ldrh	r2, [r7, #4]
 800165e:	429a      	cmp	r2, r3
 8001660:	d303      	bcc.n	800166a <Paint_DrawCircle+0x3e>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8001662:	4863      	ldr	r0, [pc, #396]	; (80017f0 <Paint_DrawCircle+0x1c4>)
 8001664:	f004 fa06 	bl	8005a74 <puts>
        return;
 8001668:	e16b      	b.n	8001942 <Paint_DrawCircle+0x316>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 800166e:	887b      	ldrh	r3, [r7, #2]
 8001670:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	b29b      	uxth	r3, r3
 8001678:	f1c3 0303 	rsb	r3, r3, #3
 800167c:	b29b      	uxth	r3, r3
 800167e:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8001680:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001684:	2b01      	cmp	r3, #1
 8001686:	f040 8155 	bne.w	8001934 <Paint_DrawCircle+0x308>
        while (XCurrent <= YCurrent ) { //Realistic circles
 800168a:	e0a6      	b.n	80017da <Paint_DrawCircle+0x1ae>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 800168c:	89fb      	ldrh	r3, [r7, #14]
 800168e:	813b      	strh	r3, [r7, #8]
 8001690:	e075      	b.n	800177e <Paint_DrawCircle+0x152>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8001692:	89fa      	ldrh	r2, [r7, #14]
 8001694:	88fb      	ldrh	r3, [r7, #6]
 8001696:	4413      	add	r3, r2
 8001698:	b298      	uxth	r0, r3
 800169a:	893a      	ldrh	r2, [r7, #8]
 800169c:	88bb      	ldrh	r3, [r7, #4]
 800169e:	4413      	add	r3, r2
 80016a0:	b299      	uxth	r1, r3
 80016a2:	883a      	ldrh	r2, [r7, #0]
 80016a4:	2301      	movs	r3, #1
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	f7ff fe73 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 80016ae:	89fb      	ldrh	r3, [r7, #14]
 80016b0:	88fa      	ldrh	r2, [r7, #6]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	b298      	uxth	r0, r3
 80016b6:	893a      	ldrh	r2, [r7, #8]
 80016b8:	88bb      	ldrh	r3, [r7, #4]
 80016ba:	4413      	add	r3, r2
 80016bc:	b299      	uxth	r1, r3
 80016be:	883a      	ldrh	r2, [r7, #0]
 80016c0:	2301      	movs	r3, #1
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	2301      	movs	r3, #1
 80016c6:	f7ff fe65 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 80016ca:	893b      	ldrh	r3, [r7, #8]
 80016cc:	88fa      	ldrh	r2, [r7, #6]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	b298      	uxth	r0, r3
 80016d2:	89fa      	ldrh	r2, [r7, #14]
 80016d4:	88bb      	ldrh	r3, [r7, #4]
 80016d6:	4413      	add	r3, r2
 80016d8:	b299      	uxth	r1, r3
 80016da:	883a      	ldrh	r2, [r7, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	2301      	movs	r3, #1
 80016e2:	f7ff fe57 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 80016e6:	893b      	ldrh	r3, [r7, #8]
 80016e8:	88fa      	ldrh	r2, [r7, #6]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	b298      	uxth	r0, r3
 80016ee:	89fb      	ldrh	r3, [r7, #14]
 80016f0:	88ba      	ldrh	r2, [r7, #4]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	b299      	uxth	r1, r3
 80016f6:	883a      	ldrh	r2, [r7, #0]
 80016f8:	2301      	movs	r3, #1
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	2301      	movs	r3, #1
 80016fe:	f7ff fe49 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	88fa      	ldrh	r2, [r7, #6]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	b298      	uxth	r0, r3
 800170a:	893b      	ldrh	r3, [r7, #8]
 800170c:	88ba      	ldrh	r2, [r7, #4]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	b299      	uxth	r1, r3
 8001712:	883a      	ldrh	r2, [r7, #0]
 8001714:	2301      	movs	r3, #1
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2301      	movs	r3, #1
 800171a:	f7ff fe3b 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 800171e:	89fa      	ldrh	r2, [r7, #14]
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	4413      	add	r3, r2
 8001724:	b298      	uxth	r0, r3
 8001726:	893b      	ldrh	r3, [r7, #8]
 8001728:	88ba      	ldrh	r2, [r7, #4]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	b299      	uxth	r1, r3
 800172e:	883a      	ldrh	r2, [r7, #0]
 8001730:	2301      	movs	r3, #1
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	2301      	movs	r3, #1
 8001736:	f7ff fe2d 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 800173a:	893a      	ldrh	r2, [r7, #8]
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	4413      	add	r3, r2
 8001740:	b298      	uxth	r0, r3
 8001742:	89fb      	ldrh	r3, [r7, #14]
 8001744:	88ba      	ldrh	r2, [r7, #4]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	b299      	uxth	r1, r3
 800174a:	883a      	ldrh	r2, [r7, #0]
 800174c:	2301      	movs	r3, #1
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2301      	movs	r3, #1
 8001752:	f7ff fe1f 	bl	8001394 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 8001756:	893a      	ldrh	r2, [r7, #8]
 8001758:	88fb      	ldrh	r3, [r7, #6]
 800175a:	4413      	add	r3, r2
 800175c:	b298      	uxth	r0, r3
 800175e:	89fa      	ldrh	r2, [r7, #14]
 8001760:	88bb      	ldrh	r3, [r7, #4]
 8001762:	4413      	add	r3, r2
 8001764:	b299      	uxth	r1, r3
 8001766:	883a      	ldrh	r2, [r7, #0]
 8001768:	2301      	movs	r3, #1
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	f7ff fe11 	bl	8001394 <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8001772:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001776:	b29b      	uxth	r3, r3
 8001778:	3301      	adds	r3, #1
 800177a:	b29b      	uxth	r3, r3
 800177c:	813b      	strh	r3, [r7, #8]
 800177e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001782:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001786:	429a      	cmp	r2, r3
 8001788:	dd83      	ble.n	8001692 <Paint_DrawCircle+0x66>
            }
            if (Esp < 0 )
 800178a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800178e:	2b00      	cmp	r3, #0
 8001790:	da09      	bge.n	80017a6 <Paint_DrawCircle+0x17a>
                Esp += 4 * XCurrent + 6;
 8001792:	89fb      	ldrh	r3, [r7, #14]
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	b29a      	uxth	r2, r3
 8001798:	897b      	ldrh	r3, [r7, #10]
 800179a:	4413      	add	r3, r2
 800179c:	b29b      	uxth	r3, r3
 800179e:	3306      	adds	r3, #6
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	817b      	strh	r3, [r7, #10]
 80017a4:	e013      	b.n	80017ce <Paint_DrawCircle+0x1a2>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 80017a6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80017aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	897b      	ldrh	r3, [r7, #10]
 80017b8:	4413      	add	r3, r2
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	330a      	adds	r3, #10
 80017be:	b29b      	uxth	r3, r3
 80017c0:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 80017c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	3b01      	subs	r3, #1
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 80017ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	3301      	adds	r3, #1
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 80017da:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80017de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	f77f af52 	ble.w	800168c <Paint_DrawCircle+0x60>
 80017e8:	e0ab      	b.n	8001942 <Paint_DrawCircle+0x316>
 80017ea:	bf00      	nop
 80017ec:	200001b0 	.word	0x200001b0
 80017f0:	08006db4 	.word	0x08006db4
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 80017f4:	89fa      	ldrh	r2, [r7, #14]
 80017f6:	88fb      	ldrh	r3, [r7, #6]
 80017f8:	4413      	add	r3, r2
 80017fa:	b298      	uxth	r0, r3
 80017fc:	89ba      	ldrh	r2, [r7, #12]
 80017fe:	88bb      	ldrh	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	b299      	uxth	r1, r3
 8001804:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001808:	883a      	ldrh	r2, [r7, #0]
 800180a:	2401      	movs	r4, #1
 800180c:	9400      	str	r4, [sp, #0]
 800180e:	f7ff fdc1 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 8001812:	89fb      	ldrh	r3, [r7, #14]
 8001814:	88fa      	ldrh	r2, [r7, #6]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	b298      	uxth	r0, r3
 800181a:	89ba      	ldrh	r2, [r7, #12]
 800181c:	88bb      	ldrh	r3, [r7, #4]
 800181e:	4413      	add	r3, r2
 8001820:	b299      	uxth	r1, r3
 8001822:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001826:	883a      	ldrh	r2, [r7, #0]
 8001828:	2401      	movs	r4, #1
 800182a:	9400      	str	r4, [sp, #0]
 800182c:	f7ff fdb2 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 8001830:	89bb      	ldrh	r3, [r7, #12]
 8001832:	88fa      	ldrh	r2, [r7, #6]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	b298      	uxth	r0, r3
 8001838:	89fa      	ldrh	r2, [r7, #14]
 800183a:	88bb      	ldrh	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	b299      	uxth	r1, r3
 8001840:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001844:	883a      	ldrh	r2, [r7, #0]
 8001846:	2401      	movs	r4, #1
 8001848:	9400      	str	r4, [sp, #0]
 800184a:	f7ff fda3 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 800184e:	89bb      	ldrh	r3, [r7, #12]
 8001850:	88fa      	ldrh	r2, [r7, #6]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	b298      	uxth	r0, r3
 8001856:	89fb      	ldrh	r3, [r7, #14]
 8001858:	88ba      	ldrh	r2, [r7, #4]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	b299      	uxth	r1, r3
 800185e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001862:	883a      	ldrh	r2, [r7, #0]
 8001864:	2401      	movs	r4, #1
 8001866:	9400      	str	r4, [sp, #0]
 8001868:	f7ff fd94 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	88fa      	ldrh	r2, [r7, #6]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	b298      	uxth	r0, r3
 8001874:	89bb      	ldrh	r3, [r7, #12]
 8001876:	88ba      	ldrh	r2, [r7, #4]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	b299      	uxth	r1, r3
 800187c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001880:	883a      	ldrh	r2, [r7, #0]
 8001882:	2401      	movs	r4, #1
 8001884:	9400      	str	r4, [sp, #0]
 8001886:	f7ff fd85 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 800188a:	89fa      	ldrh	r2, [r7, #14]
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	4413      	add	r3, r2
 8001890:	b298      	uxth	r0, r3
 8001892:	89bb      	ldrh	r3, [r7, #12]
 8001894:	88ba      	ldrh	r2, [r7, #4]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	b299      	uxth	r1, r3
 800189a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800189e:	883a      	ldrh	r2, [r7, #0]
 80018a0:	2401      	movs	r4, #1
 80018a2:	9400      	str	r4, [sp, #0]
 80018a4:	f7ff fd76 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 80018a8:	89ba      	ldrh	r2, [r7, #12]
 80018aa:	88fb      	ldrh	r3, [r7, #6]
 80018ac:	4413      	add	r3, r2
 80018ae:	b298      	uxth	r0, r3
 80018b0:	89fb      	ldrh	r3, [r7, #14]
 80018b2:	88ba      	ldrh	r2, [r7, #4]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	b299      	uxth	r1, r3
 80018b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018bc:	883a      	ldrh	r2, [r7, #0]
 80018be:	2401      	movs	r4, #1
 80018c0:	9400      	str	r4, [sp, #0]
 80018c2:	f7ff fd67 	bl	8001394 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 80018c6:	89ba      	ldrh	r2, [r7, #12]
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	4413      	add	r3, r2
 80018cc:	b298      	uxth	r0, r3
 80018ce:	89fa      	ldrh	r2, [r7, #14]
 80018d0:	88bb      	ldrh	r3, [r7, #4]
 80018d2:	4413      	add	r3, r2
 80018d4:	b299      	uxth	r1, r3
 80018d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018da:	883a      	ldrh	r2, [r7, #0]
 80018dc:	2401      	movs	r4, #1
 80018de:	9400      	str	r4, [sp, #0]
 80018e0:	f7ff fd58 	bl	8001394 <Paint_DrawPoint>

            if (Esp < 0 )
 80018e4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	da09      	bge.n	8001900 <Paint_DrawCircle+0x2d4>
                Esp += 4 * XCurrent + 6;
 80018ec:	89fb      	ldrh	r3, [r7, #14]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	897b      	ldrh	r3, [r7, #10]
 80018f4:	4413      	add	r3, r2
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	3306      	adds	r3, #6
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	817b      	strh	r3, [r7, #10]
 80018fe:	e013      	b.n	8001928 <Paint_DrawCircle+0x2fc>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8001900:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001904:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	b29b      	uxth	r3, r3
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	b29a      	uxth	r2, r3
 8001910:	897b      	ldrh	r3, [r7, #10]
 8001912:	4413      	add	r3, r2
 8001914:	b29b      	uxth	r3, r3
 8001916:	330a      	adds	r3, #10
 8001918:	b29b      	uxth	r3, r3
 800191a:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 800191c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001920:	b29b      	uxth	r3, r3
 8001922:	3b01      	subs	r3, #1
 8001924:	b29b      	uxth	r3, r3
 8001926:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8001928:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800192c:	b29b      	uxth	r3, r3
 800192e:	3301      	adds	r3, #1
 8001930:	b29b      	uxth	r3, r3
 8001932:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 8001934:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001938:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800193c:	429a      	cmp	r2, r3
 800193e:	f77f af59 	ble.w	80017f4 <Paint_DrawCircle+0x1c8>
        }
    }
}
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	bd90      	pop	{r4, r7, pc}

08001948 <Paint_DrawChar>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Background, UWORD Color_Foreground)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	4603      	mov	r3, r0
 8001952:	81fb      	strh	r3, [r7, #14]
 8001954:	460b      	mov	r3, r1
 8001956:	81bb      	strh	r3, [r7, #12]
 8001958:	4613      	mov	r3, r2
 800195a:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800195c:	4b4e      	ldr	r3, [pc, #312]	; (8001a98 <Paint_DrawChar+0x150>)
 800195e:	889b      	ldrh	r3, [r3, #4]
 8001960:	b29b      	uxth	r3, r3
 8001962:	89fa      	ldrh	r2, [r7, #14]
 8001964:	429a      	cmp	r2, r3
 8001966:	d805      	bhi.n	8001974 <Paint_DrawChar+0x2c>
 8001968:	4b4b      	ldr	r3, [pc, #300]	; (8001a98 <Paint_DrawChar+0x150>)
 800196a:	88db      	ldrh	r3, [r3, #6]
 800196c:	b29b      	uxth	r3, r3
 800196e:	89ba      	ldrh	r2, [r7, #12]
 8001970:	429a      	cmp	r2, r3
 8001972:	d903      	bls.n	800197c <Paint_DrawChar+0x34>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8001974:	4849      	ldr	r0, [pc, #292]	; (8001a9c <Paint_DrawChar+0x154>)
 8001976:	f004 f87d 	bl	8005a74 <puts>
        return;
 800197a:	e089      	b.n	8001a90 <Paint_DrawChar+0x148>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800197c:	7afb      	ldrb	r3, [r7, #11]
 800197e:	3b20      	subs	r3, #32
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	88d2      	ldrh	r2, [r2, #6]
 8001984:	fb02 f303 	mul.w	r3, r2, r3
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	8892      	ldrh	r2, [r2, #4]
 800198c:	08d2      	lsrs	r2, r2, #3
 800198e:	b292      	uxth	r2, r2
 8001990:	4611      	mov	r1, r2
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	8892      	ldrh	r2, [r2, #4]
 8001996:	f002 0207 	and.w	r2, r2, #7
 800199a:	b292      	uxth	r2, r2
 800199c:	2a00      	cmp	r2, #0
 800199e:	bf14      	ite	ne
 80019a0:	2201      	movne	r2, #1
 80019a2:	2200      	moveq	r2, #0
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	440a      	add	r2, r1
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	4413      	add	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 80019b8:	2300      	movs	r3, #0
 80019ba:	83fb      	strh	r3, [r7, #30]
 80019bc:	e063      	b.n	8001a86 <Paint_DrawChar+0x13e>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80019be:	2300      	movs	r3, #0
 80019c0:	83bb      	strh	r3, [r7, #28]
 80019c2:	e04e      	b.n	8001a62 <Paint_DrawChar+0x11a>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 80019c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d118      	bne.n	8001a00 <Paint_DrawChar+0xb8>
                if (*ptr & (0x80 >> (Column % 8)))
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	4619      	mov	r1, r3
 80019d4:	8bbb      	ldrh	r3, [r7, #28]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	2280      	movs	r2, #128	; 0x80
 80019dc:	fa42 f303 	asr.w	r3, r2, r3
 80019e0:	400b      	ands	r3, r1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d031      	beq.n	8001a4a <Paint_DrawChar+0x102>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80019e6:	89fa      	ldrh	r2, [r7, #14]
 80019e8:	8bbb      	ldrh	r3, [r7, #28]
 80019ea:	4413      	add	r3, r2
 80019ec:	b298      	uxth	r0, r3
 80019ee:	89ba      	ldrh	r2, [r7, #12]
 80019f0:	8bfb      	ldrh	r3, [r7, #30]
 80019f2:	4413      	add	r3, r2
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80019f8:	4619      	mov	r1, r3
 80019fa:	f7ff fc0b 	bl	8001214 <Paint_SetPixel>
 80019fe:	e024      	b.n	8001a4a <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	8bbb      	ldrh	r3, [r7, #28]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	2280      	movs	r2, #128	; 0x80
 8001a0e:	fa42 f303 	asr.w	r3, r2, r3
 8001a12:	400b      	ands	r3, r1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00c      	beq.n	8001a32 <Paint_DrawChar+0xea>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8001a18:	89fa      	ldrh	r2, [r7, #14]
 8001a1a:	8bbb      	ldrh	r3, [r7, #28]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b298      	uxth	r0, r3
 8001a20:	89ba      	ldrh	r2, [r7, #12]
 8001a22:	8bfb      	ldrh	r3, [r7, #30]
 8001a24:	4413      	add	r3, r2
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f7ff fbf2 	bl	8001214 <Paint_SetPixel>
 8001a30:	e00b      	b.n	8001a4a <Paint_DrawChar+0x102>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8001a32:	89fa      	ldrh	r2, [r7, #14]
 8001a34:	8bbb      	ldrh	r3, [r7, #28]
 8001a36:	4413      	add	r3, r2
 8001a38:	b298      	uxth	r0, r3
 8001a3a:	89ba      	ldrh	r2, [r7, #12]
 8001a3c:	8bfb      	ldrh	r3, [r7, #30]
 8001a3e:	4413      	add	r3, r2
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001a44:	4619      	mov	r1, r3
 8001a46:	f7ff fbe5 	bl	8001214 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 8001a4a:	8bbb      	ldrh	r3, [r7, #28]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	2b07      	cmp	r3, #7
 8001a54:	d102      	bne.n	8001a5c <Paint_DrawChar+0x114>
                ptr++;
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8001a5c:	8bbb      	ldrh	r3, [r7, #28]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	83bb      	strh	r3, [r7, #28]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	889b      	ldrh	r3, [r3, #4]
 8001a66:	8bba      	ldrh	r2, [r7, #28]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d3ab      	bcc.n	80019c4 <Paint_DrawChar+0x7c>
        }// Write a line
        if (Font->Width % 8 != 0)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	889b      	ldrh	r3, [r3, #4]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <Paint_DrawChar+0x138>
            ptr++;
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8001a80:	8bfb      	ldrh	r3, [r7, #30]
 8001a82:	3301      	adds	r3, #1
 8001a84:	83fb      	strh	r3, [r7, #30]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	88db      	ldrh	r3, [r3, #6]
 8001a8a:	8bfa      	ldrh	r2, [r7, #30]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d396      	bcc.n	80019be <Paint_DrawChar+0x76>
    }// Write all
}
 8001a90:	3720      	adds	r7, #32
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200001b0 	.word	0x200001b0
 8001a9c:	08006df8 	.word	0x08006df8

08001aa0 <Paint_DrawString_EN>:
    Color_Background : Select the background color of the English character
    Color_Foreground : Select the foreground color of the English character
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Background, UWORD Color_Foreground )
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b088      	sub	sp, #32
 8001aa4:	af02      	add	r7, sp, #8
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4603      	mov	r3, r0
 8001aac:	81fb      	strh	r3, [r7, #14]
 8001aae:	460b      	mov	r3, r1
 8001ab0:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8001ab2:	89fb      	ldrh	r3, [r7, #14]
 8001ab4:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8001ab6:	89bb      	ldrh	r3, [r7, #12]
 8001ab8:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8001aba:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <Paint_DrawString_EN+0xa8>)
 8001abc:	889b      	ldrh	r3, [r3, #4]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	89fa      	ldrh	r2, [r7, #14]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d805      	bhi.n	8001ad2 <Paint_DrawString_EN+0x32>
 8001ac6:	4b20      	ldr	r3, [pc, #128]	; (8001b48 <Paint_DrawString_EN+0xa8>)
 8001ac8:	88db      	ldrh	r3, [r3, #6]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	89ba      	ldrh	r2, [r7, #12]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d933      	bls.n	8001b3a <Paint_DrawString_EN+0x9a>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8001ad2:	481e      	ldr	r0, [pc, #120]	; (8001b4c <Paint_DrawString_EN+0xac>)
 8001ad4:	f003 ffce 	bl	8005a74 <puts>
        return;
 8001ad8:	e033      	b.n	8001b42 <Paint_DrawString_EN+0xa2>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8001ada:	8afb      	ldrh	r3, [r7, #22]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	8892      	ldrh	r2, [r2, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	4a19      	ldr	r2, [pc, #100]	; (8001b48 <Paint_DrawString_EN+0xa8>)
 8001ae4:	8892      	ldrh	r2, [r2, #4]
 8001ae6:	b292      	uxth	r2, r2
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	dd06      	ble.n	8001afa <Paint_DrawString_EN+0x5a>
            Xpoint = Xstart;
 8001aec:	89fb      	ldrh	r3, [r7, #14]
 8001aee:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	88da      	ldrh	r2, [r3, #6]
 8001af4:	8abb      	ldrh	r3, [r7, #20]
 8001af6:	4413      	add	r3, r2
 8001af8:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8001afa:	8abb      	ldrh	r3, [r7, #20]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	88d2      	ldrh	r2, [r2, #6]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <Paint_DrawString_EN+0xa8>)
 8001b04:	88d2      	ldrh	r2, [r2, #6]
 8001b06:	b292      	uxth	r2, r2
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	dd03      	ble.n	8001b14 <Paint_DrawString_EN+0x74>
            Xpoint = Xstart;
 8001b0c:	89fb      	ldrh	r3, [r7, #14]
 8001b0e:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8001b10:	89bb      	ldrh	r3, [r7, #12]
 8001b12:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	781a      	ldrb	r2, [r3, #0]
 8001b18:	8ab9      	ldrh	r1, [r7, #20]
 8001b1a:	8af8      	ldrh	r0, [r7, #22]
 8001b1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b1e:	9301      	str	r3, [sp, #4]
 8001b20:	8c3b      	ldrh	r3, [r7, #32]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f7ff ff0f 	bl	8001948 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	889a      	ldrh	r2, [r3, #4]
 8001b34:	8afb      	ldrh	r3, [r7, #22]
 8001b36:	4413      	add	r3, r2
 8001b38:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1cb      	bne.n	8001ada <Paint_DrawString_EN+0x3a>
    }
}
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200001b0 	.word	0x200001b0
 8001b4c:	08006e38 	.word	0x08006e38

08001b50 <LCD_1IN28_Reset>:
/******************************************************************************
function :	Hardware reset
parameter:
******************************************************************************/
static void LCD_1IN28_Reset(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    LCD_1IN28_RST_1;
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b5a:	480d      	ldr	r0, [pc, #52]	; (8001b90 <LCD_1IN28_Reset+0x40>)
 8001b5c:	f000 fe9c 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8001b60:	2064      	movs	r0, #100	; 0x64
 8001b62:	f000 fbfb 	bl	800235c <HAL_Delay>
    LCD_1IN28_RST_0;
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b6c:	4808      	ldr	r0, [pc, #32]	; (8001b90 <LCD_1IN28_Reset+0x40>)
 8001b6e:	f000 fe93 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8001b72:	2064      	movs	r0, #100	; 0x64
 8001b74:	f000 fbf2 	bl	800235c <HAL_Delay>
    LCD_1IN28_RST_1;
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b7e:	4804      	ldr	r0, [pc, #16]	; (8001b90 <LCD_1IN28_Reset+0x40>)
 8001b80:	f000 fe8a 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8001b84:	2064      	movs	r0, #100	; 0x64
 8001b86:	f000 fbe9 	bl	800235c <HAL_Delay>
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40020000 	.word	0x40020000

08001b94 <LCD_1IN28_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void LCD_1IN28_SendCommand(UBYTE Reg)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
    LCD_1IN28_DC_0;
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ba4:	4807      	ldr	r0, [pc, #28]	; (8001bc4 <LCD_1IN28_SendCommand+0x30>)
 8001ba6:	f000 fe77 	bl	8002898 <HAL_GPIO_WritePin>
    LCD_1IN28_CS_0;
 8001baa:	2200      	movs	r2, #0
 8001bac:	2140      	movs	r1, #64	; 0x40
 8001bae:	4806      	ldr	r0, [pc, #24]	; (8001bc8 <LCD_1IN28_SendCommand+0x34>)
 8001bb0:	f000 fe72 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Reg);
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fa8e 	bl	80010d8 <DEV_SPI_WRite>
    // LCD_1IN28_CS_1;
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020400 	.word	0x40020400

08001bcc <LCD_1IN28_SendData_8Bit>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void LCD_1IN28_SendData_8Bit(UBYTE Data)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
    LCD_1IN28_DC_1;
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bdc:	480a      	ldr	r0, [pc, #40]	; (8001c08 <LCD_1IN28_SendData_8Bit+0x3c>)
 8001bde:	f000 fe5b 	bl	8002898 <HAL_GPIO_WritePin>
    LCD_1IN28_CS_0;
 8001be2:	2200      	movs	r2, #0
 8001be4:	2140      	movs	r1, #64	; 0x40
 8001be6:	4809      	ldr	r0, [pc, #36]	; (8001c0c <LCD_1IN28_SendData_8Bit+0x40>)
 8001be8:	f000 fe56 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Data);
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7ff fa72 	bl	80010d8 <DEV_SPI_WRite>
    LCD_1IN28_CS_1;
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	2140      	movs	r1, #64	; 0x40
 8001bf8:	4804      	ldr	r0, [pc, #16]	; (8001c0c <LCD_1IN28_SendData_8Bit+0x40>)
 8001bfa:	f000 fe4d 	bl	8002898 <HAL_GPIO_WritePin>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	40020400 	.word	0x40020400

08001c10 <LCD_1IN28_SendData_16Bit>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void LCD_1IN28_SendData_16Bit(UWORD Data)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	80fb      	strh	r3, [r7, #6]
    LCD_1IN28_DC_1;
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c20:	480e      	ldr	r0, [pc, #56]	; (8001c5c <LCD_1IN28_SendData_16Bit+0x4c>)
 8001c22:	f000 fe39 	bl	8002898 <HAL_GPIO_WritePin>
    LCD_1IN28_CS_0;
 8001c26:	2200      	movs	r2, #0
 8001c28:	2140      	movs	r1, #64	; 0x40
 8001c2a:	480d      	ldr	r0, [pc, #52]	; (8001c60 <LCD_1IN28_SendData_16Bit+0x50>)
 8001c2c:	f000 fe34 	bl	8002898 <HAL_GPIO_WritePin>
    DEV_SPI_WRITE(Data >> 8);
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	0a1b      	lsrs	r3, r3, #8
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fa4d 	bl	80010d8 <DEV_SPI_WRite>
    DEV_SPI_WRITE(Data);
 8001c3e:	88fb      	ldrh	r3, [r7, #6]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fa48 	bl	80010d8 <DEV_SPI_WRite>
    LCD_1IN28_CS_1;
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2140      	movs	r1, #64	; 0x40
 8001c4c:	4804      	ldr	r0, [pc, #16]	; (8001c60 <LCD_1IN28_SendData_16Bit+0x50>)
 8001c4e:	f000 fe23 	bl	8002898 <HAL_GPIO_WritePin>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	40020400 	.word	0x40020400

08001c64 <LCD_1IN28_InitReg>:
/******************************************************************************
function :	Initialize the lcd register
parameter:
******************************************************************************/
static void LCD_1IN28_InitReg(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  LCD_1IN28_SendCommand(0xEF);
 8001c68:	20ef      	movs	r0, #239	; 0xef
 8001c6a:	f7ff ff93 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0xEB);
 8001c6e:	20eb      	movs	r0, #235	; 0xeb
 8001c70:	f7ff ff90 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x14); 
 8001c74:	2014      	movs	r0, #20
 8001c76:	f7ff ffa9 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	
  LCD_1IN28_SendCommand(0xFE);			 
 8001c7a:	20fe      	movs	r0, #254	; 0xfe
 8001c7c:	f7ff ff8a 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0xEF); 
 8001c80:	20ef      	movs	r0, #239	; 0xef
 8001c82:	f7ff ff87 	bl	8001b94 <LCD_1IN28_SendCommand>

	LCD_1IN28_SendCommand(0xEB);	
 8001c86:	20eb      	movs	r0, #235	; 0xeb
 8001c88:	f7ff ff84 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x14); 
 8001c8c:	2014      	movs	r0, #20
 8001c8e:	f7ff ff9d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x84);			
 8001c92:	2084      	movs	r0, #132	; 0x84
 8001c94:	f7ff ff7e 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x40); 
 8001c98:	2040      	movs	r0, #64	; 0x40
 8001c9a:	f7ff ff97 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x85);			
 8001c9e:	2085      	movs	r0, #133	; 0x85
 8001ca0:	f7ff ff78 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8001ca4:	20ff      	movs	r0, #255	; 0xff
 8001ca6:	f7ff ff91 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x86);			
 8001caa:	2086      	movs	r0, #134	; 0x86
 8001cac:	f7ff ff72 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8001cb0:	20ff      	movs	r0, #255	; 0xff
 8001cb2:	f7ff ff8b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x87);			
 8001cb6:	2087      	movs	r0, #135	; 0x87
 8001cb8:	f7ff ff6c 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF);
 8001cbc:	20ff      	movs	r0, #255	; 0xff
 8001cbe:	f7ff ff85 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x88);			
 8001cc2:	2088      	movs	r0, #136	; 0x88
 8001cc4:	f7ff ff66 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x0A);
 8001cc8:	200a      	movs	r0, #10
 8001cca:	f7ff ff7f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x89);			
 8001cce:	2089      	movs	r0, #137	; 0x89
 8001cd0:	f7ff ff60 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x21); 
 8001cd4:	2021      	movs	r0, #33	; 0x21
 8001cd6:	f7ff ff79 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8A);			
 8001cda:	208a      	movs	r0, #138	; 0x8a
 8001cdc:	f7ff ff5a 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00); 
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f7ff ff73 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8B);			
 8001ce6:	208b      	movs	r0, #139	; 0x8b
 8001ce8:	f7ff ff54 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x80); 
 8001cec:	2080      	movs	r0, #128	; 0x80
 8001cee:	f7ff ff6d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8C);			
 8001cf2:	208c      	movs	r0, #140	; 0x8c
 8001cf4:	f7ff ff4e 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x01); 
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f7ff ff67 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8D);			
 8001cfe:	208d      	movs	r0, #141	; 0x8d
 8001d00:	f7ff ff48 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x01); 
 8001d04:	2001      	movs	r0, #1
 8001d06:	f7ff ff61 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8E);			
 8001d0a:	208e      	movs	r0, #142	; 0x8e
 8001d0c:	f7ff ff42 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8001d10:	20ff      	movs	r0, #255	; 0xff
 8001d12:	f7ff ff5b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x8F);			
 8001d16:	208f      	movs	r0, #143	; 0x8f
 8001d18:	f7ff ff3c 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0xFF); 
 8001d1c:	20ff      	movs	r0, #255	; 0xff
 8001d1e:	f7ff ff55 	bl	8001bcc <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0xB6);
 8001d22:	20b6      	movs	r0, #182	; 0xb6
 8001d24:	f7ff ff36 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f7ff ff4f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x20);
 8001d2e:	2020      	movs	r0, #32
 8001d30:	f7ff ff4c 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x36);
 8001d34:	2036      	movs	r0, #54	; 0x36
 8001d36:	f7ff ff2d 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x08);//Set as vertical screen
 8001d3a:	2008      	movs	r0, #8
 8001d3c:	f7ff ff46 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x3A);			
 8001d40:	203a      	movs	r0, #58	; 0x3a
 8001d42:	f7ff ff27 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x05); 
 8001d46:	2005      	movs	r0, #5
 8001d48:	f7ff ff40 	bl	8001bcc <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0x90);			
 8001d4c:	2090      	movs	r0, #144	; 0x90
 8001d4e:	f7ff ff21 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x08);
 8001d52:	2008      	movs	r0, #8
 8001d54:	f7ff ff3a 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8001d58:	2008      	movs	r0, #8
 8001d5a:	f7ff ff37 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8001d5e:	2008      	movs	r0, #8
 8001d60:	f7ff ff34 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08); 
 8001d64:	2008      	movs	r0, #8
 8001d66:	f7ff ff31 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xBD);			
 8001d6a:	20bd      	movs	r0, #189	; 0xbd
 8001d6c:	f7ff ff12 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x06);
 8001d70:	2006      	movs	r0, #6
 8001d72:	f7ff ff2b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	
	LCD_1IN28_SendCommand(0xBC);			
 8001d76:	20bc      	movs	r0, #188	; 0xbc
 8001d78:	f7ff ff0c 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);	
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f7ff ff25 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xFF);			
 8001d82:	20ff      	movs	r0, #255	; 0xff
 8001d84:	f7ff ff06 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x60);
 8001d88:	2060      	movs	r0, #96	; 0x60
 8001d8a:	f7ff ff1f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8001d8e:	2001      	movs	r0, #1
 8001d90:	f7ff ff1c 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x04);
 8001d94:	2004      	movs	r0, #4
 8001d96:	f7ff ff19 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xC3);			
 8001d9a:	20c3      	movs	r0, #195	; 0xc3
 8001d9c:	f7ff fefa 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x13);
 8001da0:	2013      	movs	r0, #19
 8001da2:	f7ff ff13 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendCommand(0xC4);			
 8001da6:	20c4      	movs	r0, #196	; 0xc4
 8001da8:	f7ff fef4 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x13);
 8001dac:	2013      	movs	r0, #19
 8001dae:	f7ff ff0d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xC9);			
 8001db2:	20c9      	movs	r0, #201	; 0xc9
 8001db4:	f7ff feee 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x22);
 8001db8:	2022      	movs	r0, #34	; 0x22
 8001dba:	f7ff ff07 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xBE);			
 8001dbe:	20be      	movs	r0, #190	; 0xbe
 8001dc0:	f7ff fee8 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x11); 
 8001dc4:	2011      	movs	r0, #17
 8001dc6:	f7ff ff01 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xE1);			
 8001dca:	20e1      	movs	r0, #225	; 0xe1
 8001dcc:	f7ff fee2 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x10);
 8001dd0:	2010      	movs	r0, #16
 8001dd2:	f7ff fefb 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0E);
 8001dd6:	200e      	movs	r0, #14
 8001dd8:	f7ff fef8 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xDF);			
 8001ddc:	20df      	movs	r0, #223	; 0xdf
 8001dde:	f7ff fed9 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x21);
 8001de2:	2021      	movs	r0, #33	; 0x21
 8001de4:	f7ff fef2 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0c);
 8001de8:	200c      	movs	r0, #12
 8001dea:	f7ff feef 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x02);
 8001dee:	2002      	movs	r0, #2
 8001df0:	f7ff feec 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xF0);   
 8001df4:	20f0      	movs	r0, #240	; 0xf0
 8001df6:	f7ff fecd 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x45);
 8001dfa:	2045      	movs	r0, #69	; 0x45
 8001dfc:	f7ff fee6 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x09);
 8001e00:	2009      	movs	r0, #9
 8001e02:	f7ff fee3 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8001e06:	2008      	movs	r0, #8
 8001e08:	f7ff fee0 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8001e0c:	2008      	movs	r0, #8
 8001e0e:	f7ff fedd 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x26);
 8001e12:	2026      	movs	r0, #38	; 0x26
 8001e14:	f7ff feda 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x2A);
 8001e18:	202a      	movs	r0, #42	; 0x2a
 8001e1a:	f7ff fed7 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

 	LCD_1IN28_SendCommand(0xF1);    
 8001e1e:	20f1      	movs	r0, #241	; 0xf1
 8001e20:	f7ff feb8 	bl	8001b94 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x43);
 8001e24:	2043      	movs	r0, #67	; 0x43
 8001e26:	f7ff fed1 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x70);
 8001e2a:	2070      	movs	r0, #112	; 0x70
 8001e2c:	f7ff fece 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x72);
 8001e30:	2072      	movs	r0, #114	; 0x72
 8001e32:	f7ff fecb 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x36);
 8001e36:	2036      	movs	r0, #54	; 0x36
 8001e38:	f7ff fec8 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x37);  
 8001e3c:	2037      	movs	r0, #55	; 0x37
 8001e3e:	f7ff fec5 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x6F);
 8001e42:	206f      	movs	r0, #111	; 0x6f
 8001e44:	f7ff fec2 	bl	8001bcc <LCD_1IN28_SendData_8Bit>


 	LCD_1IN28_SendCommand(0xF2);   
 8001e48:	20f2      	movs	r0, #242	; 0xf2
 8001e4a:	f7ff fea3 	bl	8001b94 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x45);
 8001e4e:	2045      	movs	r0, #69	; 0x45
 8001e50:	f7ff febc 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x09);
 8001e54:	2009      	movs	r0, #9
 8001e56:	f7ff feb9 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x08);
 8001e5a:	2008      	movs	r0, #8
 8001e5c:	f7ff feb6 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x08);
 8001e60:	2008      	movs	r0, #8
 8001e62:	f7ff feb3 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x26);
 8001e66:	2026      	movs	r0, #38	; 0x26
 8001e68:	f7ff feb0 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x2A);
 8001e6c:	202a      	movs	r0, #42	; 0x2a
 8001e6e:	f7ff fead 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

 	LCD_1IN28_SendCommand(0xF3);   
 8001e72:	20f3      	movs	r0, #243	; 0xf3
 8001e74:	f7ff fe8e 	bl	8001b94 <LCD_1IN28_SendCommand>
 	LCD_1IN28_SendData_8Bit(0x43);
 8001e78:	2043      	movs	r0, #67	; 0x43
 8001e7a:	f7ff fea7 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x70);
 8001e7e:	2070      	movs	r0, #112	; 0x70
 8001e80:	f7ff fea4 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x72);
 8001e84:	2072      	movs	r0, #114	; 0x72
 8001e86:	f7ff fea1 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x36);
 8001e8a:	2036      	movs	r0, #54	; 0x36
 8001e8c:	f7ff fe9e 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x37); 
 8001e90:	2037      	movs	r0, #55	; 0x37
 8001e92:	f7ff fe9b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
 	LCD_1IN28_SendData_8Bit(0x6F);
 8001e96:	206f      	movs	r0, #111	; 0x6f
 8001e98:	f7ff fe98 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xED);	
 8001e9c:	20ed      	movs	r0, #237	; 0xed
 8001e9e:	f7ff fe79 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x1B); 
 8001ea2:	201b      	movs	r0, #27
 8001ea4:	f7ff fe92 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0B); 
 8001ea8:	200b      	movs	r0, #11
 8001eaa:	f7ff fe8f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xAE);			
 8001eae:	20ae      	movs	r0, #174	; 0xae
 8001eb0:	f7ff fe70 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x77);
 8001eb4:	2077      	movs	r0, #119	; 0x77
 8001eb6:	f7ff fe89 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	
	LCD_1IN28_SendCommand(0xCD);			
 8001eba:	20cd      	movs	r0, #205	; 0xcd
 8001ebc:	f7ff fe6a 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x63);		
 8001ec0:	2063      	movs	r0, #99	; 0x63
 8001ec2:	f7ff fe83 	bl	8001bcc <LCD_1IN28_SendData_8Bit>


	LCD_1IN28_SendCommand(0x70);			
 8001ec6:	2070      	movs	r0, #112	; 0x70
 8001ec8:	f7ff fe64 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x07);
 8001ecc:	2007      	movs	r0, #7
 8001ece:	f7ff fe7d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8001ed2:	2007      	movs	r0, #7
 8001ed4:	f7ff fe7a 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x04);
 8001ed8:	2004      	movs	r0, #4
 8001eda:	f7ff fe77 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0E); 
 8001ede:	200e      	movs	r0, #14
 8001ee0:	f7ff fe74 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0F); 
 8001ee4:	200f      	movs	r0, #15
 8001ee6:	f7ff fe71 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x09);
 8001eea:	2009      	movs	r0, #9
 8001eec:	f7ff fe6e 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8001ef0:	2007      	movs	r0, #7
 8001ef2:	f7ff fe6b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x08);
 8001ef6:	2008      	movs	r0, #8
 8001ef8:	f7ff fe68 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x03);
 8001efc:	2003      	movs	r0, #3
 8001efe:	f7ff fe65 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0xE8);			
 8001f02:	20e8      	movs	r0, #232	; 0xe8
 8001f04:	f7ff fe46 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x34);
 8001f08:	2034      	movs	r0, #52	; 0x34
 8001f0a:	f7ff fe5f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x62);			
 8001f0e:	2062      	movs	r0, #98	; 0x62
 8001f10:	f7ff fe40 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x18);
 8001f14:	2018      	movs	r0, #24
 8001f16:	f7ff fe59 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0D);
 8001f1a:	200d      	movs	r0, #13
 8001f1c:	f7ff fe56 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8001f20:	2071      	movs	r0, #113	; 0x71
 8001f22:	f7ff fe53 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xED);
 8001f26:	20ed      	movs	r0, #237	; 0xed
 8001f28:	f7ff fe50 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8001f2c:	2070      	movs	r0, #112	; 0x70
 8001f2e:	f7ff fe4d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8001f32:	2070      	movs	r0, #112	; 0x70
 8001f34:	f7ff fe4a 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x18);
 8001f38:	2018      	movs	r0, #24
 8001f3a:	f7ff fe47 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x0F);
 8001f3e:	200f      	movs	r0, #15
 8001f40:	f7ff fe44 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8001f44:	2071      	movs	r0, #113	; 0x71
 8001f46:	f7ff fe41 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xEF);
 8001f4a:	20ef      	movs	r0, #239	; 0xef
 8001f4c:	f7ff fe3e 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8001f50:	2070      	movs	r0, #112	; 0x70
 8001f52:	f7ff fe3b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8001f56:	2070      	movs	r0, #112	; 0x70
 8001f58:	f7ff fe38 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x63);			
 8001f5c:	2063      	movs	r0, #99	; 0x63
 8001f5e:	f7ff fe19 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x18);
 8001f62:	2018      	movs	r0, #24
 8001f64:	f7ff fe32 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x11);
 8001f68:	2011      	movs	r0, #17
 8001f6a:	f7ff fe2f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8001f6e:	2071      	movs	r0, #113	; 0x71
 8001f70:	f7ff fe2c 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8001f74:	20f1      	movs	r0, #241	; 0xf1
 8001f76:	f7ff fe29 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8001f7a:	2070      	movs	r0, #112	; 0x70
 8001f7c:	f7ff fe26 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8001f80:	2070      	movs	r0, #112	; 0x70
 8001f82:	f7ff fe23 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x18);
 8001f86:	2018      	movs	r0, #24
 8001f88:	f7ff fe20 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x13);
 8001f8c:	2013      	movs	r0, #19
 8001f8e:	f7ff fe1d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x71);
 8001f92:	2071      	movs	r0, #113	; 0x71
 8001f94:	f7ff fe1a 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF3);
 8001f98:	20f3      	movs	r0, #243	; 0xf3
 8001f9a:	f7ff fe17 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70); 
 8001f9e:	2070      	movs	r0, #112	; 0x70
 8001fa0:	f7ff fe14 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x70);
 8001fa4:	2070      	movs	r0, #112	; 0x70
 8001fa6:	f7ff fe11 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x64);			
 8001faa:	2064      	movs	r0, #100	; 0x64
 8001fac:	f7ff fdf2 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x28);
 8001fb0:	2028      	movs	r0, #40	; 0x28
 8001fb2:	f7ff fe0b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x29);
 8001fb6:	2029      	movs	r0, #41	; 0x29
 8001fb8:	f7ff fe08 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8001fbc:	20f1      	movs	r0, #241	; 0xf1
 8001fbe:	f7ff fe05 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	f7ff fe02 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xF1);
 8001fc8:	20f1      	movs	r0, #241	; 0xf1
 8001fca:	f7ff fdff 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff fdfc 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 8001fd4:	2007      	movs	r0, #7
 8001fd6:	f7ff fdf9 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x66);			
 8001fda:	2066      	movs	r0, #102	; 0x66
 8001fdc:	f7ff fdda 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x3C);
 8001fe0:	203c      	movs	r0, #60	; 0x3c
 8001fe2:	f7ff fdf3 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f7ff fdf0 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0xCD);
 8001fec:	20cd      	movs	r0, #205	; 0xcd
 8001fee:	f7ff fded 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x67);
 8001ff2:	2067      	movs	r0, #103	; 0x67
 8001ff4:	f7ff fdea 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x45);
 8001ff8:	2045      	movs	r0, #69	; 0x45
 8001ffa:	f7ff fde7 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x45);
 8001ffe:	2045      	movs	r0, #69	; 0x45
 8002000:	f7ff fde4 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x10);
 8002004:	2010      	movs	r0, #16
 8002006:	f7ff fde1 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 800200a:	2000      	movs	r0, #0
 800200c:	f7ff fdde 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8002010:	2000      	movs	r0, #0
 8002012:	f7ff fddb 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff fdd8 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x67);			
 800201c:	2067      	movs	r0, #103	; 0x67
 800201e:	f7ff fdb9 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x00);
 8002022:	2000      	movs	r0, #0
 8002024:	f7ff fdd2 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x3C);
 8002028:	203c      	movs	r0, #60	; 0x3c
 800202a:	f7ff fdcf 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 800202e:	2000      	movs	r0, #0
 8002030:	f7ff fdcc 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 8002034:	2000      	movs	r0, #0
 8002036:	f7ff fdc9 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);
 800203a:	2000      	movs	r0, #0
 800203c:	f7ff fdc6 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x01);
 8002040:	2001      	movs	r0, #1
 8002042:	f7ff fdc3 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x54);
 8002046:	2054      	movs	r0, #84	; 0x54
 8002048:	f7ff fdc0 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x10);
 800204c:	2010      	movs	r0, #16
 800204e:	f7ff fdbd 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x32);
 8002052:	2032      	movs	r0, #50	; 0x32
 8002054:	f7ff fdba 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x98);
 8002058:	2098      	movs	r0, #152	; 0x98
 800205a:	f7ff fdb7 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x74);			
 800205e:	2074      	movs	r0, #116	; 0x74
 8002060:	f7ff fd98 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x10);	
 8002064:	2010      	movs	r0, #16
 8002066:	f7ff fdb1 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x85);	
 800206a:	2085      	movs	r0, #133	; 0x85
 800206c:	f7ff fdae 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x80);
 8002070:	2080      	movs	r0, #128	; 0x80
 8002072:	f7ff fdab 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00); 
 8002076:	2000      	movs	r0, #0
 8002078:	f7ff fda8 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00); 
 800207c:	2000      	movs	r0, #0
 800207e:	f7ff fda5 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x4E);
 8002082:	204e      	movs	r0, #78	; 0x4e
 8002084:	f7ff fda2 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x00);					
 8002088:	2000      	movs	r0, #0
 800208a:	f7ff fd9f 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	
  LCD_1IN28_SendCommand(0x98);			
 800208e:	2098      	movs	r0, #152	; 0x98
 8002090:	f7ff fd80 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendData_8Bit(0x3e);
 8002094:	203e      	movs	r0, #62	; 0x3e
 8002096:	f7ff fd99 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	LCD_1IN28_SendData_8Bit(0x07);
 800209a:	2007      	movs	r0, #7
 800209c:	f7ff fd96 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

	LCD_1IN28_SendCommand(0x35);	
 80020a0:	2035      	movs	r0, #53	; 0x35
 80020a2:	f7ff fd77 	bl	8001b94 <LCD_1IN28_SendCommand>
	LCD_1IN28_SendCommand(0x21);
 80020a6:	2021      	movs	r0, #33	; 0x21
 80020a8:	f7ff fd74 	bl	8001b94 <LCD_1IN28_SendCommand>

	LCD_1IN28_SendCommand(0x11);
 80020ac:	2011      	movs	r0, #17
 80020ae:	f7ff fd71 	bl	8001b94 <LCD_1IN28_SendCommand>
	DEV_Delay_ms(120);
 80020b2:	2078      	movs	r0, #120	; 0x78
 80020b4:	f000 f952 	bl	800235c <HAL_Delay>
	LCD_1IN28_SendCommand(0x29);
 80020b8:	2029      	movs	r0, #41	; 0x29
 80020ba:	f7ff fd6b 	bl	8001b94 <LCD_1IN28_SendCommand>
	DEV_Delay_ms(20);
 80020be:	2014      	movs	r0, #20
 80020c0:	f000 f94c 	bl	800235c <HAL_Delay>
}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <LCD_1IN28_SetAttributes>:
function:	Set the resolution and scanning method of the screen
parameter:
		Scan_dir:   Scan direction
********************************************************************************/
static void LCD_1IN28_SetAttributes(UBYTE Scan_dir)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
    //Get the screen scan direction
    LCD_1IN28.SCAN_DIR = Scan_dir;
 80020d2:	4a12      	ldr	r2, [pc, #72]	; (800211c <LCD_1IN28_SetAttributes+0x54>)
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	7113      	strb	r3, [r2, #4]
    UBYTE MemoryAccessReg = 0x08;
 80020d8:	2308      	movs	r3, #8
 80020da:	73fb      	strb	r3, [r7, #15]

    //Get GRAM and LCD width and height
    if(Scan_dir == HORIZONTAL) {
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d108      	bne.n	80020f4 <LCD_1IN28_SetAttributes+0x2c>
        LCD_1IN28.HEIGHT	= LCD_1IN28_HEIGHT;
 80020e2:	4b0e      	ldr	r3, [pc, #56]	; (800211c <LCD_1IN28_SetAttributes+0x54>)
 80020e4:	22f0      	movs	r2, #240	; 0xf0
 80020e6:	805a      	strh	r2, [r3, #2]
        LCD_1IN28.WIDTH   = LCD_1IN28_WIDTH;
 80020e8:	4b0c      	ldr	r3, [pc, #48]	; (800211c <LCD_1IN28_SetAttributes+0x54>)
 80020ea:	22f0      	movs	r2, #240	; 0xf0
 80020ec:	801a      	strh	r2, [r3, #0]
        MemoryAccessReg = 0XC8;
 80020ee:	23c8      	movs	r3, #200	; 0xc8
 80020f0:	73fb      	strb	r3, [r7, #15]
 80020f2:	e007      	b.n	8002104 <LCD_1IN28_SetAttributes+0x3c>
    } else {
        LCD_1IN28.HEIGHT	= LCD_1IN28_WIDTH;
 80020f4:	4b09      	ldr	r3, [pc, #36]	; (800211c <LCD_1IN28_SetAttributes+0x54>)
 80020f6:	22f0      	movs	r2, #240	; 0xf0
 80020f8:	805a      	strh	r2, [r3, #2]
        LCD_1IN28.WIDTH   = LCD_1IN28_HEIGHT;
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <LCD_1IN28_SetAttributes+0x54>)
 80020fc:	22f0      	movs	r2, #240	; 0xf0
 80020fe:	801a      	strh	r2, [r3, #0]
        MemoryAccessReg = 0X68;
 8002100:	2368      	movs	r3, #104	; 0x68
 8002102:	73fb      	strb	r3, [r7, #15]
    }

    // Set the read / write scan direction of the frame memory
    LCD_1IN28_SendCommand(0x36); //MX, MY, RGB mode
 8002104:	2036      	movs	r0, #54	; 0x36
 8002106:	f7ff fd45 	bl	8001b94 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(MemoryAccessReg);	//0x08 set RGB
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fd5d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200001d0 	.word	0x200001d0

08002120 <LCD_1IN28_Init>:
/********************************************************************************
function :	Initialize the lcd
parameter:
********************************************************************************/
void LCD_1IN28_Init(UBYTE Scan_dir)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]

    //Hardware reset
    LCD_1IN28_Reset();
 800212a:	f7ff fd11 	bl	8001b50 <LCD_1IN28_Reset>

    //Set the resolution and scanning method of the screen
    LCD_1IN28_SetAttributes(Scan_dir);
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ffc9 	bl	80020c8 <LCD_1IN28_SetAttributes>
    
    //Set the initialization register
    LCD_1IN28_InitReg();
 8002136:	f7ff fd95 	bl	8001c64 <LCD_1IN28_InitReg>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <LCD_1IN28_SetWindows>:
		Ystart  :   Y direction Start coordinates
		Xend    :   X direction end coordinates
		Yend    :   Y direction end coordinates
********************************************************************************/
void LCD_1IN28_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8002142:	b590      	push	{r4, r7, lr}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	4604      	mov	r4, r0
 800214a:	4608      	mov	r0, r1
 800214c:	4611      	mov	r1, r2
 800214e:	461a      	mov	r2, r3
 8002150:	4623      	mov	r3, r4
 8002152:	80fb      	strh	r3, [r7, #6]
 8002154:	4603      	mov	r3, r0
 8002156:	80bb      	strh	r3, [r7, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	807b      	strh	r3, [r7, #2]
 800215c:	4613      	mov	r3, r2
 800215e:	803b      	strh	r3, [r7, #0]
    //set the X coordinates
    LCD_1IN28_SendCommand(0x2A);
 8002160:	202a      	movs	r0, #42	; 0x2a
 8002162:	f7ff fd17 	bl	8001b94 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(0x00);
 8002166:	2000      	movs	r0, #0
 8002168:	f7ff fd30 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Xstart);
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fd2b 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(0x00);
 8002176:	2000      	movs	r0, #0
 8002178:	f7ff fd28 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Xend);
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff fd23 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

    //set the Y coordinates
    LCD_1IN28_SendCommand(0x2B);
 8002186:	202b      	movs	r0, #43	; 0x2b
 8002188:	f7ff fd04 	bl	8001b94 <LCD_1IN28_SendCommand>
    LCD_1IN28_SendData_8Bit(0x00);
 800218c:	2000      	movs	r0, #0
 800218e:	f7ff fd1d 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(Ystart);
 8002192:	88bb      	ldrh	r3, [r7, #4]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fd18 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
	  LCD_1IN28_SendData_8Bit(0x00);
 800219c:	2000      	movs	r0, #0
 800219e:	f7ff fd15 	bl	8001bcc <LCD_1IN28_SendData_8Bit>
    LCD_1IN28_SendData_8Bit(Yend);
 80021a2:	883b      	ldrh	r3, [r7, #0]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff fd10 	bl	8001bcc <LCD_1IN28_SendData_8Bit>

    LCD_1IN28_SendCommand(0X2C);
 80021ac:	202c      	movs	r0, #44	; 0x2c
 80021ae:	f7ff fcf1 	bl	8001b94 <LCD_1IN28_SendCommand>
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd90      	pop	{r4, r7, pc}
	...

080021bc <LCD_1IN28_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void LCD_1IN28_Clear(UWORD Color)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	80fb      	strh	r3, [r7, #6]
    UWORD i,j;
    LCD_1IN28_SetWindows(0, 0, LCD_1IN28_WIDTH-1, LCD_1IN28_HEIGHT-1);
 80021c6:	23ef      	movs	r3, #239	; 0xef
 80021c8:	22ef      	movs	r2, #239	; 0xef
 80021ca:	2100      	movs	r1, #0
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7ff ffb8 	bl	8002142 <LCD_1IN28_SetWindows>

	DEV_Digital_Write(DEV_DC_PIN, 1);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021d8:	4812      	ldr	r0, [pc, #72]	; (8002224 <LCD_1IN28_Clear+0x68>)
 80021da:	f000 fb5d 	bl	8002898 <HAL_GPIO_WritePin>
	for(i = 0; i < LCD_1IN28_WIDTH; i++){
 80021de:	2300      	movs	r3, #0
 80021e0:	81fb      	strh	r3, [r7, #14]
 80021e2:	e017      	b.n	8002214 <LCD_1IN28_Clear+0x58>
		for(j = 0; j < LCD_1IN28_HEIGHT; j++){
 80021e4:	2300      	movs	r3, #0
 80021e6:	81bb      	strh	r3, [r7, #12]
 80021e8:	e00e      	b.n	8002208 <LCD_1IN28_Clear+0x4c>
			DEV_SPI_WRITE(Color>>8);
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	0a1b      	lsrs	r3, r3, #8
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe ff70 	bl	80010d8 <DEV_SPI_WRite>
			DEV_SPI_WRITE(Color);
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe ff6b 	bl	80010d8 <DEV_SPI_WRite>
		for(j = 0; j < LCD_1IN28_HEIGHT; j++){
 8002202:	89bb      	ldrh	r3, [r7, #12]
 8002204:	3301      	adds	r3, #1
 8002206:	81bb      	strh	r3, [r7, #12]
 8002208:	89bb      	ldrh	r3, [r7, #12]
 800220a:	2bef      	cmp	r3, #239	; 0xef
 800220c:	d9ed      	bls.n	80021ea <LCD_1IN28_Clear+0x2e>
	for(i = 0; i < LCD_1IN28_WIDTH; i++){
 800220e:	89fb      	ldrh	r3, [r7, #14]
 8002210:	3301      	adds	r3, #1
 8002212:	81fb      	strh	r3, [r7, #14]
 8002214:	89fb      	ldrh	r3, [r7, #14]
 8002216:	2bef      	cmp	r3, #239	; 0xef
 8002218:	d9e4      	bls.n	80021e4 <LCD_1IN28_Clear+0x28>
		}
	 }
}
 800221a:	bf00      	nop
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40020000 	.word	0x40020000

08002228 <LCD_1IN28_DrawPaint>:
	    X	: 	Set the X coordinate
	    Y	:	Set the Y coordinate
	  Color :	Set the color
******************************************************************************/
void LCD_1IN28_DrawPaint(UWORD x, UWORD y, UWORD Color)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
 8002232:	460b      	mov	r3, r1
 8002234:	80bb      	strh	r3, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	807b      	strh	r3, [r7, #2]
	LCD_1IN28_SetWindows(x,y,x,y);
 800223a:	88bb      	ldrh	r3, [r7, #4]
 800223c:	88fa      	ldrh	r2, [r7, #6]
 800223e:	88b9      	ldrh	r1, [r7, #4]
 8002240:	88f8      	ldrh	r0, [r7, #6]
 8002242:	f7ff ff7e 	bl	8002142 <LCD_1IN28_SetWindows>
	LCD_1IN28_SendData_16Bit(Color); 	    
 8002246:	887b      	ldrh	r3, [r7, #2]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fce1 	bl	8001c10 <LCD_1IN28_SendData_16Bit>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <LCD_1IN28_SetBackLight>:
	Setting backlight
parameter	:
	  value : Range 0~10000   Duty cycle is value/10000
*******************************************************************************/
void LCD_1IN28_SetBackLight(UWORD Value)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	80fb      	strh	r3, [r7, #6]
	DEV_Set_PWM(Value);
 8002262:	4a04      	ldr	r2, [pc, #16]	; (8002274 <LCD_1IN28_SetBackLight+0x1c>)
 8002264:	88fb      	ldrh	r3, [r7, #6]
 8002266:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40000400 	.word	0x40000400

08002278 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800227c:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <HAL_Init+0x40>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a0d      	ldr	r2, [pc, #52]	; (80022b8 <HAL_Init+0x40>)
 8002282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002286:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002288:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <HAL_Init+0x40>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a0a      	ldr	r2, [pc, #40]	; (80022b8 <HAL_Init+0x40>)
 800228e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002292:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002294:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <HAL_Init+0x40>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <HAL_Init+0x40>)
 800229a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800229e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a0:	2003      	movs	r0, #3
 80022a2:	f000 f931 	bl	8002508 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a6:	2000      	movs	r0, #0
 80022a8:	f000 f808 	bl	80022bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ac:	f7fe fcba 	bl	8000c24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023c00 	.word	0x40023c00

080022bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c4:	4b12      	ldr	r3, [pc, #72]	; (8002310 <HAL_InitTick+0x54>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b12      	ldr	r3, [pc, #72]	; (8002314 <HAL_InitTick+0x58>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f93b 	bl	8002556 <HAL_SYSTICK_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00e      	b.n	8002308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b0f      	cmp	r3, #15
 80022ee:	d80a      	bhi.n	8002306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f0:	2200      	movs	r2, #0
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295
 80022f8:	f000 f911 	bl	800251e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022fc:	4a06      	ldr	r2, [pc, #24]	; (8002318 <HAL_InitTick+0x5c>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000000 	.word	0x20000000
 8002314:	20000010 	.word	0x20000010
 8002318:	2000000c 	.word	0x2000000c

0800231c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x20>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_IncTick+0x24>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	4a04      	ldr	r2, [pc, #16]	; (8002340 <HAL_IncTick+0x24>)
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20000010 	.word	0x20000010
 8002340:	200001d8 	.word	0x200001d8

08002344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return uwTick;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <HAL_GetTick+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	200001d8 	.word	0x200001d8

0800235c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002364:	f7ff ffee 	bl	8002344 <HAL_GetTick>
 8002368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d005      	beq.n	8002382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002376:	4b0a      	ldr	r3, [pc, #40]	; (80023a0 <HAL_Delay+0x44>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4413      	add	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002382:	bf00      	nop
 8002384:	f7ff ffde 	bl	8002344 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	429a      	cmp	r2, r3
 8002392:	d8f7      	bhi.n	8002384 <HAL_Delay+0x28>
  {
  }
}
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000010 	.word	0x20000010

080023a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023b4:	4b0c      	ldr	r3, [pc, #48]	; (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023c0:	4013      	ands	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023d6:	4a04      	ldr	r2, [pc, #16]	; (80023e8 <__NVIC_SetPriorityGrouping+0x44>)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	60d3      	str	r3, [r2, #12]
}
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023f0:	4b04      	ldr	r3, [pc, #16]	; (8002404 <__NVIC_GetPriorityGrouping+0x18>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	0a1b      	lsrs	r3, r3, #8
 80023f6:	f003 0307 	and.w	r3, r3, #7
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	6039      	str	r1, [r7, #0]
 8002412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002418:	2b00      	cmp	r3, #0
 800241a:	db0a      	blt.n	8002432 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	b2da      	uxtb	r2, r3
 8002420:	490c      	ldr	r1, [pc, #48]	; (8002454 <__NVIC_SetPriority+0x4c>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	0112      	lsls	r2, r2, #4
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	440b      	add	r3, r1
 800242c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002430:	e00a      	b.n	8002448 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	b2da      	uxtb	r2, r3
 8002436:	4908      	ldr	r1, [pc, #32]	; (8002458 <__NVIC_SetPriority+0x50>)
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	3b04      	subs	r3, #4
 8002440:	0112      	lsls	r2, r2, #4
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	440b      	add	r3, r1
 8002446:	761a      	strb	r2, [r3, #24]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000e100 	.word	0xe000e100
 8002458:	e000ed00 	.word	0xe000ed00

0800245c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800245c:	b480      	push	{r7}
 800245e:	b089      	sub	sp, #36	; 0x24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f1c3 0307 	rsb	r3, r3, #7
 8002476:	2b04      	cmp	r3, #4
 8002478:	bf28      	it	cs
 800247a:	2304      	movcs	r3, #4
 800247c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	3304      	adds	r3, #4
 8002482:	2b06      	cmp	r3, #6
 8002484:	d902      	bls.n	800248c <NVIC_EncodePriority+0x30>
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	3b03      	subs	r3, #3
 800248a:	e000      	b.n	800248e <NVIC_EncodePriority+0x32>
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	f04f 32ff 	mov.w	r2, #4294967295
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43da      	mvns	r2, r3
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	401a      	ands	r2, r3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a4:	f04f 31ff 	mov.w	r1, #4294967295
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	43d9      	mvns	r1, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b4:	4313      	orrs	r3, r2
         );
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	; 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024d4:	d301      	bcc.n	80024da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00f      	b.n	80024fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024da:	4a0a      	ldr	r2, [pc, #40]	; (8002504 <SysTick_Config+0x40>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3b01      	subs	r3, #1
 80024e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e2:	210f      	movs	r1, #15
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295
 80024e8:	f7ff ff8e 	bl	8002408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <SysTick_Config+0x40>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f2:	4b04      	ldr	r3, [pc, #16]	; (8002504 <SysTick_Config+0x40>)
 80024f4:	2207      	movs	r2, #7
 80024f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	e000e010 	.word	0xe000e010

08002508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f7ff ff47 	bl	80023a4 <__NVIC_SetPriorityGrouping>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251e:	b580      	push	{r7, lr}
 8002520:	b086      	sub	sp, #24
 8002522:	af00      	add	r7, sp, #0
 8002524:	4603      	mov	r3, r0
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002530:	f7ff ff5c 	bl	80023ec <__NVIC_GetPriorityGrouping>
 8002534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	6978      	ldr	r0, [r7, #20]
 800253c:	f7ff ff8e 	bl	800245c <NVIC_EncodePriority>
 8002540:	4602      	mov	r2, r0
 8002542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002546:	4611      	mov	r1, r2
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff ff5d 	bl	8002408 <__NVIC_SetPriority>
}
 800254e:	bf00      	nop
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b082      	sub	sp, #8
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff ffb0 	bl	80024c4 <SysTick_Config>
 8002564:	4603      	mov	r3, r0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002570:	b480      	push	{r7}
 8002572:	b089      	sub	sp, #36	; 0x24
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800257e:	2300      	movs	r3, #0
 8002580:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002582:	2300      	movs	r3, #0
 8002584:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
 800258a:	e165      	b.n	8002858 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800258c:	2201      	movs	r2, #1
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	4013      	ands	r3, r2
 800259e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	f040 8154 	bne.w	8002852 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d005      	beq.n	80025c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d130      	bne.n	8002624 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	2203      	movs	r2, #3
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025f8:	2201      	movs	r2, #1
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	091b      	lsrs	r3, r3, #4
 800260e:	f003 0201 	and.w	r2, r3, #1
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 0303 	and.w	r3, r3, #3
 800262c:	2b03      	cmp	r3, #3
 800262e:	d017      	beq.n	8002660 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	2203      	movs	r2, #3
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	4013      	ands	r3, r2
 8002646:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d123      	bne.n	80026b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	08da      	lsrs	r2, r3, #3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3208      	adds	r2, #8
 8002674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002678:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	220f      	movs	r2, #15
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	43db      	mvns	r3, r3
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	691a      	ldr	r2, [r3, #16]
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	08da      	lsrs	r2, r3, #3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3208      	adds	r2, #8
 80026ae:	69b9      	ldr	r1, [r7, #24]
 80026b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2203      	movs	r2, #3
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f003 0203 	and.w	r2, r3, #3
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 80ae 	beq.w	8002852 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	4b5d      	ldr	r3, [pc, #372]	; (8002870 <HAL_GPIO_Init+0x300>)
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	4a5c      	ldr	r2, [pc, #368]	; (8002870 <HAL_GPIO_Init+0x300>)
 8002700:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002704:	6453      	str	r3, [r2, #68]	; 0x44
 8002706:	4b5a      	ldr	r3, [pc, #360]	; (8002870 <HAL_GPIO_Init+0x300>)
 8002708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800270a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002712:	4a58      	ldr	r2, [pc, #352]	; (8002874 <HAL_GPIO_Init+0x304>)
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	089b      	lsrs	r3, r3, #2
 8002718:	3302      	adds	r3, #2
 800271a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f003 0303 	and.w	r3, r3, #3
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	220f      	movs	r2, #15
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43db      	mvns	r3, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4013      	ands	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a4f      	ldr	r2, [pc, #316]	; (8002878 <HAL_GPIO_Init+0x308>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d025      	beq.n	800278a <HAL_GPIO_Init+0x21a>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a4e      	ldr	r2, [pc, #312]	; (800287c <HAL_GPIO_Init+0x30c>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d01f      	beq.n	8002786 <HAL_GPIO_Init+0x216>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a4d      	ldr	r2, [pc, #308]	; (8002880 <HAL_GPIO_Init+0x310>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d019      	beq.n	8002782 <HAL_GPIO_Init+0x212>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a4c      	ldr	r2, [pc, #304]	; (8002884 <HAL_GPIO_Init+0x314>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d013      	beq.n	800277e <HAL_GPIO_Init+0x20e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a4b      	ldr	r2, [pc, #300]	; (8002888 <HAL_GPIO_Init+0x318>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00d      	beq.n	800277a <HAL_GPIO_Init+0x20a>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a4a      	ldr	r2, [pc, #296]	; (800288c <HAL_GPIO_Init+0x31c>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d007      	beq.n	8002776 <HAL_GPIO_Init+0x206>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a49      	ldr	r2, [pc, #292]	; (8002890 <HAL_GPIO_Init+0x320>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d101      	bne.n	8002772 <HAL_GPIO_Init+0x202>
 800276e:	2306      	movs	r3, #6
 8002770:	e00c      	b.n	800278c <HAL_GPIO_Init+0x21c>
 8002772:	2307      	movs	r3, #7
 8002774:	e00a      	b.n	800278c <HAL_GPIO_Init+0x21c>
 8002776:	2305      	movs	r3, #5
 8002778:	e008      	b.n	800278c <HAL_GPIO_Init+0x21c>
 800277a:	2304      	movs	r3, #4
 800277c:	e006      	b.n	800278c <HAL_GPIO_Init+0x21c>
 800277e:	2303      	movs	r3, #3
 8002780:	e004      	b.n	800278c <HAL_GPIO_Init+0x21c>
 8002782:	2302      	movs	r3, #2
 8002784:	e002      	b.n	800278c <HAL_GPIO_Init+0x21c>
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <HAL_GPIO_Init+0x21c>
 800278a:	2300      	movs	r3, #0
 800278c:	69fa      	ldr	r2, [r7, #28]
 800278e:	f002 0203 	and.w	r2, r2, #3
 8002792:	0092      	lsls	r2, r2, #2
 8002794:	4093      	lsls	r3, r2
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800279c:	4935      	ldr	r1, [pc, #212]	; (8002874 <HAL_GPIO_Init+0x304>)
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	3302      	adds	r3, #2
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027aa:	4b3a      	ldr	r3, [pc, #232]	; (8002894 <HAL_GPIO_Init+0x324>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027ce:	4a31      	ldr	r2, [pc, #196]	; (8002894 <HAL_GPIO_Init+0x324>)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027d4:	4b2f      	ldr	r3, [pc, #188]	; (8002894 <HAL_GPIO_Init+0x324>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f8:	4a26      	ldr	r2, [pc, #152]	; (8002894 <HAL_GPIO_Init+0x324>)
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027fe:	4b25      	ldr	r3, [pc, #148]	; (8002894 <HAL_GPIO_Init+0x324>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002822:	4a1c      	ldr	r2, [pc, #112]	; (8002894 <HAL_GPIO_Init+0x324>)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002828:	4b1a      	ldr	r3, [pc, #104]	; (8002894 <HAL_GPIO_Init+0x324>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284c:	4a11      	ldr	r2, [pc, #68]	; (8002894 <HAL_GPIO_Init+0x324>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3301      	adds	r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b0f      	cmp	r3, #15
 800285c:	f67f ae96 	bls.w	800258c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40023800 	.word	0x40023800
 8002874:	40013800 	.word	0x40013800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020400 	.word	0x40020400
 8002880:	40020800 	.word	0x40020800
 8002884:	40020c00 	.word	0x40020c00
 8002888:	40021000 	.word	0x40021000
 800288c:	40021400 	.word	0x40021400
 8002890:	40021800 	.word	0x40021800
 8002894:	40013c00 	.word	0x40013c00

08002898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	807b      	strh	r3, [r7, #2]
 80028a4:	4613      	mov	r3, r2
 80028a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a8:	787b      	ldrb	r3, [r7, #1]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028b4:	e003      	b.n	80028be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028b6:	887b      	ldrh	r3, [r7, #2]
 80028b8:	041a      	lsls	r2, r3, #16
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	619a      	str	r2, [r3, #24]
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0cc      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028e0:	4b68      	ldr	r3, [pc, #416]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 030f 	and.w	r3, r3, #15
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d90c      	bls.n	8002908 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ee:	4b65      	ldr	r3, [pc, #404]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f6:	4b63      	ldr	r3, [pc, #396]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d001      	beq.n	8002908 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0b8      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d020      	beq.n	8002956 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002920:	4b59      	ldr	r3, [pc, #356]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	4a58      	ldr	r2, [pc, #352]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800292a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	2b00      	cmp	r3, #0
 8002936:	d005      	beq.n	8002944 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002938:	4b53      	ldr	r3, [pc, #332]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	4a52      	ldr	r2, [pc, #328]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 800293e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002942:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002944:	4b50      	ldr	r3, [pc, #320]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	494d      	ldr	r1, [pc, #308]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d044      	beq.n	80029ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d107      	bne.n	800297a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296a:	4b47      	ldr	r3, [pc, #284]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d119      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e07f      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b02      	cmp	r3, #2
 8002980:	d003      	beq.n	800298a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002986:	2b03      	cmp	r3, #3
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800298a:	4b3f      	ldr	r3, [pc, #252]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d109      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e06f      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299a:	4b3b      	ldr	r3, [pc, #236]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e067      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029aa:	4b37      	ldr	r3, [pc, #220]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f023 0203 	bic.w	r2, r3, #3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	4934      	ldr	r1, [pc, #208]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029bc:	f7ff fcc2 	bl	8002344 <HAL_GetTick>
 80029c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c2:	e00a      	b.n	80029da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c4:	f7ff fcbe 	bl	8002344 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e04f      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	4b2b      	ldr	r3, [pc, #172]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 020c 	and.w	r2, r3, #12
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d1eb      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ec:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 030f 	and.w	r3, r3, #15
 80029f4:	683a      	ldr	r2, [r7, #0]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d20c      	bcs.n	8002a14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 80029fc:	683a      	ldr	r2, [r7, #0]
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a02:	4b20      	ldr	r3, [pc, #128]	; (8002a84 <HAL_RCC_ClockConfig+0x1b8>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e032      	b.n	8002a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d008      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a20:	4b19      	ldr	r3, [pc, #100]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	4916      	ldr	r1, [pc, #88]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d009      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a3e:	4b12      	ldr	r3, [pc, #72]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	490e      	ldr	r1, [pc, #56]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a52:	f000 fb7f 	bl	8003154 <HAL_RCC_GetSysClockFreq>
 8002a56:	4602      	mov	r2, r0
 8002a58:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	091b      	lsrs	r3, r3, #4
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	490a      	ldr	r1, [pc, #40]	; (8002a8c <HAL_RCC_ClockConfig+0x1c0>)
 8002a64:	5ccb      	ldrb	r3, [r1, r3]
 8002a66:	fa22 f303 	lsr.w	r3, r2, r3
 8002a6a:	4a09      	ldr	r2, [pc, #36]	; (8002a90 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a6e:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_RCC_ClockConfig+0x1c8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fc22 	bl	80022bc <HAL_InitTick>

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023c00 	.word	0x40023c00
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	08006ed0 	.word	0x08006ed0
 8002a90:	20000000 	.word	0x20000000
 8002a94:	2000000c 	.word	0x2000000c

08002a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a9c:	4b03      	ldr	r3, [pc, #12]	; (8002aac <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000000 	.word	0x20000000

08002ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ab4:	f7ff fff0 	bl	8002a98 <HAL_RCC_GetHCLKFreq>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	0a9b      	lsrs	r3, r3, #10
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	4903      	ldr	r1, [pc, #12]	; (8002ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac6:	5ccb      	ldrb	r3, [r1, r3]
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	08006ee0 	.word	0x08006ee0

08002ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002adc:	f7ff ffdc 	bl	8002a98 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0b5b      	lsrs	r3, r3, #13
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	; (8002afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	08006ee0 	.word	0x08006ee0

08002b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08c      	sub	sp, #48	; 0x30
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0301 	and.w	r3, r3, #1
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d010      	beq.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002b38:	4b6f      	ldr	r3, [pc, #444]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b46:	496c      	ldr	r1, [pc, #432]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002b56:	2301      	movs	r3, #1
 8002b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d010      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002b66:	4b64      	ldr	r3, [pc, #400]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b6c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b74:	4960      	ldr	r1, [pc, #384]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002b84:	2301      	movs	r3, #1
 8002b86:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d017      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b94:	4b58      	ldr	r3, [pc, #352]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002b96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	4955      	ldr	r1, [pc, #340]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bb2:	d101      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d017      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bd0:	4b49      	ldr	r3, [pc, #292]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002bd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bd6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bde:	4946      	ldr	r1, [pc, #280]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 808a 	beq.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	4b39      	ldr	r3, [pc, #228]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	4a38      	ldr	r2, [pc, #224]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c1e:	4b36      	ldr	r3, [pc, #216]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002c2a:	4b34      	ldr	r3, [pc, #208]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a33      	ldr	r2, [pc, #204]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c34:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c36:	f7ff fb85 	bl	8002344 <HAL_GetTick>
 8002c3a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002c3e:	f7ff fb81 	bl	8002344 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e278      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002c50:	4b2a      	ldr	r3, [pc, #168]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0f0      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c5c:	4b26      	ldr	r3, [pc, #152]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c64:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d02f      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c74:	6a3a      	ldr	r2, [r7, #32]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d028      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c7a:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c82:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c84:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c8a:	4b1d      	ldr	r3, [pc, #116]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002c90:	4a19      	ldr	r2, [pc, #100]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c96:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d114      	bne.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002ca2:	f7ff fb4f 	bl	8002344 <HAL_GetTick>
 8002ca6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca8:	e00a      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002caa:	f7ff fb4b 	bl	8002344 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e240      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc0:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0ee      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cd8:	d114      	bne.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002cda:	4b07      	ldr	r3, [pc, #28]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cee:	4902      	ldr	r1, [pc, #8]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	608b      	str	r3, [r1, #8]
 8002cf4:	e00c      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40007000 	.word	0x40007000
 8002d00:	42470e40 	.word	0x42470e40
 8002d04:	4b4a      	ldr	r3, [pc, #296]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	4a49      	ldr	r2, [pc, #292]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d0a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002d0e:	6093      	str	r3, [r2, #8]
 8002d10:	4b47      	ldr	r3, [pc, #284]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d1c:	4944      	ldr	r1, [pc, #272]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0310 	and.w	r3, r3, #16
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d004      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8002d34:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002d36:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00a      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002d44:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d4a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d52:	4937      	ldr	r1, [pc, #220]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00a      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d66:	4b32      	ldr	r3, [pc, #200]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d6c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d74:	492e      	ldr	r1, [pc, #184]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d011      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d88:	4b29      	ldr	r3, [pc, #164]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d8e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	4926      	ldr	r1, [pc, #152]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002da6:	d101      	bne.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002da8:	2301      	movs	r3, #1
 8002daa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00a      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002db8:	4b1d      	ldr	r3, [pc, #116]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dbe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	491a      	ldr	r1, [pc, #104]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d011      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002dda:	4b15      	ldr	r3, [pc, #84]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002de0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de8:	4911      	ldr	r1, [pc, #68]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002df4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002df8:	d101      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d005      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e0c:	f040 80ff 	bne.w	800300e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e10:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e16:	f7ff fa95 	bl	8002344 <HAL_GetTick>
 8002e1a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e1c:	e00e      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002e1e:	f7ff fa91 	bl	8002344 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d907      	bls.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e188      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002e30:	40023800 	.word	0x40023800
 8002e34:	424711e0 	.word	0x424711e0
 8002e38:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e3c:	4b7e      	ldr	r3, [pc, #504]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1ea      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d009      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d028      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d124      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002e70:	4b71      	ldr	r3, [pc, #452]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e76:	0c1b      	lsrs	r3, r3, #16
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e82:	4b6d      	ldr	r3, [pc, #436]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e88:	0e1b      	lsrs	r3, r3, #24
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	019b      	lsls	r3, r3, #6
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	085b      	lsrs	r3, r3, #1
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	041b      	lsls	r3, r3, #16
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	061b      	lsls	r3, r3, #24
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	071b      	lsls	r3, r3, #28
 8002eb2:	4961      	ldr	r1, [pc, #388]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d004      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ece:	d00a      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d035      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ee4:	d130      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002ee6:	4b54      	ldr	r3, [pc, #336]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eec:	0c1b      	lsrs	r3, r3, #16
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ef8:	4b4f      	ldr	r3, [pc, #316]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002efa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002efe:	0f1b      	lsrs	r3, r3, #28
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	019b      	lsls	r3, r3, #6
 8002f10:	431a      	orrs	r2, r3
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	3b01      	subs	r3, #1
 8002f18:	041b      	lsls	r3, r3, #16
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	061b      	lsls	r3, r3, #24
 8002f22:	431a      	orrs	r2, r3
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	071b      	lsls	r3, r3, #28
 8002f28:	4943      	ldr	r1, [pc, #268]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f30:	4b41      	ldr	r3, [pc, #260]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f36:	f023 021f 	bic.w	r2, r3, #31
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	493d      	ldr	r1, [pc, #244]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d029      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f5c:	d124      	bne.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002f5e:	4b36      	ldr	r3, [pc, #216]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f64:	0c1b      	lsrs	r3, r3, #16
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f70:	4b31      	ldr	r3, [pc, #196]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002f72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f76:	0f1b      	lsrs	r3, r3, #28
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	019b      	lsls	r3, r3, #6
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	085b      	lsrs	r3, r3, #1
 8002f90:	3b01      	subs	r3, #1
 8002f92:	041b      	lsls	r3, r3, #16
 8002f94:	431a      	orrs	r2, r3
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	061b      	lsls	r3, r3, #24
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	071b      	lsls	r3, r3, #28
 8002fa0:	4925      	ldr	r1, [pc, #148]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d016      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	019b      	lsls	r3, r3, #6
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	085b      	lsrs	r3, r3, #1
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	041b      	lsls	r3, r3, #16
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	061b      	lsls	r3, r3, #24
 8002fd2:	431a      	orrs	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	071b      	lsls	r3, r3, #28
 8002fda:	4917      	ldr	r1, [pc, #92]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002fe2:	4b16      	ldr	r3, [pc, #88]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002fe8:	f7ff f9ac 	bl	8002344 <HAL_GetTick>
 8002fec:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002ff0:	f7ff f9a8 	bl	8002344 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e09f      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003002:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800300e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003010:	2b01      	cmp	r3, #1
 8003012:	f040 8095 	bne.w	8003140 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003016:	4b0a      	ldr	r3, [pc, #40]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800301c:	f7ff f992 	bl	8002344 <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003022:	e00f      	b.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003024:	f7ff f98e 	bl	8002344 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d908      	bls.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e085      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003036:	bf00      	nop
 8003038:	40023800 	.word	0x40023800
 800303c:	42470068 	.word	0x42470068
 8003040:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003044:	4b41      	ldr	r3, [pc, #260]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800304c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003050:	d0e8      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d003      	beq.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	2b00      	cmp	r3, #0
 8003064:	d009      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800306e:	2b00      	cmp	r3, #0
 8003070:	d02b      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003076:	2b00      	cmp	r3, #0
 8003078:	d127      	bne.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800307a:	4b34      	ldr	r3, [pc, #208]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800307c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003080:	0c1b      	lsrs	r3, r3, #16
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	3301      	adds	r3, #1
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	699a      	ldr	r2, [r3, #24]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	019b      	lsls	r3, r3, #6
 8003096:	431a      	orrs	r2, r3
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	085b      	lsrs	r3, r3, #1
 800309c:	3b01      	subs	r3, #1
 800309e:	041b      	lsls	r3, r3, #16
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	061b      	lsls	r3, r3, #24
 80030a8:	4928      	ldr	r1, [pc, #160]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030b0:	4b26      	ldr	r3, [pc, #152]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030b6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	3b01      	subs	r3, #1
 80030c0:	021b      	lsls	r3, r3, #8
 80030c2:	4922      	ldr	r1, [pc, #136]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d01d      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030de:	d118      	bne.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030e0:	4b1a      	ldr	r3, [pc, #104]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80030e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e6:	0e1b      	lsrs	r3, r3, #24
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699a      	ldr	r2, [r3, #24]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	019b      	lsls	r3, r3, #6
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	085b      	lsrs	r3, r3, #1
 8003100:	3b01      	subs	r3, #1
 8003102:	041b      	lsls	r3, r3, #16
 8003104:	431a      	orrs	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	061b      	lsls	r3, r3, #24
 800310a:	4910      	ldr	r1, [pc, #64]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003112:	4b0f      	ldr	r3, [pc, #60]	; (8003150 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003114:	2201      	movs	r2, #1
 8003116:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003118:	f7ff f914 	bl	8002344 <HAL_GetTick>
 800311c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003120:	f7ff f910 	bl	8002344 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e007      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003132:	4b06      	ldr	r3, [pc, #24]	; (800314c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800313a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800313e:	d1ef      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3730      	adds	r7, #48	; 0x30
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800
 8003150:	42470070 	.word	0x42470070

08003154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003158:	b0ae      	sub	sp, #184	; 0xb8
 800315a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800317a:	4bcb      	ldr	r3, [pc, #812]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b0c      	cmp	r3, #12
 8003184:	f200 8206 	bhi.w	8003594 <HAL_RCC_GetSysClockFreq+0x440>
 8003188:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <HAL_RCC_GetSysClockFreq+0x3c>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031c5 	.word	0x080031c5
 8003194:	08003595 	.word	0x08003595
 8003198:	08003595 	.word	0x08003595
 800319c:	08003595 	.word	0x08003595
 80031a0:	080031cd 	.word	0x080031cd
 80031a4:	08003595 	.word	0x08003595
 80031a8:	08003595 	.word	0x08003595
 80031ac:	08003595 	.word	0x08003595
 80031b0:	080031d5 	.word	0x080031d5
 80031b4:	08003595 	.word	0x08003595
 80031b8:	08003595 	.word	0x08003595
 80031bc:	08003595 	.word	0x08003595
 80031c0:	080033c5 	.word	0x080033c5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031c4:	4bb9      	ldr	r3, [pc, #740]	; (80034ac <HAL_RCC_GetSysClockFreq+0x358>)
 80031c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80031ca:	e1e7      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031cc:	4bb8      	ldr	r3, [pc, #736]	; (80034b0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80031ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80031d2:	e1e3      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031d4:	4bb4      	ldr	r3, [pc, #720]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031e0:	4bb1      	ldr	r3, [pc, #708]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d071      	beq.n	80032d0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ec:	4bae      	ldr	r3, [pc, #696]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	099b      	lsrs	r3, r3, #6
 80031f2:	2200      	movs	r2, #0
 80031f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80031f8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80031fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003204:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003208:	2300      	movs	r3, #0
 800320a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800320e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003212:	4622      	mov	r2, r4
 8003214:	462b      	mov	r3, r5
 8003216:	f04f 0000 	mov.w	r0, #0
 800321a:	f04f 0100 	mov.w	r1, #0
 800321e:	0159      	lsls	r1, r3, #5
 8003220:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003224:	0150      	lsls	r0, r2, #5
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	4621      	mov	r1, r4
 800322c:	1a51      	subs	r1, r2, r1
 800322e:	6439      	str	r1, [r7, #64]	; 0x40
 8003230:	4629      	mov	r1, r5
 8003232:	eb63 0301 	sbc.w	r3, r3, r1
 8003236:	647b      	str	r3, [r7, #68]	; 0x44
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	f04f 0300 	mov.w	r3, #0
 8003240:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003244:	4649      	mov	r1, r9
 8003246:	018b      	lsls	r3, r1, #6
 8003248:	4641      	mov	r1, r8
 800324a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800324e:	4641      	mov	r1, r8
 8003250:	018a      	lsls	r2, r1, #6
 8003252:	4641      	mov	r1, r8
 8003254:	1a51      	subs	r1, r2, r1
 8003256:	63b9      	str	r1, [r7, #56]	; 0x38
 8003258:	4649      	mov	r1, r9
 800325a:	eb63 0301 	sbc.w	r3, r3, r1
 800325e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003260:	f04f 0200 	mov.w	r2, #0
 8003264:	f04f 0300 	mov.w	r3, #0
 8003268:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800326c:	4649      	mov	r1, r9
 800326e:	00cb      	lsls	r3, r1, #3
 8003270:	4641      	mov	r1, r8
 8003272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003276:	4641      	mov	r1, r8
 8003278:	00ca      	lsls	r2, r1, #3
 800327a:	4610      	mov	r0, r2
 800327c:	4619      	mov	r1, r3
 800327e:	4603      	mov	r3, r0
 8003280:	4622      	mov	r2, r4
 8003282:	189b      	adds	r3, r3, r2
 8003284:	633b      	str	r3, [r7, #48]	; 0x30
 8003286:	462b      	mov	r3, r5
 8003288:	460a      	mov	r2, r1
 800328a:	eb42 0303 	adc.w	r3, r2, r3
 800328e:	637b      	str	r3, [r7, #52]	; 0x34
 8003290:	f04f 0200 	mov.w	r2, #0
 8003294:	f04f 0300 	mov.w	r3, #0
 8003298:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800329c:	4629      	mov	r1, r5
 800329e:	024b      	lsls	r3, r1, #9
 80032a0:	4621      	mov	r1, r4
 80032a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032a6:	4621      	mov	r1, r4
 80032a8:	024a      	lsls	r2, r1, #9
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032b2:	2200      	movs	r2, #0
 80032b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80032b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80032bc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80032c0:	f7fc fff6 	bl	80002b0 <__aeabi_uldivmod>
 80032c4:	4602      	mov	r2, r0
 80032c6:	460b      	mov	r3, r1
 80032c8:	4613      	mov	r3, r2
 80032ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032ce:	e067      	b.n	80033a0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032d0:	4b75      	ldr	r3, [pc, #468]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	099b      	lsrs	r3, r3, #6
 80032d6:	2200      	movs	r2, #0
 80032d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80032dc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80032e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80032e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80032ea:	2300      	movs	r3, #0
 80032ec:	67fb      	str	r3, [r7, #124]	; 0x7c
 80032ee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80032f2:	4622      	mov	r2, r4
 80032f4:	462b      	mov	r3, r5
 80032f6:	f04f 0000 	mov.w	r0, #0
 80032fa:	f04f 0100 	mov.w	r1, #0
 80032fe:	0159      	lsls	r1, r3, #5
 8003300:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003304:	0150      	lsls	r0, r2, #5
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	4621      	mov	r1, r4
 800330c:	1a51      	subs	r1, r2, r1
 800330e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003310:	4629      	mov	r1, r5
 8003312:	eb63 0301 	sbc.w	r3, r3, r1
 8003316:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003318:	f04f 0200 	mov.w	r2, #0
 800331c:	f04f 0300 	mov.w	r3, #0
 8003320:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003324:	4649      	mov	r1, r9
 8003326:	018b      	lsls	r3, r1, #6
 8003328:	4641      	mov	r1, r8
 800332a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800332e:	4641      	mov	r1, r8
 8003330:	018a      	lsls	r2, r1, #6
 8003332:	4641      	mov	r1, r8
 8003334:	ebb2 0a01 	subs.w	sl, r2, r1
 8003338:	4649      	mov	r1, r9
 800333a:	eb63 0b01 	sbc.w	fp, r3, r1
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	f04f 0300 	mov.w	r3, #0
 8003346:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800334a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800334e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003352:	4692      	mov	sl, r2
 8003354:	469b      	mov	fp, r3
 8003356:	4623      	mov	r3, r4
 8003358:	eb1a 0303 	adds.w	r3, sl, r3
 800335c:	623b      	str	r3, [r7, #32]
 800335e:	462b      	mov	r3, r5
 8003360:	eb4b 0303 	adc.w	r3, fp, r3
 8003364:	627b      	str	r3, [r7, #36]	; 0x24
 8003366:	f04f 0200 	mov.w	r2, #0
 800336a:	f04f 0300 	mov.w	r3, #0
 800336e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003372:	4629      	mov	r1, r5
 8003374:	028b      	lsls	r3, r1, #10
 8003376:	4621      	mov	r1, r4
 8003378:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800337c:	4621      	mov	r1, r4
 800337e:	028a      	lsls	r2, r1, #10
 8003380:	4610      	mov	r0, r2
 8003382:	4619      	mov	r1, r3
 8003384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003388:	2200      	movs	r2, #0
 800338a:	673b      	str	r3, [r7, #112]	; 0x70
 800338c:	677a      	str	r2, [r7, #116]	; 0x74
 800338e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003392:	f7fc ff8d 	bl	80002b0 <__aeabi_uldivmod>
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	4613      	mov	r3, r2
 800339c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80033a0:	4b41      	ldr	r3, [pc, #260]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	0c1b      	lsrs	r3, r3, #16
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	3301      	adds	r3, #1
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80033b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80033b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80033ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80033be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80033c2:	e0eb      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033c4:	4b38      	ldr	r3, [pc, #224]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033d0:	4b35      	ldr	r3, [pc, #212]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d06b      	beq.n	80034b4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033dc:	4b32      	ldr	r3, [pc, #200]	; (80034a8 <HAL_RCC_GetSysClockFreq+0x354>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	099b      	lsrs	r3, r3, #6
 80033e2:	2200      	movs	r2, #0
 80033e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80033e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80033e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ee:	663b      	str	r3, [r7, #96]	; 0x60
 80033f0:	2300      	movs	r3, #0
 80033f2:	667b      	str	r3, [r7, #100]	; 0x64
 80033f4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80033f8:	4622      	mov	r2, r4
 80033fa:	462b      	mov	r3, r5
 80033fc:	f04f 0000 	mov.w	r0, #0
 8003400:	f04f 0100 	mov.w	r1, #0
 8003404:	0159      	lsls	r1, r3, #5
 8003406:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800340a:	0150      	lsls	r0, r2, #5
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	4621      	mov	r1, r4
 8003412:	1a51      	subs	r1, r2, r1
 8003414:	61b9      	str	r1, [r7, #24]
 8003416:	4629      	mov	r1, r5
 8003418:	eb63 0301 	sbc.w	r3, r3, r1
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800342a:	4659      	mov	r1, fp
 800342c:	018b      	lsls	r3, r1, #6
 800342e:	4651      	mov	r1, sl
 8003430:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003434:	4651      	mov	r1, sl
 8003436:	018a      	lsls	r2, r1, #6
 8003438:	4651      	mov	r1, sl
 800343a:	ebb2 0801 	subs.w	r8, r2, r1
 800343e:	4659      	mov	r1, fp
 8003440:	eb63 0901 	sbc.w	r9, r3, r1
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003450:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003454:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003458:	4690      	mov	r8, r2
 800345a:	4699      	mov	r9, r3
 800345c:	4623      	mov	r3, r4
 800345e:	eb18 0303 	adds.w	r3, r8, r3
 8003462:	613b      	str	r3, [r7, #16]
 8003464:	462b      	mov	r3, r5
 8003466:	eb49 0303 	adc.w	r3, r9, r3
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003478:	4629      	mov	r1, r5
 800347a:	024b      	lsls	r3, r1, #9
 800347c:	4621      	mov	r1, r4
 800347e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003482:	4621      	mov	r1, r4
 8003484:	024a      	lsls	r2, r1, #9
 8003486:	4610      	mov	r0, r2
 8003488:	4619      	mov	r1, r3
 800348a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800348e:	2200      	movs	r2, #0
 8003490:	65bb      	str	r3, [r7, #88]	; 0x58
 8003492:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003494:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003498:	f7fc ff0a 	bl	80002b0 <__aeabi_uldivmod>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	4613      	mov	r3, r2
 80034a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80034a6:	e065      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0x420>
 80034a8:	40023800 	.word	0x40023800
 80034ac:	00f42400 	.word	0x00f42400
 80034b0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034b4:	4b3d      	ldr	r3, [pc, #244]	; (80035ac <HAL_RCC_GetSysClockFreq+0x458>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	099b      	lsrs	r3, r3, #6
 80034ba:	2200      	movs	r2, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	4611      	mov	r1, r2
 80034c0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034c4:	653b      	str	r3, [r7, #80]	; 0x50
 80034c6:	2300      	movs	r3, #0
 80034c8:	657b      	str	r3, [r7, #84]	; 0x54
 80034ca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80034ce:	4642      	mov	r2, r8
 80034d0:	464b      	mov	r3, r9
 80034d2:	f04f 0000 	mov.w	r0, #0
 80034d6:	f04f 0100 	mov.w	r1, #0
 80034da:	0159      	lsls	r1, r3, #5
 80034dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034e0:	0150      	lsls	r0, r2, #5
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4641      	mov	r1, r8
 80034e8:	1a51      	subs	r1, r2, r1
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	4649      	mov	r1, r9
 80034ee:	eb63 0301 	sbc.w	r3, r3, r1
 80034f2:	60fb      	str	r3, [r7, #12]
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003500:	4659      	mov	r1, fp
 8003502:	018b      	lsls	r3, r1, #6
 8003504:	4651      	mov	r1, sl
 8003506:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800350a:	4651      	mov	r1, sl
 800350c:	018a      	lsls	r2, r1, #6
 800350e:	4651      	mov	r1, sl
 8003510:	1a54      	subs	r4, r2, r1
 8003512:	4659      	mov	r1, fp
 8003514:	eb63 0501 	sbc.w	r5, r3, r1
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	f04f 0300 	mov.w	r3, #0
 8003520:	00eb      	lsls	r3, r5, #3
 8003522:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003526:	00e2      	lsls	r2, r4, #3
 8003528:	4614      	mov	r4, r2
 800352a:	461d      	mov	r5, r3
 800352c:	4643      	mov	r3, r8
 800352e:	18e3      	adds	r3, r4, r3
 8003530:	603b      	str	r3, [r7, #0]
 8003532:	464b      	mov	r3, r9
 8003534:	eb45 0303 	adc.w	r3, r5, r3
 8003538:	607b      	str	r3, [r7, #4]
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	f04f 0300 	mov.w	r3, #0
 8003542:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003546:	4629      	mov	r1, r5
 8003548:	028b      	lsls	r3, r1, #10
 800354a:	4621      	mov	r1, r4
 800354c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003550:	4621      	mov	r1, r4
 8003552:	028a      	lsls	r2, r1, #10
 8003554:	4610      	mov	r0, r2
 8003556:	4619      	mov	r1, r3
 8003558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800355c:	2200      	movs	r2, #0
 800355e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003560:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003562:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003566:	f7fc fea3 	bl	80002b0 <__aeabi_uldivmod>
 800356a:	4602      	mov	r2, r0
 800356c:	460b      	mov	r3, r1
 800356e:	4613      	mov	r3, r2
 8003570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003574:	4b0d      	ldr	r3, [pc, #52]	; (80035ac <HAL_RCC_GetSysClockFreq+0x458>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	0f1b      	lsrs	r3, r3, #28
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003582:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003586:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800358a:	fbb2 f3f3 	udiv	r3, r2, r3
 800358e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003592:	e003      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003594:	4b06      	ldr	r3, [pc, #24]	; (80035b0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003596:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800359a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800359c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	37b8      	adds	r7, #184	; 0xb8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035aa:	bf00      	nop
 80035ac:	40023800 	.word	0x40023800
 80035b0:	00f42400 	.word	0x00f42400

080035b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e28d      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 8083 	beq.w	80036da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80035d4:	4b94      	ldr	r3, [pc, #592]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 030c 	and.w	r3, r3, #12
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d019      	beq.n	8003614 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80035e0:	4b91      	ldr	r3, [pc, #580]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d106      	bne.n	80035fa <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80035ec:	4b8e      	ldr	r3, [pc, #568]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035f8:	d00c      	beq.n	8003614 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035fa:	4b8b      	ldr	r3, [pc, #556]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003602:	2b0c      	cmp	r3, #12
 8003604:	d112      	bne.n	800362c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003606:	4b88      	ldr	r3, [pc, #544]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800360e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003612:	d10b      	bne.n	800362c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003614:	4b84      	ldr	r3, [pc, #528]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d05b      	beq.n	80036d8 <HAL_RCC_OscConfig+0x124>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d157      	bne.n	80036d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e25a      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003634:	d106      	bne.n	8003644 <HAL_RCC_OscConfig+0x90>
 8003636:	4b7c      	ldr	r3, [pc, #496]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a7b      	ldr	r2, [pc, #492]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800363c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	e01d      	b.n	8003680 <HAL_RCC_OscConfig+0xcc>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800364c:	d10c      	bne.n	8003668 <HAL_RCC_OscConfig+0xb4>
 800364e:	4b76      	ldr	r3, [pc, #472]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a75      	ldr	r2, [pc, #468]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	4b73      	ldr	r3, [pc, #460]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a72      	ldr	r2, [pc, #456]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	e00b      	b.n	8003680 <HAL_RCC_OscConfig+0xcc>
 8003668:	4b6f      	ldr	r3, [pc, #444]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a6e      	ldr	r2, [pc, #440]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800366e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	4b6c      	ldr	r3, [pc, #432]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a6b      	ldr	r2, [pc, #428]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800367a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800367e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d013      	beq.n	80036b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003688:	f7fe fe5c 	bl	8002344 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003690:	f7fe fe58 	bl	8002344 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b64      	cmp	r3, #100	; 0x64
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e21f      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036a2:	4b61      	ldr	r3, [pc, #388]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0f0      	beq.n	8003690 <HAL_RCC_OscConfig+0xdc>
 80036ae:	e014      	b.n	80036da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b0:	f7fe fe48 	bl	8002344 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036b8:	f7fe fe44 	bl	8002344 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b64      	cmp	r3, #100	; 0x64
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e20b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ca:	4b57      	ldr	r3, [pc, #348]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1f0      	bne.n	80036b8 <HAL_RCC_OscConfig+0x104>
 80036d6:	e000      	b.n	80036da <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d06f      	beq.n	80037c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80036e6:	4b50      	ldr	r3, [pc, #320]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d017      	beq.n	8003722 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80036f2:	4b4d      	ldr	r3, [pc, #308]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d105      	bne.n	800370a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80036fe:	4b4a      	ldr	r3, [pc, #296]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00b      	beq.n	8003722 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800370a:	4b47      	ldr	r3, [pc, #284]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003712:	2b0c      	cmp	r3, #12
 8003714:	d11c      	bne.n	8003750 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003716:	4b44      	ldr	r3, [pc, #272]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d116      	bne.n	8003750 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003722:	4b41      	ldr	r3, [pc, #260]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d005      	beq.n	800373a <HAL_RCC_OscConfig+0x186>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	2b01      	cmp	r3, #1
 8003734:	d001      	beq.n	800373a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e1d3      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373a:	4b3b      	ldr	r3, [pc, #236]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	4937      	ldr	r1, [pc, #220]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800374a:	4313      	orrs	r3, r2
 800374c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800374e:	e03a      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d020      	beq.n	800379a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003758:	4b34      	ldr	r3, [pc, #208]	; (800382c <HAL_RCC_OscConfig+0x278>)
 800375a:	2201      	movs	r2, #1
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800375e:	f7fe fdf1 	bl	8002344 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003766:	f7fe fded 	bl	8002344 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e1b4      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003778:	4b2b      	ldr	r3, [pc, #172]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0f0      	beq.n	8003766 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003784:	4b28      	ldr	r3, [pc, #160]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	4925      	ldr	r1, [pc, #148]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 8003794:	4313      	orrs	r3, r2
 8003796:	600b      	str	r3, [r1, #0]
 8003798:	e015      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800379a:	4b24      	ldr	r3, [pc, #144]	; (800382c <HAL_RCC_OscConfig+0x278>)
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7fe fdd0 	bl	8002344 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037a8:	f7fe fdcc 	bl	8002344 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e193      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ba:	4b1b      	ldr	r3, [pc, #108]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0308 	and.w	r3, r3, #8
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d036      	beq.n	8003840 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d016      	beq.n	8003808 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037da:	4b15      	ldr	r3, [pc, #84]	; (8003830 <HAL_RCC_OscConfig+0x27c>)
 80037dc:	2201      	movs	r2, #1
 80037de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e0:	f7fe fdb0 	bl	8002344 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037e8:	f7fe fdac 	bl	8002344 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e173      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <HAL_RCC_OscConfig+0x274>)
 80037fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0x234>
 8003806:	e01b      	b.n	8003840 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003808:	4b09      	ldr	r3, [pc, #36]	; (8003830 <HAL_RCC_OscConfig+0x27c>)
 800380a:	2200      	movs	r2, #0
 800380c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380e:	f7fe fd99 	bl	8002344 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003814:	e00e      	b.n	8003834 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003816:	f7fe fd95 	bl	8002344 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d907      	bls.n	8003834 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e15c      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
 8003828:	40023800 	.word	0x40023800
 800382c:	42470000 	.word	0x42470000
 8003830:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003834:	4b8a      	ldr	r3, [pc, #552]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1ea      	bne.n	8003816 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8097 	beq.w	800397c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800384e:	2300      	movs	r3, #0
 8003850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003852:	4b83      	ldr	r3, [pc, #524]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10f      	bne.n	800387e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	60bb      	str	r3, [r7, #8]
 8003862:	4b7f      	ldr	r3, [pc, #508]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	4a7e      	ldr	r2, [pc, #504]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800386c:	6413      	str	r3, [r2, #64]	; 0x40
 800386e:	4b7c      	ldr	r3, [pc, #496]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003876:	60bb      	str	r3, [r7, #8]
 8003878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800387a:	2301      	movs	r3, #1
 800387c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387e:	4b79      	ldr	r3, [pc, #484]	; (8003a64 <HAL_RCC_OscConfig+0x4b0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003886:	2b00      	cmp	r3, #0
 8003888:	d118      	bne.n	80038bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800388a:	4b76      	ldr	r3, [pc, #472]	; (8003a64 <HAL_RCC_OscConfig+0x4b0>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a75      	ldr	r2, [pc, #468]	; (8003a64 <HAL_RCC_OscConfig+0x4b0>)
 8003890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003896:	f7fe fd55 	bl	8002344 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800389e:	f7fe fd51 	bl	8002344 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e118      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b0:	4b6c      	ldr	r3, [pc, #432]	; (8003a64 <HAL_RCC_OscConfig+0x4b0>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d106      	bne.n	80038d2 <HAL_RCC_OscConfig+0x31e>
 80038c4:	4b66      	ldr	r3, [pc, #408]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c8:	4a65      	ldr	r2, [pc, #404]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038ca:	f043 0301 	orr.w	r3, r3, #1
 80038ce:	6713      	str	r3, [r2, #112]	; 0x70
 80038d0:	e01c      	b.n	800390c <HAL_RCC_OscConfig+0x358>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	2b05      	cmp	r3, #5
 80038d8:	d10c      	bne.n	80038f4 <HAL_RCC_OscConfig+0x340>
 80038da:	4b61      	ldr	r3, [pc, #388]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038de:	4a60      	ldr	r2, [pc, #384]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038e0:	f043 0304 	orr.w	r3, r3, #4
 80038e4:	6713      	str	r3, [r2, #112]	; 0x70
 80038e6:	4b5e      	ldr	r3, [pc, #376]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ea:	4a5d      	ldr	r2, [pc, #372]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038ec:	f043 0301 	orr.w	r3, r3, #1
 80038f0:	6713      	str	r3, [r2, #112]	; 0x70
 80038f2:	e00b      	b.n	800390c <HAL_RCC_OscConfig+0x358>
 80038f4:	4b5a      	ldr	r3, [pc, #360]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f8:	4a59      	ldr	r2, [pc, #356]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003900:	4b57      	ldr	r3, [pc, #348]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003904:	4a56      	ldr	r2, [pc, #344]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003906:	f023 0304 	bic.w	r3, r3, #4
 800390a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d015      	beq.n	8003940 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003914:	f7fe fd16 	bl	8002344 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800391a:	e00a      	b.n	8003932 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800391c:	f7fe fd12 	bl	8002344 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	; 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e0d7      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003932:	4b4b      	ldr	r3, [pc, #300]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0ee      	beq.n	800391c <HAL_RCC_OscConfig+0x368>
 800393e:	e014      	b.n	800396a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003940:	f7fe fd00 	bl	8002344 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003946:	e00a      	b.n	800395e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003948:	f7fe fcfc 	bl	8002344 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	f241 3288 	movw	r2, #5000	; 0x1388
 8003956:	4293      	cmp	r3, r2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e0c1      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800395e:	4b40      	ldr	r3, [pc, #256]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1ee      	bne.n	8003948 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800396a:	7dfb      	ldrb	r3, [r7, #23]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d105      	bne.n	800397c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003970:	4b3b      	ldr	r3, [pc, #236]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003974:	4a3a      	ldr	r2, [pc, #232]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003976:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800397a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 80ad 	beq.w	8003ae0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003986:	4b36      	ldr	r3, [pc, #216]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
 800398e:	2b08      	cmp	r3, #8
 8003990:	d060      	beq.n	8003a54 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	2b02      	cmp	r3, #2
 8003998:	d145      	bne.n	8003a26 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800399a:	4b33      	ldr	r3, [pc, #204]	; (8003a68 <HAL_RCC_OscConfig+0x4b4>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7fe fcd0 	bl	8002344 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a8:	f7fe fccc 	bl	8002344 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e093      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ba:	4b29      	ldr	r3, [pc, #164]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69da      	ldr	r2, [r3, #28]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	431a      	orrs	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d4:	019b      	lsls	r3, r3, #6
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039dc:	085b      	lsrs	r3, r3, #1
 80039de:	3b01      	subs	r3, #1
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e8:	061b      	lsls	r3, r3, #24
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	071b      	lsls	r3, r3, #28
 80039f2:	491b      	ldr	r1, [pc, #108]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f8:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_RCC_OscConfig+0x4b4>)
 80039fa:	2201      	movs	r2, #1
 80039fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fe:	f7fe fca1 	bl	8002344 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a06:	f7fe fc9d 	bl	8002344 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b02      	cmp	r3, #2
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e064      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a18:	4b11      	ldr	r3, [pc, #68]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0f0      	beq.n	8003a06 <HAL_RCC_OscConfig+0x452>
 8003a24:	e05c      	b.n	8003ae0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a26:	4b10      	ldr	r3, [pc, #64]	; (8003a68 <HAL_RCC_OscConfig+0x4b4>)
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2c:	f7fe fc8a 	bl	8002344 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a34:	f7fe fc86 	bl	8002344 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e04d      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a46:	4b06      	ldr	r3, [pc, #24]	; (8003a60 <HAL_RCC_OscConfig+0x4ac>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f0      	bne.n	8003a34 <HAL_RCC_OscConfig+0x480>
 8003a52:	e045      	b.n	8003ae0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d107      	bne.n	8003a6c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e040      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40007000 	.word	0x40007000
 8003a68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a6c:	4b1f      	ldr	r3, [pc, #124]	; (8003aec <HAL_RCC_OscConfig+0x538>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d030      	beq.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d129      	bne.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d122      	bne.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003aa2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d119      	bne.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	085b      	lsrs	r3, r3, #1
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d10f      	bne.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d107      	bne.n	8003adc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40023800 	.word	0x40023800

08003af0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e066      	b.n	8003bd4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	7f5b      	ldrb	r3, [r3, #29]
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d105      	bne.n	8003b1c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7fc ffdc 	bl	8000ad4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	22ca      	movs	r2, #202	; 0xca
 8003b28:	625a      	str	r2, [r3, #36]	; 0x24
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2253      	movs	r2, #83	; 0x53
 8003b30:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fa45 	bl	8003fc2 <RTC_EnterInitMode>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d12c      	bne.n	8003b9c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6812      	ldr	r2, [r2, #0]
 8003b4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003b50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b54:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6899      	ldr	r1, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	68d2      	ldr	r2, [r2, #12]
 8003b7c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6919      	ldr	r1, [r3, #16]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	041a      	lsls	r2, r3, #16
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fa4c 	bl	8004030 <RTC_ExitInitMode>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003b9c:	7bfb      	ldrb	r3, [r7, #15]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d113      	bne.n	8003bca <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bb0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699a      	ldr	r2, [r3, #24]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	22ff      	movs	r2, #255	; 0xff
 8003bd0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003bdc:	b590      	push	{r4, r7, lr}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	7f1b      	ldrb	r3, [r3, #28]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_RTC_SetTime+0x1c>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e087      	b.n	8003d08 <HAL_RTC_SetTime+0x12c>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2202      	movs	r2, #2
 8003c02:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d126      	bne.n	8003c58 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d102      	bne.n	8003c1e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f000 fa29 	bl	800407a <RTC_ByteToBcd2>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	785b      	ldrb	r3, [r3, #1]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f000 fa22 	bl	800407a <RTC_ByteToBcd2>
 8003c36:	4603      	mov	r3, r0
 8003c38:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c3a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	789b      	ldrb	r3, [r3, #2]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f000 fa1a 	bl	800407a <RTC_ByteToBcd2>
 8003c46:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c48:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	78db      	ldrb	r3, [r3, #3]
 8003c50:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003c52:	4313      	orrs	r3, r2
 8003c54:	617b      	str	r3, [r7, #20]
 8003c56:	e018      	b.n	8003c8a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	785b      	ldrb	r3, [r3, #1]
 8003c76:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003c78:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003c7e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	78db      	ldrb	r3, [r3, #3]
 8003c84:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	22ca      	movs	r2, #202	; 0xca
 8003c90:	625a      	str	r2, [r3, #36]	; 0x24
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2253      	movs	r2, #83	; 0x53
 8003c98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f991 	bl	8003fc2 <RTC_EnterInitMode>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003ca4:	7cfb      	ldrb	r3, [r7, #19]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d120      	bne.n	8003cec <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003cb4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003cb8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cc8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6899      	ldr	r1, [r3, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	691b      	ldr	r3, [r3, #16]
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f9a4 	bl	8004030 <RTC_ExitInitMode>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003cec:	7cfb      	ldrb	r3, [r7, #19]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	22ff      	movs	r2, #255	; 0xff
 8003cfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	771a      	strb	r2, [r3, #28]

  return status;
 8003d06:	7cfb      	ldrb	r3, [r7, #19]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd90      	pop	{r4, r7, pc}

08003d10 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003d42:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003d46:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	0c1b      	lsrs	r3, r3, #16
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	0a1b      	lsrs	r3, r3, #8
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	0d9b      	lsrs	r3, r3, #22
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	b2da      	uxtb	r2, r3
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d11a      	bne.n	8003dc2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 f98f 	bl	80040b4 <RTC_Bcd2ToByte>
 8003d96:	4603      	mov	r3, r0
 8003d98:	461a      	mov	r2, r3
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	785b      	ldrb	r3, [r3, #1]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 f986 	bl	80040b4 <RTC_Bcd2ToByte>
 8003da8:	4603      	mov	r3, r0
 8003daa:	461a      	mov	r2, r3
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	789b      	ldrb	r3, [r3, #2]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f000 f97d 	bl	80040b4 <RTC_Bcd2ToByte>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003dcc:	b590      	push	{r4, r7, lr}
 8003dce:	b087      	sub	sp, #28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	7f1b      	ldrb	r3, [r3, #28]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d101      	bne.n	8003de8 <HAL_RTC_SetDate+0x1c>
 8003de4:	2302      	movs	r3, #2
 8003de6:	e071      	b.n	8003ecc <HAL_RTC_SetDate+0x100>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2201      	movs	r2, #1
 8003dec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2202      	movs	r2, #2
 8003df2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10e      	bne.n	8003e18 <HAL_RTC_SetDate+0x4c>
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	785b      	ldrb	r3, [r3, #1]
 8003dfe:	f003 0310 	and.w	r3, r3, #16
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d008      	beq.n	8003e18 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	785b      	ldrb	r3, [r3, #1]
 8003e0a:	f023 0310 	bic.w	r3, r3, #16
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	330a      	adds	r3, #10
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d11c      	bne.n	8003e58 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	78db      	ldrb	r3, [r3, #3]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 f929 	bl	800407a <RTC_ByteToBcd2>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	785b      	ldrb	r3, [r3, #1]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 f922 	bl	800407a <RTC_ByteToBcd2>
 8003e36:	4603      	mov	r3, r0
 8003e38:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e3a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	789b      	ldrb	r3, [r3, #2]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f91a 	bl	800407a <RTC_ByteToBcd2>
 8003e46:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003e48:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e52:	4313      	orrs	r3, r2
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	e00e      	b.n	8003e76 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	78db      	ldrb	r3, [r3, #3]
 8003e5c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	785b      	ldrb	r3, [r3, #1]
 8003e62:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003e64:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003e6a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003e72:	4313      	orrs	r3, r2
 8003e74:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	22ca      	movs	r2, #202	; 0xca
 8003e7c:	625a      	str	r2, [r3, #36]	; 0x24
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2253      	movs	r2, #83	; 0x53
 8003e84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f89b 	bl	8003fc2 <RTC_EnterInitMode>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003e90:	7cfb      	ldrb	r3, [r7, #19]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10c      	bne.n	8003eb0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003ea0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ea4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f8c2 	bl	8004030 <RTC_ExitInitMode>
 8003eac:	4603      	mov	r3, r0
 8003eae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003eb0:	7cfb      	ldrb	r3, [r7, #19]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	22ff      	movs	r2, #255	; 0xff
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	771a      	strb	r2, [r3, #28]

  return status;
 8003eca:	7cfb      	ldrb	r3, [r7, #19]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	371c      	adds	r7, #28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd90      	pop	{r4, r7, pc}

08003ed4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003eee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ef2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	0c1b      	lsrs	r3, r3, #16
 8003ef8:	b2da      	uxtb	r2, r3
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	0a1b      	lsrs	r3, r3, #8
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	f003 031f 	and.w	r3, r3, #31
 8003f08:	b2da      	uxtb	r2, r3
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	0b5b      	lsrs	r3, r3, #13
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d11a      	bne.n	8003f68 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	78db      	ldrb	r3, [r3, #3]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 f8bc 	bl	80040b4 <RTC_Bcd2ToByte>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	461a      	mov	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	785b      	ldrb	r3, [r3, #1]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 f8b3 	bl	80040b4 <RTC_Bcd2ToByte>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	461a      	mov	r2, r3
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	789b      	ldrb	r3, [r3, #2]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 f8aa 	bl	80040b4 <RTC_Bcd2ToByte>
 8003f60:	4603      	mov	r3, r0
 8003f62:	461a      	mov	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b084      	sub	sp, #16
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f8c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f8e:	f7fe f9d9 	bl	8002344 <HAL_GetTick>
 8003f92:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003f94:	e009      	b.n	8003faa <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003f96:	f7fe f9d5 	bl	8002344 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fa4:	d901      	bls.n	8003faa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e007      	b.n	8003fba <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0ee      	beq.n	8003f96 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d122      	bne.n	8004026 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003fee:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ff0:	f7fe f9a8 	bl	8002344 <HAL_GetTick>
 8003ff4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003ff6:	e00c      	b.n	8004012 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003ff8:	f7fe f9a4 	bl	8002344 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004006:	d904      	bls.n	8004012 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2204      	movs	r2, #4
 800400c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401c:	2b00      	cmp	r3, #0
 800401e:	d102      	bne.n	8004026 <RTC_EnterInitMode+0x64>
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d1e8      	bne.n	8003ff8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004038:	2300      	movs	r3, #0
 800403a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800404a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 0320 	and.w	r3, r3, #32
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10a      	bne.n	8004070 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff ff89 	bl	8003f72 <HAL_RTC_WaitForSynchro>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d004      	beq.n	8004070 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2204      	movs	r2, #4
 800406a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004070:	7bfb      	ldrb	r3, [r7, #15]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800407a:	b480      	push	{r7}
 800407c:	b085      	sub	sp, #20
 800407e:	af00      	add	r7, sp, #0
 8004080:	4603      	mov	r3, r0
 8004082:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004088:	e005      	b.n	8004096 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	3301      	adds	r3, #1
 800408e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8004090:	79fb      	ldrb	r3, [r7, #7]
 8004092:	3b0a      	subs	r3, #10
 8004094:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004096:	79fb      	ldrb	r3, [r7, #7]
 8004098:	2b09      	cmp	r3, #9
 800409a:	d8f6      	bhi.n	800408a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	79fb      	ldrb	r3, [r7, #7]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	b2db      	uxtb	r3, r3
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b085      	sub	sp, #20
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	4603      	mov	r3, r0
 80040bc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	0092      	lsls	r2, r2, #2
 80040cc:	4413      	add	r3, r2
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	f003 030f 	and.w	r3, r3, #15
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	4413      	add	r3, r2
 80040de:	b2db      	uxtb	r3, r3
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e07b      	b.n	80041f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004102:	2b00      	cmp	r3, #0
 8004104:	d108      	bne.n	8004118 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800410e:	d009      	beq.n	8004124 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	61da      	str	r2, [r3, #28]
 8004116:	e005      	b.n	8004124 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fc fd28 	bl	8000b94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800415a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800419e:	431a      	orrs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a8:	ea42 0103 	orr.w	r1, r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	0c1b      	lsrs	r3, r3, #16
 80041c2:	f003 0104 	and.w	r1, r3, #4
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	f003 0210 	and.w	r2, r3, #16
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	69da      	ldr	r2, [r3, #28]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b088      	sub	sp, #32
 8004202:	af00      	add	r7, sp, #0
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	603b      	str	r3, [r7, #0]
 800420a:	4613      	mov	r3, r2
 800420c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_SPI_Transmit+0x22>
 800421c:	2302      	movs	r3, #2
 800421e:	e126      	b.n	800446e <HAL_SPI_Transmit+0x270>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004228:	f7fe f88c 	bl	8002344 <HAL_GetTick>
 800422c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800422e:	88fb      	ldrh	r3, [r7, #6]
 8004230:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b01      	cmp	r3, #1
 800423c:	d002      	beq.n	8004244 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800423e:	2302      	movs	r3, #2
 8004240:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004242:	e10b      	b.n	800445c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_SPI_Transmit+0x52>
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d102      	bne.n	8004256 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004254:	e102      	b.n	800445c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2203      	movs	r2, #3
 800425a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2200      	movs	r2, #0
 8004262:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	88fa      	ldrh	r2, [r7, #6]
 800426e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	88fa      	ldrh	r2, [r7, #6]
 8004274:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800429c:	d10f      	bne.n	80042be <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c8:	2b40      	cmp	r3, #64	; 0x40
 80042ca:	d007      	beq.n	80042dc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042e4:	d14b      	bne.n	800437e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <HAL_SPI_Transmit+0xf6>
 80042ee:	8afb      	ldrh	r3, [r7, #22]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d13e      	bne.n	8004372 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f8:	881a      	ldrh	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004304:	1c9a      	adds	r2, r3, #2
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800430e:	b29b      	uxth	r3, r3
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004318:	e02b      	b.n	8004372 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b02      	cmp	r3, #2
 8004326:	d112      	bne.n	800434e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432c:	881a      	ldrh	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	1c9a      	adds	r2, r3, #2
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004342:	b29b      	uxth	r3, r3
 8004344:	3b01      	subs	r3, #1
 8004346:	b29a      	uxth	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	86da      	strh	r2, [r3, #54]	; 0x36
 800434c:	e011      	b.n	8004372 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800434e:	f7fd fff9 	bl	8002344 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d803      	bhi.n	8004366 <HAL_SPI_Transmit+0x168>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d102      	bne.n	800436c <HAL_SPI_Transmit+0x16e>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d102      	bne.n	8004372 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004370:	e074      	b.n	800445c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1ce      	bne.n	800431a <HAL_SPI_Transmit+0x11c>
 800437c:	e04c      	b.n	8004418 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d002      	beq.n	800438c <HAL_SPI_Transmit+0x18e>
 8004386:	8afb      	ldrh	r3, [r7, #22]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d140      	bne.n	800440e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	330c      	adds	r3, #12
 8004396:	7812      	ldrb	r2, [r2, #0]
 8004398:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	1c5a      	adds	r2, r3, #1
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	3b01      	subs	r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80043b2:	e02c      	b.n	800440e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d113      	bne.n	80043ea <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	330c      	adds	r3, #12
 80043cc:	7812      	ldrb	r2, [r2, #0]
 80043ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043de:	b29b      	uxth	r3, r3
 80043e0:	3b01      	subs	r3, #1
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	86da      	strh	r2, [r3, #54]	; 0x36
 80043e8:	e011      	b.n	800440e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043ea:	f7fd ffab 	bl	8002344 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d803      	bhi.n	8004402 <HAL_SPI_Transmit+0x204>
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d102      	bne.n	8004408 <HAL_SPI_Transmit+0x20a>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d102      	bne.n	800440e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800440c:	e026      	b.n	800445c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1cd      	bne.n	80043b4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	6839      	ldr	r1, [r7, #0]
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f8b3 	bl	8004588 <SPI_EndRxTxTransaction>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10a      	bne.n	800444c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004436:	2300      	movs	r3, #0
 8004438:	613b      	str	r3, [r7, #16]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	77fb      	strb	r3, [r7, #31]
 8004458:	e000      	b.n	800445c <HAL_SPI_Transmit+0x25e>
  }

error:
 800445a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800446c:	7ffb      	ldrb	r3, [r7, #31]
}
 800446e:	4618      	mov	r0, r3
 8004470:	3720      	adds	r7, #32
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
	...

08004478 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	4613      	mov	r3, r2
 8004486:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004488:	f7fd ff5c 	bl	8002344 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004490:	1a9b      	subs	r3, r3, r2
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	4413      	add	r3, r2
 8004496:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004498:	f7fd ff54 	bl	8002344 <HAL_GetTick>
 800449c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800449e:	4b39      	ldr	r3, [pc, #228]	; (8004584 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	015b      	lsls	r3, r3, #5
 80044a4:	0d1b      	lsrs	r3, r3, #20
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	fb02 f303 	mul.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ae:	e054      	b.n	800455a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b6:	d050      	beq.n	800455a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044b8:	f7fd ff44 	bl	8002344 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	69fa      	ldr	r2, [r7, #28]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d902      	bls.n	80044ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d13d      	bne.n	800454a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044e6:	d111      	bne.n	800450c <SPI_WaitFlagStateUntilTimeout+0x94>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044f0:	d004      	beq.n	80044fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044fa:	d107      	bne.n	800450c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800450a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004510:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004514:	d10f      	bne.n	8004536 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004534:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e017      	b.n	800457a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	3b01      	subs	r3, #1
 8004558:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	4013      	ands	r3, r2
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	429a      	cmp	r2, r3
 8004568:	bf0c      	ite	eq
 800456a:	2301      	moveq	r3, #1
 800456c:	2300      	movne	r3, #0
 800456e:	b2db      	uxtb	r3, r3
 8004570:	461a      	mov	r2, r3
 8004572:	79fb      	ldrb	r3, [r7, #7]
 8004574:	429a      	cmp	r2, r3
 8004576:	d19b      	bne.n	80044b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3720      	adds	r7, #32
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000000 	.word	0x20000000

08004588 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b088      	sub	sp, #32
 800458c:	af02      	add	r7, sp, #8
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004594:	4b1b      	ldr	r3, [pc, #108]	; (8004604 <SPI_EndRxTxTransaction+0x7c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a1b      	ldr	r2, [pc, #108]	; (8004608 <SPI_EndRxTxTransaction+0x80>)
 800459a:	fba2 2303 	umull	r2, r3, r2, r3
 800459e:	0d5b      	lsrs	r3, r3, #21
 80045a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045a4:	fb02 f303 	mul.w	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045b2:	d112      	bne.n	80045da <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2200      	movs	r2, #0
 80045bc:	2180      	movs	r1, #128	; 0x80
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f7ff ff5a 	bl	8004478 <SPI_WaitFlagStateUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d016      	beq.n	80045f8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ce:	f043 0220 	orr.w	r2, r3, #32
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e00f      	b.n	80045fa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00a      	beq.n	80045f6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f0:	2b80      	cmp	r3, #128	; 0x80
 80045f2:	d0f2      	beq.n	80045da <SPI_EndRxTxTransaction+0x52>
 80045f4:	e000      	b.n	80045f8 <SPI_EndRxTxTransaction+0x70>
        break;
 80045f6:	bf00      	nop
  }

  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	20000000 	.word	0x20000000
 8004608:	165e9f81 	.word	0x165e9f81

0800460c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e041      	b.n	80046a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d106      	bne.n	8004638 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f7fc fc58 	bl	8000ee8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3304      	adds	r3, #4
 8004648:	4619      	mov	r1, r3
 800464a:	4610      	mov	r0, r2
 800464c:	f000 f9b8 	bl	80049c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046a0:	2300      	movs	r3, #0
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3708      	adds	r7, #8
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d109      	bne.n	80046d0 <HAL_TIM_PWM_Start+0x24>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	bf14      	ite	ne
 80046c8:	2301      	movne	r3, #1
 80046ca:	2300      	moveq	r3, #0
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	e022      	b.n	8004716 <HAL_TIM_PWM_Start+0x6a>
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2b04      	cmp	r3, #4
 80046d4:	d109      	bne.n	80046ea <HAL_TIM_PWM_Start+0x3e>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b01      	cmp	r3, #1
 80046e0:	bf14      	ite	ne
 80046e2:	2301      	movne	r3, #1
 80046e4:	2300      	moveq	r3, #0
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	e015      	b.n	8004716 <HAL_TIM_PWM_Start+0x6a>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d109      	bne.n	8004704 <HAL_TIM_PWM_Start+0x58>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	bf14      	ite	ne
 80046fc:	2301      	movne	r3, #1
 80046fe:	2300      	moveq	r3, #0
 8004700:	b2db      	uxtb	r3, r3
 8004702:	e008      	b.n	8004716 <HAL_TIM_PWM_Start+0x6a>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	bf14      	ite	ne
 8004710:	2301      	movne	r3, #1
 8004712:	2300      	moveq	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e07c      	b.n	8004818 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d104      	bne.n	800472e <HAL_TIM_PWM_Start+0x82>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800472c:	e013      	b.n	8004756 <HAL_TIM_PWM_Start+0xaa>
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2b04      	cmp	r3, #4
 8004732:	d104      	bne.n	800473e <HAL_TIM_PWM_Start+0x92>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2202      	movs	r2, #2
 8004738:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800473c:	e00b      	b.n	8004756 <HAL_TIM_PWM_Start+0xaa>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b08      	cmp	r3, #8
 8004742:	d104      	bne.n	800474e <HAL_TIM_PWM_Start+0xa2>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800474c:	e003      	b.n	8004756 <HAL_TIM_PWM_Start+0xaa>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2202      	movs	r2, #2
 8004752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2201      	movs	r2, #1
 800475c:	6839      	ldr	r1, [r7, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f000 fb7e 	bl	8004e60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a2d      	ldr	r2, [pc, #180]	; (8004820 <HAL_TIM_PWM_Start+0x174>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d004      	beq.n	8004778 <HAL_TIM_PWM_Start+0xcc>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a2c      	ldr	r2, [pc, #176]	; (8004824 <HAL_TIM_PWM_Start+0x178>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d101      	bne.n	800477c <HAL_TIM_PWM_Start+0xd0>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <HAL_TIM_PWM_Start+0xd2>
 800477c:	2300      	movs	r3, #0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d007      	beq.n	8004792 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004790:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a22      	ldr	r2, [pc, #136]	; (8004820 <HAL_TIM_PWM_Start+0x174>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d022      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a4:	d01d      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a1f      	ldr	r2, [pc, #124]	; (8004828 <HAL_TIM_PWM_Start+0x17c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d018      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1d      	ldr	r2, [pc, #116]	; (800482c <HAL_TIM_PWM_Start+0x180>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d013      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1c      	ldr	r2, [pc, #112]	; (8004830 <HAL_TIM_PWM_Start+0x184>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d00e      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a16      	ldr	r2, [pc, #88]	; (8004824 <HAL_TIM_PWM_Start+0x178>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d009      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a18      	ldr	r2, [pc, #96]	; (8004834 <HAL_TIM_PWM_Start+0x188>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d004      	beq.n	80047e2 <HAL_TIM_PWM_Start+0x136>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a16      	ldr	r2, [pc, #88]	; (8004838 <HAL_TIM_PWM_Start+0x18c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d111      	bne.n	8004806 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2b06      	cmp	r3, #6
 80047f2:	d010      	beq.n	8004816 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0201 	orr.w	r2, r2, #1
 8004802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004804:	e007      	b.n	8004816 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0201 	orr.w	r2, r2, #1
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40010000 	.word	0x40010000
 8004824:	40010400 	.word	0x40010400
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40000c00 	.word	0x40000c00
 8004834:	40014000 	.word	0x40014000
 8004838:	40001800 	.word	0x40001800

0800483c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b086      	sub	sp, #24
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004848:	2300      	movs	r3, #0
 800484a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004856:	2302      	movs	r3, #2
 8004858:	e0ae      	b.n	80049b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2b0c      	cmp	r3, #12
 8004866:	f200 809f 	bhi.w	80049a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800486a:	a201      	add	r2, pc, #4	; (adr r2, 8004870 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800486c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004870:	080048a5 	.word	0x080048a5
 8004874:	080049a9 	.word	0x080049a9
 8004878:	080049a9 	.word	0x080049a9
 800487c:	080049a9 	.word	0x080049a9
 8004880:	080048e5 	.word	0x080048e5
 8004884:	080049a9 	.word	0x080049a9
 8004888:	080049a9 	.word	0x080049a9
 800488c:	080049a9 	.word	0x080049a9
 8004890:	08004927 	.word	0x08004927
 8004894:	080049a9 	.word	0x080049a9
 8004898:	080049a9 	.word	0x080049a9
 800489c:	080049a9 	.word	0x080049a9
 80048a0:	08004967 	.word	0x08004967
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68b9      	ldr	r1, [r7, #8]
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 f928 	bl	8004b00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699a      	ldr	r2, [r3, #24]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0208 	orr.w	r2, r2, #8
 80048be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0204 	bic.w	r2, r2, #4
 80048ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6999      	ldr	r1, [r3, #24]
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	691a      	ldr	r2, [r3, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	619a      	str	r2, [r3, #24]
      break;
 80048e2:	e064      	b.n	80049ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68b9      	ldr	r1, [r7, #8]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 f978 	bl	8004be0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800490e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6999      	ldr	r1, [r3, #24]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	021a      	lsls	r2, r3, #8
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	619a      	str	r2, [r3, #24]
      break;
 8004924:	e043      	b.n	80049ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68b9      	ldr	r1, [r7, #8]
 800492c:	4618      	mov	r0, r3
 800492e:	f000 f9cd 	bl	8004ccc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	69da      	ldr	r2, [r3, #28]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0208 	orr.w	r2, r2, #8
 8004940:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69da      	ldr	r2, [r3, #28]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0204 	bic.w	r2, r2, #4
 8004950:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69d9      	ldr	r1, [r3, #28]
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	61da      	str	r2, [r3, #28]
      break;
 8004964:	e023      	b.n	80049ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68b9      	ldr	r1, [r7, #8]
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fa21 	bl	8004db4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69da      	ldr	r2, [r3, #28]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69d9      	ldr	r1, [r3, #28]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	021a      	lsls	r2, r3, #8
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	430a      	orrs	r2, r1
 80049a4:	61da      	str	r2, [r3, #28]
      break;
 80049a6:	e002      	b.n	80049ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	75fb      	strb	r3, [r7, #23]
      break;
 80049ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3718      	adds	r7, #24
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a40      	ldr	r2, [pc, #256]	; (8004ad4 <TIM_Base_SetConfig+0x114>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d013      	beq.n	8004a00 <TIM_Base_SetConfig+0x40>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049de:	d00f      	beq.n	8004a00 <TIM_Base_SetConfig+0x40>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a3d      	ldr	r2, [pc, #244]	; (8004ad8 <TIM_Base_SetConfig+0x118>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d00b      	beq.n	8004a00 <TIM_Base_SetConfig+0x40>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a3c      	ldr	r2, [pc, #240]	; (8004adc <TIM_Base_SetConfig+0x11c>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d007      	beq.n	8004a00 <TIM_Base_SetConfig+0x40>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a3b      	ldr	r2, [pc, #236]	; (8004ae0 <TIM_Base_SetConfig+0x120>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d003      	beq.n	8004a00 <TIM_Base_SetConfig+0x40>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a3a      	ldr	r2, [pc, #232]	; (8004ae4 <TIM_Base_SetConfig+0x124>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d108      	bne.n	8004a12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a2f      	ldr	r2, [pc, #188]	; (8004ad4 <TIM_Base_SetConfig+0x114>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d02b      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a20:	d027      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a2c      	ldr	r2, [pc, #176]	; (8004ad8 <TIM_Base_SetConfig+0x118>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d023      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a2b      	ldr	r2, [pc, #172]	; (8004adc <TIM_Base_SetConfig+0x11c>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d01f      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a2a      	ldr	r2, [pc, #168]	; (8004ae0 <TIM_Base_SetConfig+0x120>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d01b      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a29      	ldr	r2, [pc, #164]	; (8004ae4 <TIM_Base_SetConfig+0x124>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d017      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a28      	ldr	r2, [pc, #160]	; (8004ae8 <TIM_Base_SetConfig+0x128>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d013      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a27      	ldr	r2, [pc, #156]	; (8004aec <TIM_Base_SetConfig+0x12c>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d00f      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a26      	ldr	r2, [pc, #152]	; (8004af0 <TIM_Base_SetConfig+0x130>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d00b      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a25      	ldr	r2, [pc, #148]	; (8004af4 <TIM_Base_SetConfig+0x134>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d007      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a24      	ldr	r2, [pc, #144]	; (8004af8 <TIM_Base_SetConfig+0x138>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_Base_SetConfig+0xb2>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a23      	ldr	r2, [pc, #140]	; (8004afc <TIM_Base_SetConfig+0x13c>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d108      	bne.n	8004a84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a0a      	ldr	r2, [pc, #40]	; (8004ad4 <TIM_Base_SetConfig+0x114>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d003      	beq.n	8004ab8 <TIM_Base_SetConfig+0xf8>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a0c      	ldr	r2, [pc, #48]	; (8004ae4 <TIM_Base_SetConfig+0x124>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d103      	bne.n	8004ac0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	615a      	str	r2, [r3, #20]
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40010000 	.word	0x40010000
 8004ad8:	40000400 	.word	0x40000400
 8004adc:	40000800 	.word	0x40000800
 8004ae0:	40000c00 	.word	0x40000c00
 8004ae4:	40010400 	.word	0x40010400
 8004ae8:	40014000 	.word	0x40014000
 8004aec:	40014400 	.word	0x40014400
 8004af0:	40014800 	.word	0x40014800
 8004af4:	40001800 	.word	0x40001800
 8004af8:	40001c00 	.word	0x40001c00
 8004afc:	40002000 	.word	0x40002000

08004b00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	f023 0201 	bic.w	r2, r3, #1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0303 	bic.w	r3, r3, #3
 8004b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f023 0302 	bic.w	r3, r3, #2
 8004b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a20      	ldr	r2, [pc, #128]	; (8004bd8 <TIM_OC1_SetConfig+0xd8>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d003      	beq.n	8004b64 <TIM_OC1_SetConfig+0x64>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a1f      	ldr	r2, [pc, #124]	; (8004bdc <TIM_OC1_SetConfig+0xdc>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d10c      	bne.n	8004b7e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f023 0308 	bic.w	r3, r3, #8
 8004b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f023 0304 	bic.w	r3, r3, #4
 8004b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a15      	ldr	r2, [pc, #84]	; (8004bd8 <TIM_OC1_SetConfig+0xd8>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d003      	beq.n	8004b8e <TIM_OC1_SetConfig+0x8e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a14      	ldr	r2, [pc, #80]	; (8004bdc <TIM_OC1_SetConfig+0xdc>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d111      	bne.n	8004bb2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	621a      	str	r2, [r3, #32]
}
 8004bcc:	bf00      	nop
 8004bce:	371c      	adds	r7, #28
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	40010000 	.word	0x40010000
 8004bdc:	40010400 	.word	0x40010400

08004be0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f023 0210 	bic.w	r2, r3, #16
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	021b      	lsls	r3, r3, #8
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f023 0320 	bic.w	r3, r3, #32
 8004c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a22      	ldr	r2, [pc, #136]	; (8004cc4 <TIM_OC2_SetConfig+0xe4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_OC2_SetConfig+0x68>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a21      	ldr	r2, [pc, #132]	; (8004cc8 <TIM_OC2_SetConfig+0xe8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d10d      	bne.n	8004c64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a17      	ldr	r2, [pc, #92]	; (8004cc4 <TIM_OC2_SetConfig+0xe4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_OC2_SetConfig+0x94>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a16      	ldr	r2, [pc, #88]	; (8004cc8 <TIM_OC2_SetConfig+0xe8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d113      	bne.n	8004c9c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	621a      	str	r2, [r3, #32]
}
 8004cb6:	bf00      	nop
 8004cb8:	371c      	adds	r7, #28
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	40010000 	.word	0x40010000
 8004cc8:	40010400 	.word	0x40010400

08004ccc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f023 0303 	bic.w	r3, r3, #3
 8004d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	021b      	lsls	r3, r3, #8
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a21      	ldr	r2, [pc, #132]	; (8004dac <TIM_OC3_SetConfig+0xe0>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d003      	beq.n	8004d32 <TIM_OC3_SetConfig+0x66>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a20      	ldr	r2, [pc, #128]	; (8004db0 <TIM_OC3_SetConfig+0xe4>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d10d      	bne.n	8004d4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	021b      	lsls	r3, r3, #8
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a16      	ldr	r2, [pc, #88]	; (8004dac <TIM_OC3_SetConfig+0xe0>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d003      	beq.n	8004d5e <TIM_OC3_SetConfig+0x92>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a15      	ldr	r2, [pc, #84]	; (8004db0 <TIM_OC3_SetConfig+0xe4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d113      	bne.n	8004d86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	011b      	lsls	r3, r3, #4
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	621a      	str	r2, [r3, #32]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40010000 	.word	0x40010000
 8004db0:	40010400 	.word	0x40010400

08004db4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	021b      	lsls	r3, r3, #8
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	031b      	lsls	r3, r3, #12
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a12      	ldr	r2, [pc, #72]	; (8004e58 <TIM_OC4_SetConfig+0xa4>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d003      	beq.n	8004e1c <TIM_OC4_SetConfig+0x68>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a11      	ldr	r2, [pc, #68]	; (8004e5c <TIM_OC4_SetConfig+0xa8>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d109      	bne.n	8004e30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	695b      	ldr	r3, [r3, #20]
 8004e28:	019b      	lsls	r3, r3, #6
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	621a      	str	r2, [r3, #32]
}
 8004e4a:	bf00      	nop
 8004e4c:	371c      	adds	r7, #28
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40010000 	.word	0x40010000
 8004e5c:	40010400 	.word	0x40010400

08004e60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b087      	sub	sp, #28
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f003 031f 	and.w	r3, r3, #31
 8004e72:	2201      	movs	r2, #1
 8004e74:	fa02 f303 	lsl.w	r3, r2, r3
 8004e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a1a      	ldr	r2, [r3, #32]
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	43db      	mvns	r3, r3
 8004e82:	401a      	ands	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a1a      	ldr	r2, [r3, #32]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 031f 	and.w	r3, r3, #31
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	fa01 f303 	lsl.w	r3, r1, r3
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	621a      	str	r2, [r3, #32]
}
 8004e9e:	bf00      	nop
 8004ea0:	371c      	adds	r7, #28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
	...

08004eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d101      	bne.n	8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ec0:	2302      	movs	r3, #2
 8004ec2:	e05a      	b.n	8004f7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a21      	ldr	r2, [pc, #132]	; (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d022      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f10:	d01d      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a1d      	ldr	r2, [pc, #116]	; (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d018      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a1b      	ldr	r2, [pc, #108]	; (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d013      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	; (8004f94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00e      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a18      	ldr	r2, [pc, #96]	; (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d009      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a17      	ldr	r2, [pc, #92]	; (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d004      	beq.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d10c      	bne.n	8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	40010000 	.word	0x40010000
 8004f8c:	40000400 	.word	0x40000400
 8004f90:	40000800 	.word	0x40000800
 8004f94:	40000c00 	.word	0x40000c00
 8004f98:	40010400 	.word	0x40010400
 8004f9c:	40014000 	.word	0x40014000
 8004fa0:	40001800 	.word	0x40001800

08004fa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e03f      	b.n	8005036 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fc f812 	bl	8000ff4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2224      	movs	r2, #36	; 0x24
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fe6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f929 	bl	8005240 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ffc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	695a      	ldr	r2, [r3, #20]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800500c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800501c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2220      	movs	r2, #32
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b08a      	sub	sp, #40	; 0x28
 8005042:	af02      	add	r7, sp, #8
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	603b      	str	r3, [r7, #0]
 800504a:	4613      	mov	r3, r2
 800504c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b20      	cmp	r3, #32
 800505c:	d17c      	bne.n	8005158 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d002      	beq.n	800506a <HAL_UART_Transmit+0x2c>
 8005064:	88fb      	ldrh	r3, [r7, #6]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d101      	bne.n	800506e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e075      	b.n	800515a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_UART_Transmit+0x3e>
 8005078:	2302      	movs	r3, #2
 800507a:	e06e      	b.n	800515a <HAL_UART_Transmit+0x11c>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2221      	movs	r2, #33	; 0x21
 800508e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005092:	f7fd f957 	bl	8002344 <HAL_GetTick>
 8005096:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	88fa      	ldrh	r2, [r7, #6]
 800509c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	88fa      	ldrh	r2, [r7, #6]
 80050a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ac:	d108      	bne.n	80050c0 <HAL_UART_Transmit+0x82>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d104      	bne.n	80050c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80050b6:	2300      	movs	r3, #0
 80050b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	e003      	b.n	80050c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050c4:	2300      	movs	r3, #0
 80050c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80050d0:	e02a      	b.n	8005128 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2200      	movs	r2, #0
 80050da:	2180      	movs	r1, #128	; 0x80
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 f840 	bl	8005162 <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e036      	b.n	800515a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10b      	bne.n	800510a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	881b      	ldrh	r3, [r3, #0]
 80050f6:	461a      	mov	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005100:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	3302      	adds	r3, #2
 8005106:	61bb      	str	r3, [r7, #24]
 8005108:	e007      	b.n	800511a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	781a      	ldrb	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	3301      	adds	r3, #1
 8005118:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1cf      	bne.n	80050d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2200      	movs	r2, #0
 800513a:	2140      	movs	r1, #64	; 0x40
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 f810 	bl	8005162 <UART_WaitOnFlagUntilTimeout>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d001      	beq.n	800514c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e006      	b.n	800515a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005154:	2300      	movs	r3, #0
 8005156:	e000      	b.n	800515a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005158:	2302      	movs	r3, #2
  }
}
 800515a:	4618      	mov	r0, r3
 800515c:	3720      	adds	r7, #32
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b090      	sub	sp, #64	; 0x40
 8005166:	af00      	add	r7, sp, #0
 8005168:	60f8      	str	r0, [r7, #12]
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	603b      	str	r3, [r7, #0]
 800516e:	4613      	mov	r3, r2
 8005170:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005172:	e050      	b.n	8005216 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005174:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517a:	d04c      	beq.n	8005216 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800517c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800517e:	2b00      	cmp	r3, #0
 8005180:	d007      	beq.n	8005192 <UART_WaitOnFlagUntilTimeout+0x30>
 8005182:	f7fd f8df 	bl	8002344 <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800518e:	429a      	cmp	r2, r3
 8005190:	d241      	bcs.n	8005216 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	330c      	adds	r3, #12
 8005198:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800519c:	e853 3f00 	ldrex	r3, [r3]
 80051a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80051a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80051a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80051b2:	637a      	str	r2, [r7, #52]	; 0x34
 80051b4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80051b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051ba:	e841 2300 	strex	r3, r2, [r1]
 80051be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80051c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e5      	bne.n	8005192 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	3314      	adds	r3, #20
 80051cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	e853 3f00 	ldrex	r3, [r3]
 80051d4:	613b      	str	r3, [r7, #16]
   return(result);
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f023 0301 	bic.w	r3, r3, #1
 80051dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3314      	adds	r3, #20
 80051e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051e6:	623a      	str	r2, [r7, #32]
 80051e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	69f9      	ldr	r1, [r7, #28]
 80051ec:	6a3a      	ldr	r2, [r7, #32]
 80051ee:	e841 2300 	strex	r3, r2, [r1]
 80051f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1e5      	bne.n	80051c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2220      	movs	r2, #32
 8005206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e00f      	b.n	8005236 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	4013      	ands	r3, r2
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	429a      	cmp	r2, r3
 8005224:	bf0c      	ite	eq
 8005226:	2301      	moveq	r3, #1
 8005228:	2300      	movne	r3, #0
 800522a:	b2db      	uxtb	r3, r3
 800522c:	461a      	mov	r2, r3
 800522e:	79fb      	ldrb	r3, [r7, #7]
 8005230:	429a      	cmp	r2, r3
 8005232:	d09f      	beq.n	8005174 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3740      	adds	r7, #64	; 0x40
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005244:	b0c0      	sub	sp, #256	; 0x100
 8005246:	af00      	add	r7, sp, #0
 8005248:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800524c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800525c:	68d9      	ldr	r1, [r3, #12]
 800525e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	ea40 0301 	orr.w	r3, r0, r1
 8005268:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800526a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	431a      	orrs	r2, r3
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	431a      	orrs	r2, r3
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	4313      	orrs	r3, r2
 8005288:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800528c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005298:	f021 010c 	bic.w	r1, r1, #12
 800529c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80052a6:	430b      	orrs	r3, r1
 80052a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80052b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052ba:	6999      	ldr	r1, [r3, #24]
 80052bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	ea40 0301 	orr.w	r3, r0, r1
 80052c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	4b8f      	ldr	r3, [pc, #572]	; (800550c <UART_SetConfig+0x2cc>)
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d005      	beq.n	80052e0 <UART_SetConfig+0xa0>
 80052d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b8d      	ldr	r3, [pc, #564]	; (8005510 <UART_SetConfig+0x2d0>)
 80052dc:	429a      	cmp	r2, r3
 80052de:	d104      	bne.n	80052ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052e0:	f7fd fbfa 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 80052e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80052e8:	e003      	b.n	80052f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052ea:	f7fd fbe1 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 80052ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f6:	69db      	ldr	r3, [r3, #28]
 80052f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052fc:	f040 810c 	bne.w	8005518 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005304:	2200      	movs	r2, #0
 8005306:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800530a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800530e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005312:	4622      	mov	r2, r4
 8005314:	462b      	mov	r3, r5
 8005316:	1891      	adds	r1, r2, r2
 8005318:	65b9      	str	r1, [r7, #88]	; 0x58
 800531a:	415b      	adcs	r3, r3
 800531c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800531e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005322:	4621      	mov	r1, r4
 8005324:	eb12 0801 	adds.w	r8, r2, r1
 8005328:	4629      	mov	r1, r5
 800532a:	eb43 0901 	adc.w	r9, r3, r1
 800532e:	f04f 0200 	mov.w	r2, #0
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800533a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800533e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005342:	4690      	mov	r8, r2
 8005344:	4699      	mov	r9, r3
 8005346:	4623      	mov	r3, r4
 8005348:	eb18 0303 	adds.w	r3, r8, r3
 800534c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005350:	462b      	mov	r3, r5
 8005352:	eb49 0303 	adc.w	r3, r9, r3
 8005356:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800535a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005366:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800536a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800536e:	460b      	mov	r3, r1
 8005370:	18db      	adds	r3, r3, r3
 8005372:	653b      	str	r3, [r7, #80]	; 0x50
 8005374:	4613      	mov	r3, r2
 8005376:	eb42 0303 	adc.w	r3, r2, r3
 800537a:	657b      	str	r3, [r7, #84]	; 0x54
 800537c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005380:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005384:	f7fa ff94 	bl	80002b0 <__aeabi_uldivmod>
 8005388:	4602      	mov	r2, r0
 800538a:	460b      	mov	r3, r1
 800538c:	4b61      	ldr	r3, [pc, #388]	; (8005514 <UART_SetConfig+0x2d4>)
 800538e:	fba3 2302 	umull	r2, r3, r3, r2
 8005392:	095b      	lsrs	r3, r3, #5
 8005394:	011c      	lsls	r4, r3, #4
 8005396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800539a:	2200      	movs	r2, #0
 800539c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80053a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80053a8:	4642      	mov	r2, r8
 80053aa:	464b      	mov	r3, r9
 80053ac:	1891      	adds	r1, r2, r2
 80053ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80053b0:	415b      	adcs	r3, r3
 80053b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80053b8:	4641      	mov	r1, r8
 80053ba:	eb12 0a01 	adds.w	sl, r2, r1
 80053be:	4649      	mov	r1, r9
 80053c0:	eb43 0b01 	adc.w	fp, r3, r1
 80053c4:	f04f 0200 	mov.w	r2, #0
 80053c8:	f04f 0300 	mov.w	r3, #0
 80053cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053d8:	4692      	mov	sl, r2
 80053da:	469b      	mov	fp, r3
 80053dc:	4643      	mov	r3, r8
 80053de:	eb1a 0303 	adds.w	r3, sl, r3
 80053e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80053e6:	464b      	mov	r3, r9
 80053e8:	eb4b 0303 	adc.w	r3, fp, r3
 80053ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80053f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80053fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005400:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005404:	460b      	mov	r3, r1
 8005406:	18db      	adds	r3, r3, r3
 8005408:	643b      	str	r3, [r7, #64]	; 0x40
 800540a:	4613      	mov	r3, r2
 800540c:	eb42 0303 	adc.w	r3, r2, r3
 8005410:	647b      	str	r3, [r7, #68]	; 0x44
 8005412:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005416:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800541a:	f7fa ff49 	bl	80002b0 <__aeabi_uldivmod>
 800541e:	4602      	mov	r2, r0
 8005420:	460b      	mov	r3, r1
 8005422:	4611      	mov	r1, r2
 8005424:	4b3b      	ldr	r3, [pc, #236]	; (8005514 <UART_SetConfig+0x2d4>)
 8005426:	fba3 2301 	umull	r2, r3, r3, r1
 800542a:	095b      	lsrs	r3, r3, #5
 800542c:	2264      	movs	r2, #100	; 0x64
 800542e:	fb02 f303 	mul.w	r3, r2, r3
 8005432:	1acb      	subs	r3, r1, r3
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800543a:	4b36      	ldr	r3, [pc, #216]	; (8005514 <UART_SetConfig+0x2d4>)
 800543c:	fba3 2302 	umull	r2, r3, r3, r2
 8005440:	095b      	lsrs	r3, r3, #5
 8005442:	005b      	lsls	r3, r3, #1
 8005444:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005448:	441c      	add	r4, r3
 800544a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800544e:	2200      	movs	r2, #0
 8005450:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005454:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005458:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800545c:	4642      	mov	r2, r8
 800545e:	464b      	mov	r3, r9
 8005460:	1891      	adds	r1, r2, r2
 8005462:	63b9      	str	r1, [r7, #56]	; 0x38
 8005464:	415b      	adcs	r3, r3
 8005466:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005468:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800546c:	4641      	mov	r1, r8
 800546e:	1851      	adds	r1, r2, r1
 8005470:	6339      	str	r1, [r7, #48]	; 0x30
 8005472:	4649      	mov	r1, r9
 8005474:	414b      	adcs	r3, r1
 8005476:	637b      	str	r3, [r7, #52]	; 0x34
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	f04f 0300 	mov.w	r3, #0
 8005480:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005484:	4659      	mov	r1, fp
 8005486:	00cb      	lsls	r3, r1, #3
 8005488:	4651      	mov	r1, sl
 800548a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800548e:	4651      	mov	r1, sl
 8005490:	00ca      	lsls	r2, r1, #3
 8005492:	4610      	mov	r0, r2
 8005494:	4619      	mov	r1, r3
 8005496:	4603      	mov	r3, r0
 8005498:	4642      	mov	r2, r8
 800549a:	189b      	adds	r3, r3, r2
 800549c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80054a0:	464b      	mov	r3, r9
 80054a2:	460a      	mov	r2, r1
 80054a4:	eb42 0303 	adc.w	r3, r2, r3
 80054a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80054b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80054bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80054c0:	460b      	mov	r3, r1
 80054c2:	18db      	adds	r3, r3, r3
 80054c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80054c6:	4613      	mov	r3, r2
 80054c8:	eb42 0303 	adc.w	r3, r2, r3
 80054cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80054d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80054d6:	f7fa feeb 	bl	80002b0 <__aeabi_uldivmod>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	4b0d      	ldr	r3, [pc, #52]	; (8005514 <UART_SetConfig+0x2d4>)
 80054e0:	fba3 1302 	umull	r1, r3, r3, r2
 80054e4:	095b      	lsrs	r3, r3, #5
 80054e6:	2164      	movs	r1, #100	; 0x64
 80054e8:	fb01 f303 	mul.w	r3, r1, r3
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	00db      	lsls	r3, r3, #3
 80054f0:	3332      	adds	r3, #50	; 0x32
 80054f2:	4a08      	ldr	r2, [pc, #32]	; (8005514 <UART_SetConfig+0x2d4>)
 80054f4:	fba2 2303 	umull	r2, r3, r2, r3
 80054f8:	095b      	lsrs	r3, r3, #5
 80054fa:	f003 0207 	and.w	r2, r3, #7
 80054fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4422      	add	r2, r4
 8005506:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005508:	e105      	b.n	8005716 <UART_SetConfig+0x4d6>
 800550a:	bf00      	nop
 800550c:	40011000 	.word	0x40011000
 8005510:	40011400 	.word	0x40011400
 8005514:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800551c:	2200      	movs	r2, #0
 800551e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005522:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005526:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800552a:	4642      	mov	r2, r8
 800552c:	464b      	mov	r3, r9
 800552e:	1891      	adds	r1, r2, r2
 8005530:	6239      	str	r1, [r7, #32]
 8005532:	415b      	adcs	r3, r3
 8005534:	627b      	str	r3, [r7, #36]	; 0x24
 8005536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800553a:	4641      	mov	r1, r8
 800553c:	1854      	adds	r4, r2, r1
 800553e:	4649      	mov	r1, r9
 8005540:	eb43 0501 	adc.w	r5, r3, r1
 8005544:	f04f 0200 	mov.w	r2, #0
 8005548:	f04f 0300 	mov.w	r3, #0
 800554c:	00eb      	lsls	r3, r5, #3
 800554e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005552:	00e2      	lsls	r2, r4, #3
 8005554:	4614      	mov	r4, r2
 8005556:	461d      	mov	r5, r3
 8005558:	4643      	mov	r3, r8
 800555a:	18e3      	adds	r3, r4, r3
 800555c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005560:	464b      	mov	r3, r9
 8005562:	eb45 0303 	adc.w	r3, r5, r3
 8005566:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800556a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005576:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800557a:	f04f 0200 	mov.w	r2, #0
 800557e:	f04f 0300 	mov.w	r3, #0
 8005582:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005586:	4629      	mov	r1, r5
 8005588:	008b      	lsls	r3, r1, #2
 800558a:	4621      	mov	r1, r4
 800558c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005590:	4621      	mov	r1, r4
 8005592:	008a      	lsls	r2, r1, #2
 8005594:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005598:	f7fa fe8a 	bl	80002b0 <__aeabi_uldivmod>
 800559c:	4602      	mov	r2, r0
 800559e:	460b      	mov	r3, r1
 80055a0:	4b60      	ldr	r3, [pc, #384]	; (8005724 <UART_SetConfig+0x4e4>)
 80055a2:	fba3 2302 	umull	r2, r3, r3, r2
 80055a6:	095b      	lsrs	r3, r3, #5
 80055a8:	011c      	lsls	r4, r3, #4
 80055aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055ae:	2200      	movs	r2, #0
 80055b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80055b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80055b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80055bc:	4642      	mov	r2, r8
 80055be:	464b      	mov	r3, r9
 80055c0:	1891      	adds	r1, r2, r2
 80055c2:	61b9      	str	r1, [r7, #24]
 80055c4:	415b      	adcs	r3, r3
 80055c6:	61fb      	str	r3, [r7, #28]
 80055c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055cc:	4641      	mov	r1, r8
 80055ce:	1851      	adds	r1, r2, r1
 80055d0:	6139      	str	r1, [r7, #16]
 80055d2:	4649      	mov	r1, r9
 80055d4:	414b      	adcs	r3, r1
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	f04f 0200 	mov.w	r2, #0
 80055dc:	f04f 0300 	mov.w	r3, #0
 80055e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055e4:	4659      	mov	r1, fp
 80055e6:	00cb      	lsls	r3, r1, #3
 80055e8:	4651      	mov	r1, sl
 80055ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ee:	4651      	mov	r1, sl
 80055f0:	00ca      	lsls	r2, r1, #3
 80055f2:	4610      	mov	r0, r2
 80055f4:	4619      	mov	r1, r3
 80055f6:	4603      	mov	r3, r0
 80055f8:	4642      	mov	r2, r8
 80055fa:	189b      	adds	r3, r3, r2
 80055fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005600:	464b      	mov	r3, r9
 8005602:	460a      	mov	r2, r1
 8005604:	eb42 0303 	adc.w	r3, r2, r3
 8005608:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800560c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	67bb      	str	r3, [r7, #120]	; 0x78
 8005616:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005618:	f04f 0200 	mov.w	r2, #0
 800561c:	f04f 0300 	mov.w	r3, #0
 8005620:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005624:	4649      	mov	r1, r9
 8005626:	008b      	lsls	r3, r1, #2
 8005628:	4641      	mov	r1, r8
 800562a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800562e:	4641      	mov	r1, r8
 8005630:	008a      	lsls	r2, r1, #2
 8005632:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005636:	f7fa fe3b 	bl	80002b0 <__aeabi_uldivmod>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4b39      	ldr	r3, [pc, #228]	; (8005724 <UART_SetConfig+0x4e4>)
 8005640:	fba3 1302 	umull	r1, r3, r3, r2
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	2164      	movs	r1, #100	; 0x64
 8005648:	fb01 f303 	mul.w	r3, r1, r3
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	3332      	adds	r3, #50	; 0x32
 8005652:	4a34      	ldr	r2, [pc, #208]	; (8005724 <UART_SetConfig+0x4e4>)
 8005654:	fba2 2303 	umull	r2, r3, r2, r3
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800565e:	441c      	add	r4, r3
 8005660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005664:	2200      	movs	r2, #0
 8005666:	673b      	str	r3, [r7, #112]	; 0x70
 8005668:	677a      	str	r2, [r7, #116]	; 0x74
 800566a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800566e:	4642      	mov	r2, r8
 8005670:	464b      	mov	r3, r9
 8005672:	1891      	adds	r1, r2, r2
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	415b      	adcs	r3, r3
 8005678:	60fb      	str	r3, [r7, #12]
 800567a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800567e:	4641      	mov	r1, r8
 8005680:	1851      	adds	r1, r2, r1
 8005682:	6039      	str	r1, [r7, #0]
 8005684:	4649      	mov	r1, r9
 8005686:	414b      	adcs	r3, r1
 8005688:	607b      	str	r3, [r7, #4]
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005696:	4659      	mov	r1, fp
 8005698:	00cb      	lsls	r3, r1, #3
 800569a:	4651      	mov	r1, sl
 800569c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056a0:	4651      	mov	r1, sl
 80056a2:	00ca      	lsls	r2, r1, #3
 80056a4:	4610      	mov	r0, r2
 80056a6:	4619      	mov	r1, r3
 80056a8:	4603      	mov	r3, r0
 80056aa:	4642      	mov	r2, r8
 80056ac:	189b      	adds	r3, r3, r2
 80056ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80056b0:	464b      	mov	r3, r9
 80056b2:	460a      	mov	r2, r1
 80056b4:	eb42 0303 	adc.w	r3, r2, r3
 80056b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	663b      	str	r3, [r7, #96]	; 0x60
 80056c4:	667a      	str	r2, [r7, #100]	; 0x64
 80056c6:	f04f 0200 	mov.w	r2, #0
 80056ca:	f04f 0300 	mov.w	r3, #0
 80056ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80056d2:	4649      	mov	r1, r9
 80056d4:	008b      	lsls	r3, r1, #2
 80056d6:	4641      	mov	r1, r8
 80056d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056dc:	4641      	mov	r1, r8
 80056de:	008a      	lsls	r2, r1, #2
 80056e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80056e4:	f7fa fde4 	bl	80002b0 <__aeabi_uldivmod>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <UART_SetConfig+0x4e4>)
 80056ee:	fba3 1302 	umull	r1, r3, r3, r2
 80056f2:	095b      	lsrs	r3, r3, #5
 80056f4:	2164      	movs	r1, #100	; 0x64
 80056f6:	fb01 f303 	mul.w	r3, r1, r3
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	011b      	lsls	r3, r3, #4
 80056fe:	3332      	adds	r3, #50	; 0x32
 8005700:	4a08      	ldr	r2, [pc, #32]	; (8005724 <UART_SetConfig+0x4e4>)
 8005702:	fba2 2303 	umull	r2, r3, r2, r3
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	f003 020f 	and.w	r2, r3, #15
 800570c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4422      	add	r2, r4
 8005714:	609a      	str	r2, [r3, #8]
}
 8005716:	bf00      	nop
 8005718:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800571c:	46bd      	mov	sp, r7
 800571e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005722:	bf00      	nop
 8005724:	51eb851f 	.word	0x51eb851f

08005728 <__errno>:
 8005728:	4b01      	ldr	r3, [pc, #4]	; (8005730 <__errno+0x8>)
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	20000014 	.word	0x20000014

08005734 <__libc_init_array>:
 8005734:	b570      	push	{r4, r5, r6, lr}
 8005736:	4d0d      	ldr	r5, [pc, #52]	; (800576c <__libc_init_array+0x38>)
 8005738:	4c0d      	ldr	r4, [pc, #52]	; (8005770 <__libc_init_array+0x3c>)
 800573a:	1b64      	subs	r4, r4, r5
 800573c:	10a4      	asrs	r4, r4, #2
 800573e:	2600      	movs	r6, #0
 8005740:	42a6      	cmp	r6, r4
 8005742:	d109      	bne.n	8005758 <__libc_init_array+0x24>
 8005744:	4d0b      	ldr	r5, [pc, #44]	; (8005774 <__libc_init_array+0x40>)
 8005746:	4c0c      	ldr	r4, [pc, #48]	; (8005778 <__libc_init_array+0x44>)
 8005748:	f001 fa00 	bl	8006b4c <_init>
 800574c:	1b64      	subs	r4, r4, r5
 800574e:	10a4      	asrs	r4, r4, #2
 8005750:	2600      	movs	r6, #0
 8005752:	42a6      	cmp	r6, r4
 8005754:	d105      	bne.n	8005762 <__libc_init_array+0x2e>
 8005756:	bd70      	pop	{r4, r5, r6, pc}
 8005758:	f855 3b04 	ldr.w	r3, [r5], #4
 800575c:	4798      	blx	r3
 800575e:	3601      	adds	r6, #1
 8005760:	e7ee      	b.n	8005740 <__libc_init_array+0xc>
 8005762:	f855 3b04 	ldr.w	r3, [r5], #4
 8005766:	4798      	blx	r3
 8005768:	3601      	adds	r6, #1
 800576a:	e7f2      	b.n	8005752 <__libc_init_array+0x1e>
 800576c:	08008a40 	.word	0x08008a40
 8005770:	08008a40 	.word	0x08008a40
 8005774:	08008a40 	.word	0x08008a40
 8005778:	08008a44 	.word	0x08008a44

0800577c <memcpy>:
 800577c:	440a      	add	r2, r1
 800577e:	4291      	cmp	r1, r2
 8005780:	f100 33ff 	add.w	r3, r0, #4294967295
 8005784:	d100      	bne.n	8005788 <memcpy+0xc>
 8005786:	4770      	bx	lr
 8005788:	b510      	push	{r4, lr}
 800578a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800578e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005792:	4291      	cmp	r1, r2
 8005794:	d1f9      	bne.n	800578a <memcpy+0xe>
 8005796:	bd10      	pop	{r4, pc}

08005798 <memset>:
 8005798:	4402      	add	r2, r0
 800579a:	4603      	mov	r3, r0
 800579c:	4293      	cmp	r3, r2
 800579e:	d100      	bne.n	80057a2 <memset+0xa>
 80057a0:	4770      	bx	lr
 80057a2:	f803 1b01 	strb.w	r1, [r3], #1
 80057a6:	e7f9      	b.n	800579c <memset+0x4>

080057a8 <_free_r>:
 80057a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057aa:	2900      	cmp	r1, #0
 80057ac:	d044      	beq.n	8005838 <_free_r+0x90>
 80057ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057b2:	9001      	str	r0, [sp, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f1a1 0404 	sub.w	r4, r1, #4
 80057ba:	bfb8      	it	lt
 80057bc:	18e4      	addlt	r4, r4, r3
 80057be:	f000 fc71 	bl	80060a4 <__malloc_lock>
 80057c2:	4a1e      	ldr	r2, [pc, #120]	; (800583c <_free_r+0x94>)
 80057c4:	9801      	ldr	r0, [sp, #4]
 80057c6:	6813      	ldr	r3, [r2, #0]
 80057c8:	b933      	cbnz	r3, 80057d8 <_free_r+0x30>
 80057ca:	6063      	str	r3, [r4, #4]
 80057cc:	6014      	str	r4, [r2, #0]
 80057ce:	b003      	add	sp, #12
 80057d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057d4:	f000 bc6c 	b.w	80060b0 <__malloc_unlock>
 80057d8:	42a3      	cmp	r3, r4
 80057da:	d908      	bls.n	80057ee <_free_r+0x46>
 80057dc:	6825      	ldr	r5, [r4, #0]
 80057de:	1961      	adds	r1, r4, r5
 80057e0:	428b      	cmp	r3, r1
 80057e2:	bf01      	itttt	eq
 80057e4:	6819      	ldreq	r1, [r3, #0]
 80057e6:	685b      	ldreq	r3, [r3, #4]
 80057e8:	1949      	addeq	r1, r1, r5
 80057ea:	6021      	streq	r1, [r4, #0]
 80057ec:	e7ed      	b.n	80057ca <_free_r+0x22>
 80057ee:	461a      	mov	r2, r3
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	b10b      	cbz	r3, 80057f8 <_free_r+0x50>
 80057f4:	42a3      	cmp	r3, r4
 80057f6:	d9fa      	bls.n	80057ee <_free_r+0x46>
 80057f8:	6811      	ldr	r1, [r2, #0]
 80057fa:	1855      	adds	r5, r2, r1
 80057fc:	42a5      	cmp	r5, r4
 80057fe:	d10b      	bne.n	8005818 <_free_r+0x70>
 8005800:	6824      	ldr	r4, [r4, #0]
 8005802:	4421      	add	r1, r4
 8005804:	1854      	adds	r4, r2, r1
 8005806:	42a3      	cmp	r3, r4
 8005808:	6011      	str	r1, [r2, #0]
 800580a:	d1e0      	bne.n	80057ce <_free_r+0x26>
 800580c:	681c      	ldr	r4, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	6053      	str	r3, [r2, #4]
 8005812:	4421      	add	r1, r4
 8005814:	6011      	str	r1, [r2, #0]
 8005816:	e7da      	b.n	80057ce <_free_r+0x26>
 8005818:	d902      	bls.n	8005820 <_free_r+0x78>
 800581a:	230c      	movs	r3, #12
 800581c:	6003      	str	r3, [r0, #0]
 800581e:	e7d6      	b.n	80057ce <_free_r+0x26>
 8005820:	6825      	ldr	r5, [r4, #0]
 8005822:	1961      	adds	r1, r4, r5
 8005824:	428b      	cmp	r3, r1
 8005826:	bf04      	itt	eq
 8005828:	6819      	ldreq	r1, [r3, #0]
 800582a:	685b      	ldreq	r3, [r3, #4]
 800582c:	6063      	str	r3, [r4, #4]
 800582e:	bf04      	itt	eq
 8005830:	1949      	addeq	r1, r1, r5
 8005832:	6021      	streq	r1, [r4, #0]
 8005834:	6054      	str	r4, [r2, #4]
 8005836:	e7ca      	b.n	80057ce <_free_r+0x26>
 8005838:	b003      	add	sp, #12
 800583a:	bd30      	pop	{r4, r5, pc}
 800583c:	200001dc 	.word	0x200001dc

08005840 <sbrk_aligned>:
 8005840:	b570      	push	{r4, r5, r6, lr}
 8005842:	4e0e      	ldr	r6, [pc, #56]	; (800587c <sbrk_aligned+0x3c>)
 8005844:	460c      	mov	r4, r1
 8005846:	6831      	ldr	r1, [r6, #0]
 8005848:	4605      	mov	r5, r0
 800584a:	b911      	cbnz	r1, 8005852 <sbrk_aligned+0x12>
 800584c:	f000 f91a 	bl	8005a84 <_sbrk_r>
 8005850:	6030      	str	r0, [r6, #0]
 8005852:	4621      	mov	r1, r4
 8005854:	4628      	mov	r0, r5
 8005856:	f000 f915 	bl	8005a84 <_sbrk_r>
 800585a:	1c43      	adds	r3, r0, #1
 800585c:	d00a      	beq.n	8005874 <sbrk_aligned+0x34>
 800585e:	1cc4      	adds	r4, r0, #3
 8005860:	f024 0403 	bic.w	r4, r4, #3
 8005864:	42a0      	cmp	r0, r4
 8005866:	d007      	beq.n	8005878 <sbrk_aligned+0x38>
 8005868:	1a21      	subs	r1, r4, r0
 800586a:	4628      	mov	r0, r5
 800586c:	f000 f90a 	bl	8005a84 <_sbrk_r>
 8005870:	3001      	adds	r0, #1
 8005872:	d101      	bne.n	8005878 <sbrk_aligned+0x38>
 8005874:	f04f 34ff 	mov.w	r4, #4294967295
 8005878:	4620      	mov	r0, r4
 800587a:	bd70      	pop	{r4, r5, r6, pc}
 800587c:	200001e0 	.word	0x200001e0

08005880 <_malloc_r>:
 8005880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005884:	1ccd      	adds	r5, r1, #3
 8005886:	f025 0503 	bic.w	r5, r5, #3
 800588a:	3508      	adds	r5, #8
 800588c:	2d0c      	cmp	r5, #12
 800588e:	bf38      	it	cc
 8005890:	250c      	movcc	r5, #12
 8005892:	2d00      	cmp	r5, #0
 8005894:	4607      	mov	r7, r0
 8005896:	db01      	blt.n	800589c <_malloc_r+0x1c>
 8005898:	42a9      	cmp	r1, r5
 800589a:	d905      	bls.n	80058a8 <_malloc_r+0x28>
 800589c:	230c      	movs	r3, #12
 800589e:	603b      	str	r3, [r7, #0]
 80058a0:	2600      	movs	r6, #0
 80058a2:	4630      	mov	r0, r6
 80058a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058a8:	4e2e      	ldr	r6, [pc, #184]	; (8005964 <_malloc_r+0xe4>)
 80058aa:	f000 fbfb 	bl	80060a4 <__malloc_lock>
 80058ae:	6833      	ldr	r3, [r6, #0]
 80058b0:	461c      	mov	r4, r3
 80058b2:	bb34      	cbnz	r4, 8005902 <_malloc_r+0x82>
 80058b4:	4629      	mov	r1, r5
 80058b6:	4638      	mov	r0, r7
 80058b8:	f7ff ffc2 	bl	8005840 <sbrk_aligned>
 80058bc:	1c43      	adds	r3, r0, #1
 80058be:	4604      	mov	r4, r0
 80058c0:	d14d      	bne.n	800595e <_malloc_r+0xde>
 80058c2:	6834      	ldr	r4, [r6, #0]
 80058c4:	4626      	mov	r6, r4
 80058c6:	2e00      	cmp	r6, #0
 80058c8:	d140      	bne.n	800594c <_malloc_r+0xcc>
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	4631      	mov	r1, r6
 80058ce:	4638      	mov	r0, r7
 80058d0:	eb04 0803 	add.w	r8, r4, r3
 80058d4:	f000 f8d6 	bl	8005a84 <_sbrk_r>
 80058d8:	4580      	cmp	r8, r0
 80058da:	d13a      	bne.n	8005952 <_malloc_r+0xd2>
 80058dc:	6821      	ldr	r1, [r4, #0]
 80058de:	3503      	adds	r5, #3
 80058e0:	1a6d      	subs	r5, r5, r1
 80058e2:	f025 0503 	bic.w	r5, r5, #3
 80058e6:	3508      	adds	r5, #8
 80058e8:	2d0c      	cmp	r5, #12
 80058ea:	bf38      	it	cc
 80058ec:	250c      	movcc	r5, #12
 80058ee:	4629      	mov	r1, r5
 80058f0:	4638      	mov	r0, r7
 80058f2:	f7ff ffa5 	bl	8005840 <sbrk_aligned>
 80058f6:	3001      	adds	r0, #1
 80058f8:	d02b      	beq.n	8005952 <_malloc_r+0xd2>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	442b      	add	r3, r5
 80058fe:	6023      	str	r3, [r4, #0]
 8005900:	e00e      	b.n	8005920 <_malloc_r+0xa0>
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	1b52      	subs	r2, r2, r5
 8005906:	d41e      	bmi.n	8005946 <_malloc_r+0xc6>
 8005908:	2a0b      	cmp	r2, #11
 800590a:	d916      	bls.n	800593a <_malloc_r+0xba>
 800590c:	1961      	adds	r1, r4, r5
 800590e:	42a3      	cmp	r3, r4
 8005910:	6025      	str	r5, [r4, #0]
 8005912:	bf18      	it	ne
 8005914:	6059      	strne	r1, [r3, #4]
 8005916:	6863      	ldr	r3, [r4, #4]
 8005918:	bf08      	it	eq
 800591a:	6031      	streq	r1, [r6, #0]
 800591c:	5162      	str	r2, [r4, r5]
 800591e:	604b      	str	r3, [r1, #4]
 8005920:	4638      	mov	r0, r7
 8005922:	f104 060b 	add.w	r6, r4, #11
 8005926:	f000 fbc3 	bl	80060b0 <__malloc_unlock>
 800592a:	f026 0607 	bic.w	r6, r6, #7
 800592e:	1d23      	adds	r3, r4, #4
 8005930:	1af2      	subs	r2, r6, r3
 8005932:	d0b6      	beq.n	80058a2 <_malloc_r+0x22>
 8005934:	1b9b      	subs	r3, r3, r6
 8005936:	50a3      	str	r3, [r4, r2]
 8005938:	e7b3      	b.n	80058a2 <_malloc_r+0x22>
 800593a:	6862      	ldr	r2, [r4, #4]
 800593c:	42a3      	cmp	r3, r4
 800593e:	bf0c      	ite	eq
 8005940:	6032      	streq	r2, [r6, #0]
 8005942:	605a      	strne	r2, [r3, #4]
 8005944:	e7ec      	b.n	8005920 <_malloc_r+0xa0>
 8005946:	4623      	mov	r3, r4
 8005948:	6864      	ldr	r4, [r4, #4]
 800594a:	e7b2      	b.n	80058b2 <_malloc_r+0x32>
 800594c:	4634      	mov	r4, r6
 800594e:	6876      	ldr	r6, [r6, #4]
 8005950:	e7b9      	b.n	80058c6 <_malloc_r+0x46>
 8005952:	230c      	movs	r3, #12
 8005954:	603b      	str	r3, [r7, #0]
 8005956:	4638      	mov	r0, r7
 8005958:	f000 fbaa 	bl	80060b0 <__malloc_unlock>
 800595c:	e7a1      	b.n	80058a2 <_malloc_r+0x22>
 800595e:	6025      	str	r5, [r4, #0]
 8005960:	e7de      	b.n	8005920 <_malloc_r+0xa0>
 8005962:	bf00      	nop
 8005964:	200001dc 	.word	0x200001dc

08005968 <iprintf>:
 8005968:	b40f      	push	{r0, r1, r2, r3}
 800596a:	4b0a      	ldr	r3, [pc, #40]	; (8005994 <iprintf+0x2c>)
 800596c:	b513      	push	{r0, r1, r4, lr}
 800596e:	681c      	ldr	r4, [r3, #0]
 8005970:	b124      	cbz	r4, 800597c <iprintf+0x14>
 8005972:	69a3      	ldr	r3, [r4, #24]
 8005974:	b913      	cbnz	r3, 800597c <iprintf+0x14>
 8005976:	4620      	mov	r0, r4
 8005978:	f000 fa8e 	bl	8005e98 <__sinit>
 800597c:	ab05      	add	r3, sp, #20
 800597e:	9a04      	ldr	r2, [sp, #16]
 8005980:	68a1      	ldr	r1, [r4, #8]
 8005982:	9301      	str	r3, [sp, #4]
 8005984:	4620      	mov	r0, r4
 8005986:	f000 fd1f 	bl	80063c8 <_vfiprintf_r>
 800598a:	b002      	add	sp, #8
 800598c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005990:	b004      	add	sp, #16
 8005992:	4770      	bx	lr
 8005994:	20000014 	.word	0x20000014

08005998 <_puts_r>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	460e      	mov	r6, r1
 800599c:	4605      	mov	r5, r0
 800599e:	b118      	cbz	r0, 80059a8 <_puts_r+0x10>
 80059a0:	6983      	ldr	r3, [r0, #24]
 80059a2:	b90b      	cbnz	r3, 80059a8 <_puts_r+0x10>
 80059a4:	f000 fa78 	bl	8005e98 <__sinit>
 80059a8:	69ab      	ldr	r3, [r5, #24]
 80059aa:	68ac      	ldr	r4, [r5, #8]
 80059ac:	b913      	cbnz	r3, 80059b4 <_puts_r+0x1c>
 80059ae:	4628      	mov	r0, r5
 80059b0:	f000 fa72 	bl	8005e98 <__sinit>
 80059b4:	4b2c      	ldr	r3, [pc, #176]	; (8005a68 <_puts_r+0xd0>)
 80059b6:	429c      	cmp	r4, r3
 80059b8:	d120      	bne.n	80059fc <_puts_r+0x64>
 80059ba:	686c      	ldr	r4, [r5, #4]
 80059bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059be:	07db      	lsls	r3, r3, #31
 80059c0:	d405      	bmi.n	80059ce <_puts_r+0x36>
 80059c2:	89a3      	ldrh	r3, [r4, #12]
 80059c4:	0598      	lsls	r0, r3, #22
 80059c6:	d402      	bmi.n	80059ce <_puts_r+0x36>
 80059c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ca:	f000 fb03 	bl	8005fd4 <__retarget_lock_acquire_recursive>
 80059ce:	89a3      	ldrh	r3, [r4, #12]
 80059d0:	0719      	lsls	r1, r3, #28
 80059d2:	d51d      	bpl.n	8005a10 <_puts_r+0x78>
 80059d4:	6923      	ldr	r3, [r4, #16]
 80059d6:	b1db      	cbz	r3, 8005a10 <_puts_r+0x78>
 80059d8:	3e01      	subs	r6, #1
 80059da:	68a3      	ldr	r3, [r4, #8]
 80059dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80059e0:	3b01      	subs	r3, #1
 80059e2:	60a3      	str	r3, [r4, #8]
 80059e4:	bb39      	cbnz	r1, 8005a36 <_puts_r+0x9e>
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	da38      	bge.n	8005a5c <_puts_r+0xc4>
 80059ea:	4622      	mov	r2, r4
 80059ec:	210a      	movs	r1, #10
 80059ee:	4628      	mov	r0, r5
 80059f0:	f000 f878 	bl	8005ae4 <__swbuf_r>
 80059f4:	3001      	adds	r0, #1
 80059f6:	d011      	beq.n	8005a1c <_puts_r+0x84>
 80059f8:	250a      	movs	r5, #10
 80059fa:	e011      	b.n	8005a20 <_puts_r+0x88>
 80059fc:	4b1b      	ldr	r3, [pc, #108]	; (8005a6c <_puts_r+0xd4>)
 80059fe:	429c      	cmp	r4, r3
 8005a00:	d101      	bne.n	8005a06 <_puts_r+0x6e>
 8005a02:	68ac      	ldr	r4, [r5, #8]
 8005a04:	e7da      	b.n	80059bc <_puts_r+0x24>
 8005a06:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <_puts_r+0xd8>)
 8005a08:	429c      	cmp	r4, r3
 8005a0a:	bf08      	it	eq
 8005a0c:	68ec      	ldreq	r4, [r5, #12]
 8005a0e:	e7d5      	b.n	80059bc <_puts_r+0x24>
 8005a10:	4621      	mov	r1, r4
 8005a12:	4628      	mov	r0, r5
 8005a14:	f000 f8b8 	bl	8005b88 <__swsetup_r>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d0dd      	beq.n	80059d8 <_puts_r+0x40>
 8005a1c:	f04f 35ff 	mov.w	r5, #4294967295
 8005a20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a22:	07da      	lsls	r2, r3, #31
 8005a24:	d405      	bmi.n	8005a32 <_puts_r+0x9a>
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	059b      	lsls	r3, r3, #22
 8005a2a:	d402      	bmi.n	8005a32 <_puts_r+0x9a>
 8005a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a2e:	f000 fad2 	bl	8005fd6 <__retarget_lock_release_recursive>
 8005a32:	4628      	mov	r0, r5
 8005a34:	bd70      	pop	{r4, r5, r6, pc}
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	da04      	bge.n	8005a44 <_puts_r+0xac>
 8005a3a:	69a2      	ldr	r2, [r4, #24]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	dc06      	bgt.n	8005a4e <_puts_r+0xb6>
 8005a40:	290a      	cmp	r1, #10
 8005a42:	d004      	beq.n	8005a4e <_puts_r+0xb6>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	1c5a      	adds	r2, r3, #1
 8005a48:	6022      	str	r2, [r4, #0]
 8005a4a:	7019      	strb	r1, [r3, #0]
 8005a4c:	e7c5      	b.n	80059da <_puts_r+0x42>
 8005a4e:	4622      	mov	r2, r4
 8005a50:	4628      	mov	r0, r5
 8005a52:	f000 f847 	bl	8005ae4 <__swbuf_r>
 8005a56:	3001      	adds	r0, #1
 8005a58:	d1bf      	bne.n	80059da <_puts_r+0x42>
 8005a5a:	e7df      	b.n	8005a1c <_puts_r+0x84>
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	250a      	movs	r5, #10
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	6022      	str	r2, [r4, #0]
 8005a64:	701d      	strb	r5, [r3, #0]
 8005a66:	e7db      	b.n	8005a20 <_puts_r+0x88>
 8005a68:	080089c4 	.word	0x080089c4
 8005a6c:	080089e4 	.word	0x080089e4
 8005a70:	080089a4 	.word	0x080089a4

08005a74 <puts>:
 8005a74:	4b02      	ldr	r3, [pc, #8]	; (8005a80 <puts+0xc>)
 8005a76:	4601      	mov	r1, r0
 8005a78:	6818      	ldr	r0, [r3, #0]
 8005a7a:	f7ff bf8d 	b.w	8005998 <_puts_r>
 8005a7e:	bf00      	nop
 8005a80:	20000014 	.word	0x20000014

08005a84 <_sbrk_r>:
 8005a84:	b538      	push	{r3, r4, r5, lr}
 8005a86:	4d06      	ldr	r5, [pc, #24]	; (8005aa0 <_sbrk_r+0x1c>)
 8005a88:	2300      	movs	r3, #0
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	602b      	str	r3, [r5, #0]
 8005a90:	f7fb f988 	bl	8000da4 <_sbrk>
 8005a94:	1c43      	adds	r3, r0, #1
 8005a96:	d102      	bne.n	8005a9e <_sbrk_r+0x1a>
 8005a98:	682b      	ldr	r3, [r5, #0]
 8005a9a:	b103      	cbz	r3, 8005a9e <_sbrk_r+0x1a>
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	bd38      	pop	{r3, r4, r5, pc}
 8005aa0:	200001e8 	.word	0x200001e8

08005aa4 <siprintf>:
 8005aa4:	b40e      	push	{r1, r2, r3}
 8005aa6:	b500      	push	{lr}
 8005aa8:	b09c      	sub	sp, #112	; 0x70
 8005aaa:	ab1d      	add	r3, sp, #116	; 0x74
 8005aac:	9002      	str	r0, [sp, #8]
 8005aae:	9006      	str	r0, [sp, #24]
 8005ab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ab4:	4809      	ldr	r0, [pc, #36]	; (8005adc <siprintf+0x38>)
 8005ab6:	9107      	str	r1, [sp, #28]
 8005ab8:	9104      	str	r1, [sp, #16]
 8005aba:	4909      	ldr	r1, [pc, #36]	; (8005ae0 <siprintf+0x3c>)
 8005abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ac0:	9105      	str	r1, [sp, #20]
 8005ac2:	6800      	ldr	r0, [r0, #0]
 8005ac4:	9301      	str	r3, [sp, #4]
 8005ac6:	a902      	add	r1, sp, #8
 8005ac8:	f000 fb54 	bl	8006174 <_svfiprintf_r>
 8005acc:	9b02      	ldr	r3, [sp, #8]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	701a      	strb	r2, [r3, #0]
 8005ad2:	b01c      	add	sp, #112	; 0x70
 8005ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ad8:	b003      	add	sp, #12
 8005ada:	4770      	bx	lr
 8005adc:	20000014 	.word	0x20000014
 8005ae0:	ffff0208 	.word	0xffff0208

08005ae4 <__swbuf_r>:
 8005ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ae6:	460e      	mov	r6, r1
 8005ae8:	4614      	mov	r4, r2
 8005aea:	4605      	mov	r5, r0
 8005aec:	b118      	cbz	r0, 8005af6 <__swbuf_r+0x12>
 8005aee:	6983      	ldr	r3, [r0, #24]
 8005af0:	b90b      	cbnz	r3, 8005af6 <__swbuf_r+0x12>
 8005af2:	f000 f9d1 	bl	8005e98 <__sinit>
 8005af6:	4b21      	ldr	r3, [pc, #132]	; (8005b7c <__swbuf_r+0x98>)
 8005af8:	429c      	cmp	r4, r3
 8005afa:	d12b      	bne.n	8005b54 <__swbuf_r+0x70>
 8005afc:	686c      	ldr	r4, [r5, #4]
 8005afe:	69a3      	ldr	r3, [r4, #24]
 8005b00:	60a3      	str	r3, [r4, #8]
 8005b02:	89a3      	ldrh	r3, [r4, #12]
 8005b04:	071a      	lsls	r2, r3, #28
 8005b06:	d52f      	bpl.n	8005b68 <__swbuf_r+0x84>
 8005b08:	6923      	ldr	r3, [r4, #16]
 8005b0a:	b36b      	cbz	r3, 8005b68 <__swbuf_r+0x84>
 8005b0c:	6923      	ldr	r3, [r4, #16]
 8005b0e:	6820      	ldr	r0, [r4, #0]
 8005b10:	1ac0      	subs	r0, r0, r3
 8005b12:	6963      	ldr	r3, [r4, #20]
 8005b14:	b2f6      	uxtb	r6, r6
 8005b16:	4283      	cmp	r3, r0
 8005b18:	4637      	mov	r7, r6
 8005b1a:	dc04      	bgt.n	8005b26 <__swbuf_r+0x42>
 8005b1c:	4621      	mov	r1, r4
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f000 f926 	bl	8005d70 <_fflush_r>
 8005b24:	bb30      	cbnz	r0, 8005b74 <__swbuf_r+0x90>
 8005b26:	68a3      	ldr	r3, [r4, #8]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	60a3      	str	r3, [r4, #8]
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	6022      	str	r2, [r4, #0]
 8005b32:	701e      	strb	r6, [r3, #0]
 8005b34:	6963      	ldr	r3, [r4, #20]
 8005b36:	3001      	adds	r0, #1
 8005b38:	4283      	cmp	r3, r0
 8005b3a:	d004      	beq.n	8005b46 <__swbuf_r+0x62>
 8005b3c:	89a3      	ldrh	r3, [r4, #12]
 8005b3e:	07db      	lsls	r3, r3, #31
 8005b40:	d506      	bpl.n	8005b50 <__swbuf_r+0x6c>
 8005b42:	2e0a      	cmp	r6, #10
 8005b44:	d104      	bne.n	8005b50 <__swbuf_r+0x6c>
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f000 f911 	bl	8005d70 <_fflush_r>
 8005b4e:	b988      	cbnz	r0, 8005b74 <__swbuf_r+0x90>
 8005b50:	4638      	mov	r0, r7
 8005b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b54:	4b0a      	ldr	r3, [pc, #40]	; (8005b80 <__swbuf_r+0x9c>)
 8005b56:	429c      	cmp	r4, r3
 8005b58:	d101      	bne.n	8005b5e <__swbuf_r+0x7a>
 8005b5a:	68ac      	ldr	r4, [r5, #8]
 8005b5c:	e7cf      	b.n	8005afe <__swbuf_r+0x1a>
 8005b5e:	4b09      	ldr	r3, [pc, #36]	; (8005b84 <__swbuf_r+0xa0>)
 8005b60:	429c      	cmp	r4, r3
 8005b62:	bf08      	it	eq
 8005b64:	68ec      	ldreq	r4, [r5, #12]
 8005b66:	e7ca      	b.n	8005afe <__swbuf_r+0x1a>
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	f000 f80c 	bl	8005b88 <__swsetup_r>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	d0cb      	beq.n	8005b0c <__swbuf_r+0x28>
 8005b74:	f04f 37ff 	mov.w	r7, #4294967295
 8005b78:	e7ea      	b.n	8005b50 <__swbuf_r+0x6c>
 8005b7a:	bf00      	nop
 8005b7c:	080089c4 	.word	0x080089c4
 8005b80:	080089e4 	.word	0x080089e4
 8005b84:	080089a4 	.word	0x080089a4

08005b88 <__swsetup_r>:
 8005b88:	4b32      	ldr	r3, [pc, #200]	; (8005c54 <__swsetup_r+0xcc>)
 8005b8a:	b570      	push	{r4, r5, r6, lr}
 8005b8c:	681d      	ldr	r5, [r3, #0]
 8005b8e:	4606      	mov	r6, r0
 8005b90:	460c      	mov	r4, r1
 8005b92:	b125      	cbz	r5, 8005b9e <__swsetup_r+0x16>
 8005b94:	69ab      	ldr	r3, [r5, #24]
 8005b96:	b913      	cbnz	r3, 8005b9e <__swsetup_r+0x16>
 8005b98:	4628      	mov	r0, r5
 8005b9a:	f000 f97d 	bl	8005e98 <__sinit>
 8005b9e:	4b2e      	ldr	r3, [pc, #184]	; (8005c58 <__swsetup_r+0xd0>)
 8005ba0:	429c      	cmp	r4, r3
 8005ba2:	d10f      	bne.n	8005bc4 <__swsetup_r+0x3c>
 8005ba4:	686c      	ldr	r4, [r5, #4]
 8005ba6:	89a3      	ldrh	r3, [r4, #12]
 8005ba8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bac:	0719      	lsls	r1, r3, #28
 8005bae:	d42c      	bmi.n	8005c0a <__swsetup_r+0x82>
 8005bb0:	06dd      	lsls	r5, r3, #27
 8005bb2:	d411      	bmi.n	8005bd8 <__swsetup_r+0x50>
 8005bb4:	2309      	movs	r3, #9
 8005bb6:	6033      	str	r3, [r6, #0]
 8005bb8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005bbc:	81a3      	strh	r3, [r4, #12]
 8005bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc2:	e03e      	b.n	8005c42 <__swsetup_r+0xba>
 8005bc4:	4b25      	ldr	r3, [pc, #148]	; (8005c5c <__swsetup_r+0xd4>)
 8005bc6:	429c      	cmp	r4, r3
 8005bc8:	d101      	bne.n	8005bce <__swsetup_r+0x46>
 8005bca:	68ac      	ldr	r4, [r5, #8]
 8005bcc:	e7eb      	b.n	8005ba6 <__swsetup_r+0x1e>
 8005bce:	4b24      	ldr	r3, [pc, #144]	; (8005c60 <__swsetup_r+0xd8>)
 8005bd0:	429c      	cmp	r4, r3
 8005bd2:	bf08      	it	eq
 8005bd4:	68ec      	ldreq	r4, [r5, #12]
 8005bd6:	e7e6      	b.n	8005ba6 <__swsetup_r+0x1e>
 8005bd8:	0758      	lsls	r0, r3, #29
 8005bda:	d512      	bpl.n	8005c02 <__swsetup_r+0x7a>
 8005bdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bde:	b141      	cbz	r1, 8005bf2 <__swsetup_r+0x6a>
 8005be0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005be4:	4299      	cmp	r1, r3
 8005be6:	d002      	beq.n	8005bee <__swsetup_r+0x66>
 8005be8:	4630      	mov	r0, r6
 8005bea:	f7ff fddd 	bl	80057a8 <_free_r>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6363      	str	r3, [r4, #52]	; 0x34
 8005bf2:	89a3      	ldrh	r3, [r4, #12]
 8005bf4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bf8:	81a3      	strh	r3, [r4, #12]
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	6063      	str	r3, [r4, #4]
 8005bfe:	6923      	ldr	r3, [r4, #16]
 8005c00:	6023      	str	r3, [r4, #0]
 8005c02:	89a3      	ldrh	r3, [r4, #12]
 8005c04:	f043 0308 	orr.w	r3, r3, #8
 8005c08:	81a3      	strh	r3, [r4, #12]
 8005c0a:	6923      	ldr	r3, [r4, #16]
 8005c0c:	b94b      	cbnz	r3, 8005c22 <__swsetup_r+0x9a>
 8005c0e:	89a3      	ldrh	r3, [r4, #12]
 8005c10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c18:	d003      	beq.n	8005c22 <__swsetup_r+0x9a>
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	f000 fa01 	bl	8006024 <__smakebuf_r>
 8005c22:	89a0      	ldrh	r0, [r4, #12]
 8005c24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005c28:	f010 0301 	ands.w	r3, r0, #1
 8005c2c:	d00a      	beq.n	8005c44 <__swsetup_r+0xbc>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60a3      	str	r3, [r4, #8]
 8005c32:	6963      	ldr	r3, [r4, #20]
 8005c34:	425b      	negs	r3, r3
 8005c36:	61a3      	str	r3, [r4, #24]
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	b943      	cbnz	r3, 8005c4e <__swsetup_r+0xc6>
 8005c3c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c40:	d1ba      	bne.n	8005bb8 <__swsetup_r+0x30>
 8005c42:	bd70      	pop	{r4, r5, r6, pc}
 8005c44:	0781      	lsls	r1, r0, #30
 8005c46:	bf58      	it	pl
 8005c48:	6963      	ldrpl	r3, [r4, #20]
 8005c4a:	60a3      	str	r3, [r4, #8]
 8005c4c:	e7f4      	b.n	8005c38 <__swsetup_r+0xb0>
 8005c4e:	2000      	movs	r0, #0
 8005c50:	e7f7      	b.n	8005c42 <__swsetup_r+0xba>
 8005c52:	bf00      	nop
 8005c54:	20000014 	.word	0x20000014
 8005c58:	080089c4 	.word	0x080089c4
 8005c5c:	080089e4 	.word	0x080089e4
 8005c60:	080089a4 	.word	0x080089a4

08005c64 <__sflush_r>:
 8005c64:	898a      	ldrh	r2, [r1, #12]
 8005c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c6a:	4605      	mov	r5, r0
 8005c6c:	0710      	lsls	r0, r2, #28
 8005c6e:	460c      	mov	r4, r1
 8005c70:	d458      	bmi.n	8005d24 <__sflush_r+0xc0>
 8005c72:	684b      	ldr	r3, [r1, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	dc05      	bgt.n	8005c84 <__sflush_r+0x20>
 8005c78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	dc02      	bgt.n	8005c84 <__sflush_r+0x20>
 8005c7e:	2000      	movs	r0, #0
 8005c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c86:	2e00      	cmp	r6, #0
 8005c88:	d0f9      	beq.n	8005c7e <__sflush_r+0x1a>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c90:	682f      	ldr	r7, [r5, #0]
 8005c92:	602b      	str	r3, [r5, #0]
 8005c94:	d032      	beq.n	8005cfc <__sflush_r+0x98>
 8005c96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c98:	89a3      	ldrh	r3, [r4, #12]
 8005c9a:	075a      	lsls	r2, r3, #29
 8005c9c:	d505      	bpl.n	8005caa <__sflush_r+0x46>
 8005c9e:	6863      	ldr	r3, [r4, #4]
 8005ca0:	1ac0      	subs	r0, r0, r3
 8005ca2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005ca4:	b10b      	cbz	r3, 8005caa <__sflush_r+0x46>
 8005ca6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005ca8:	1ac0      	subs	r0, r0, r3
 8005caa:	2300      	movs	r3, #0
 8005cac:	4602      	mov	r2, r0
 8005cae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005cb0:	6a21      	ldr	r1, [r4, #32]
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	47b0      	blx	r6
 8005cb6:	1c43      	adds	r3, r0, #1
 8005cb8:	89a3      	ldrh	r3, [r4, #12]
 8005cba:	d106      	bne.n	8005cca <__sflush_r+0x66>
 8005cbc:	6829      	ldr	r1, [r5, #0]
 8005cbe:	291d      	cmp	r1, #29
 8005cc0:	d82c      	bhi.n	8005d1c <__sflush_r+0xb8>
 8005cc2:	4a2a      	ldr	r2, [pc, #168]	; (8005d6c <__sflush_r+0x108>)
 8005cc4:	40ca      	lsrs	r2, r1
 8005cc6:	07d6      	lsls	r6, r2, #31
 8005cc8:	d528      	bpl.n	8005d1c <__sflush_r+0xb8>
 8005cca:	2200      	movs	r2, #0
 8005ccc:	6062      	str	r2, [r4, #4]
 8005cce:	04d9      	lsls	r1, r3, #19
 8005cd0:	6922      	ldr	r2, [r4, #16]
 8005cd2:	6022      	str	r2, [r4, #0]
 8005cd4:	d504      	bpl.n	8005ce0 <__sflush_r+0x7c>
 8005cd6:	1c42      	adds	r2, r0, #1
 8005cd8:	d101      	bne.n	8005cde <__sflush_r+0x7a>
 8005cda:	682b      	ldr	r3, [r5, #0]
 8005cdc:	b903      	cbnz	r3, 8005ce0 <__sflush_r+0x7c>
 8005cde:	6560      	str	r0, [r4, #84]	; 0x54
 8005ce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ce2:	602f      	str	r7, [r5, #0]
 8005ce4:	2900      	cmp	r1, #0
 8005ce6:	d0ca      	beq.n	8005c7e <__sflush_r+0x1a>
 8005ce8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cec:	4299      	cmp	r1, r3
 8005cee:	d002      	beq.n	8005cf6 <__sflush_r+0x92>
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f7ff fd59 	bl	80057a8 <_free_r>
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	6360      	str	r0, [r4, #52]	; 0x34
 8005cfa:	e7c1      	b.n	8005c80 <__sflush_r+0x1c>
 8005cfc:	6a21      	ldr	r1, [r4, #32]
 8005cfe:	2301      	movs	r3, #1
 8005d00:	4628      	mov	r0, r5
 8005d02:	47b0      	blx	r6
 8005d04:	1c41      	adds	r1, r0, #1
 8005d06:	d1c7      	bne.n	8005c98 <__sflush_r+0x34>
 8005d08:	682b      	ldr	r3, [r5, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d0c4      	beq.n	8005c98 <__sflush_r+0x34>
 8005d0e:	2b1d      	cmp	r3, #29
 8005d10:	d001      	beq.n	8005d16 <__sflush_r+0xb2>
 8005d12:	2b16      	cmp	r3, #22
 8005d14:	d101      	bne.n	8005d1a <__sflush_r+0xb6>
 8005d16:	602f      	str	r7, [r5, #0]
 8005d18:	e7b1      	b.n	8005c7e <__sflush_r+0x1a>
 8005d1a:	89a3      	ldrh	r3, [r4, #12]
 8005d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d20:	81a3      	strh	r3, [r4, #12]
 8005d22:	e7ad      	b.n	8005c80 <__sflush_r+0x1c>
 8005d24:	690f      	ldr	r7, [r1, #16]
 8005d26:	2f00      	cmp	r7, #0
 8005d28:	d0a9      	beq.n	8005c7e <__sflush_r+0x1a>
 8005d2a:	0793      	lsls	r3, r2, #30
 8005d2c:	680e      	ldr	r6, [r1, #0]
 8005d2e:	bf08      	it	eq
 8005d30:	694b      	ldreq	r3, [r1, #20]
 8005d32:	600f      	str	r7, [r1, #0]
 8005d34:	bf18      	it	ne
 8005d36:	2300      	movne	r3, #0
 8005d38:	eba6 0807 	sub.w	r8, r6, r7
 8005d3c:	608b      	str	r3, [r1, #8]
 8005d3e:	f1b8 0f00 	cmp.w	r8, #0
 8005d42:	dd9c      	ble.n	8005c7e <__sflush_r+0x1a>
 8005d44:	6a21      	ldr	r1, [r4, #32]
 8005d46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005d48:	4643      	mov	r3, r8
 8005d4a:	463a      	mov	r2, r7
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	47b0      	blx	r6
 8005d50:	2800      	cmp	r0, #0
 8005d52:	dc06      	bgt.n	8005d62 <__sflush_r+0xfe>
 8005d54:	89a3      	ldrh	r3, [r4, #12]
 8005d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d5a:	81a3      	strh	r3, [r4, #12]
 8005d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d60:	e78e      	b.n	8005c80 <__sflush_r+0x1c>
 8005d62:	4407      	add	r7, r0
 8005d64:	eba8 0800 	sub.w	r8, r8, r0
 8005d68:	e7e9      	b.n	8005d3e <__sflush_r+0xda>
 8005d6a:	bf00      	nop
 8005d6c:	20400001 	.word	0x20400001

08005d70 <_fflush_r>:
 8005d70:	b538      	push	{r3, r4, r5, lr}
 8005d72:	690b      	ldr	r3, [r1, #16]
 8005d74:	4605      	mov	r5, r0
 8005d76:	460c      	mov	r4, r1
 8005d78:	b913      	cbnz	r3, 8005d80 <_fflush_r+0x10>
 8005d7a:	2500      	movs	r5, #0
 8005d7c:	4628      	mov	r0, r5
 8005d7e:	bd38      	pop	{r3, r4, r5, pc}
 8005d80:	b118      	cbz	r0, 8005d8a <_fflush_r+0x1a>
 8005d82:	6983      	ldr	r3, [r0, #24]
 8005d84:	b90b      	cbnz	r3, 8005d8a <_fflush_r+0x1a>
 8005d86:	f000 f887 	bl	8005e98 <__sinit>
 8005d8a:	4b14      	ldr	r3, [pc, #80]	; (8005ddc <_fflush_r+0x6c>)
 8005d8c:	429c      	cmp	r4, r3
 8005d8e:	d11b      	bne.n	8005dc8 <_fflush_r+0x58>
 8005d90:	686c      	ldr	r4, [r5, #4]
 8005d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0ef      	beq.n	8005d7a <_fflush_r+0xa>
 8005d9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d9c:	07d0      	lsls	r0, r2, #31
 8005d9e:	d404      	bmi.n	8005daa <_fflush_r+0x3a>
 8005da0:	0599      	lsls	r1, r3, #22
 8005da2:	d402      	bmi.n	8005daa <_fflush_r+0x3a>
 8005da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005da6:	f000 f915 	bl	8005fd4 <__retarget_lock_acquire_recursive>
 8005daa:	4628      	mov	r0, r5
 8005dac:	4621      	mov	r1, r4
 8005dae:	f7ff ff59 	bl	8005c64 <__sflush_r>
 8005db2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005db4:	07da      	lsls	r2, r3, #31
 8005db6:	4605      	mov	r5, r0
 8005db8:	d4e0      	bmi.n	8005d7c <_fflush_r+0xc>
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	059b      	lsls	r3, r3, #22
 8005dbe:	d4dd      	bmi.n	8005d7c <_fflush_r+0xc>
 8005dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dc2:	f000 f908 	bl	8005fd6 <__retarget_lock_release_recursive>
 8005dc6:	e7d9      	b.n	8005d7c <_fflush_r+0xc>
 8005dc8:	4b05      	ldr	r3, [pc, #20]	; (8005de0 <_fflush_r+0x70>)
 8005dca:	429c      	cmp	r4, r3
 8005dcc:	d101      	bne.n	8005dd2 <_fflush_r+0x62>
 8005dce:	68ac      	ldr	r4, [r5, #8]
 8005dd0:	e7df      	b.n	8005d92 <_fflush_r+0x22>
 8005dd2:	4b04      	ldr	r3, [pc, #16]	; (8005de4 <_fflush_r+0x74>)
 8005dd4:	429c      	cmp	r4, r3
 8005dd6:	bf08      	it	eq
 8005dd8:	68ec      	ldreq	r4, [r5, #12]
 8005dda:	e7da      	b.n	8005d92 <_fflush_r+0x22>
 8005ddc:	080089c4 	.word	0x080089c4
 8005de0:	080089e4 	.word	0x080089e4
 8005de4:	080089a4 	.word	0x080089a4

08005de8 <std>:
 8005de8:	2300      	movs	r3, #0
 8005dea:	b510      	push	{r4, lr}
 8005dec:	4604      	mov	r4, r0
 8005dee:	e9c0 3300 	strd	r3, r3, [r0]
 8005df2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005df6:	6083      	str	r3, [r0, #8]
 8005df8:	8181      	strh	r1, [r0, #12]
 8005dfa:	6643      	str	r3, [r0, #100]	; 0x64
 8005dfc:	81c2      	strh	r2, [r0, #14]
 8005dfe:	6183      	str	r3, [r0, #24]
 8005e00:	4619      	mov	r1, r3
 8005e02:	2208      	movs	r2, #8
 8005e04:	305c      	adds	r0, #92	; 0x5c
 8005e06:	f7ff fcc7 	bl	8005798 <memset>
 8005e0a:	4b05      	ldr	r3, [pc, #20]	; (8005e20 <std+0x38>)
 8005e0c:	6263      	str	r3, [r4, #36]	; 0x24
 8005e0e:	4b05      	ldr	r3, [pc, #20]	; (8005e24 <std+0x3c>)
 8005e10:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e12:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <std+0x40>)
 8005e14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e16:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <std+0x44>)
 8005e18:	6224      	str	r4, [r4, #32]
 8005e1a:	6323      	str	r3, [r4, #48]	; 0x30
 8005e1c:	bd10      	pop	{r4, pc}
 8005e1e:	bf00      	nop
 8005e20:	08006951 	.word	0x08006951
 8005e24:	08006973 	.word	0x08006973
 8005e28:	080069ab 	.word	0x080069ab
 8005e2c:	080069cf 	.word	0x080069cf

08005e30 <_cleanup_r>:
 8005e30:	4901      	ldr	r1, [pc, #4]	; (8005e38 <_cleanup_r+0x8>)
 8005e32:	f000 b8af 	b.w	8005f94 <_fwalk_reent>
 8005e36:	bf00      	nop
 8005e38:	08005d71 	.word	0x08005d71

08005e3c <__sfmoreglue>:
 8005e3c:	b570      	push	{r4, r5, r6, lr}
 8005e3e:	2268      	movs	r2, #104	; 0x68
 8005e40:	1e4d      	subs	r5, r1, #1
 8005e42:	4355      	muls	r5, r2
 8005e44:	460e      	mov	r6, r1
 8005e46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e4a:	f7ff fd19 	bl	8005880 <_malloc_r>
 8005e4e:	4604      	mov	r4, r0
 8005e50:	b140      	cbz	r0, 8005e64 <__sfmoreglue+0x28>
 8005e52:	2100      	movs	r1, #0
 8005e54:	e9c0 1600 	strd	r1, r6, [r0]
 8005e58:	300c      	adds	r0, #12
 8005e5a:	60a0      	str	r0, [r4, #8]
 8005e5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e60:	f7ff fc9a 	bl	8005798 <memset>
 8005e64:	4620      	mov	r0, r4
 8005e66:	bd70      	pop	{r4, r5, r6, pc}

08005e68 <__sfp_lock_acquire>:
 8005e68:	4801      	ldr	r0, [pc, #4]	; (8005e70 <__sfp_lock_acquire+0x8>)
 8005e6a:	f000 b8b3 	b.w	8005fd4 <__retarget_lock_acquire_recursive>
 8005e6e:	bf00      	nop
 8005e70:	200001e5 	.word	0x200001e5

08005e74 <__sfp_lock_release>:
 8005e74:	4801      	ldr	r0, [pc, #4]	; (8005e7c <__sfp_lock_release+0x8>)
 8005e76:	f000 b8ae 	b.w	8005fd6 <__retarget_lock_release_recursive>
 8005e7a:	bf00      	nop
 8005e7c:	200001e5 	.word	0x200001e5

08005e80 <__sinit_lock_acquire>:
 8005e80:	4801      	ldr	r0, [pc, #4]	; (8005e88 <__sinit_lock_acquire+0x8>)
 8005e82:	f000 b8a7 	b.w	8005fd4 <__retarget_lock_acquire_recursive>
 8005e86:	bf00      	nop
 8005e88:	200001e6 	.word	0x200001e6

08005e8c <__sinit_lock_release>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	; (8005e94 <__sinit_lock_release+0x8>)
 8005e8e:	f000 b8a2 	b.w	8005fd6 <__retarget_lock_release_recursive>
 8005e92:	bf00      	nop
 8005e94:	200001e6 	.word	0x200001e6

08005e98 <__sinit>:
 8005e98:	b510      	push	{r4, lr}
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	f7ff fff0 	bl	8005e80 <__sinit_lock_acquire>
 8005ea0:	69a3      	ldr	r3, [r4, #24]
 8005ea2:	b11b      	cbz	r3, 8005eac <__sinit+0x14>
 8005ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea8:	f7ff bff0 	b.w	8005e8c <__sinit_lock_release>
 8005eac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005eb0:	6523      	str	r3, [r4, #80]	; 0x50
 8005eb2:	4b13      	ldr	r3, [pc, #76]	; (8005f00 <__sinit+0x68>)
 8005eb4:	4a13      	ldr	r2, [pc, #76]	; (8005f04 <__sinit+0x6c>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005eba:	42a3      	cmp	r3, r4
 8005ebc:	bf04      	itt	eq
 8005ebe:	2301      	moveq	r3, #1
 8005ec0:	61a3      	streq	r3, [r4, #24]
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	f000 f820 	bl	8005f08 <__sfp>
 8005ec8:	6060      	str	r0, [r4, #4]
 8005eca:	4620      	mov	r0, r4
 8005ecc:	f000 f81c 	bl	8005f08 <__sfp>
 8005ed0:	60a0      	str	r0, [r4, #8]
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f000 f818 	bl	8005f08 <__sfp>
 8005ed8:	2200      	movs	r2, #0
 8005eda:	60e0      	str	r0, [r4, #12]
 8005edc:	2104      	movs	r1, #4
 8005ede:	6860      	ldr	r0, [r4, #4]
 8005ee0:	f7ff ff82 	bl	8005de8 <std>
 8005ee4:	68a0      	ldr	r0, [r4, #8]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	2109      	movs	r1, #9
 8005eea:	f7ff ff7d 	bl	8005de8 <std>
 8005eee:	68e0      	ldr	r0, [r4, #12]
 8005ef0:	2202      	movs	r2, #2
 8005ef2:	2112      	movs	r1, #18
 8005ef4:	f7ff ff78 	bl	8005de8 <std>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	61a3      	str	r3, [r4, #24]
 8005efc:	e7d2      	b.n	8005ea4 <__sinit+0xc>
 8005efe:	bf00      	nop
 8005f00:	080089a0 	.word	0x080089a0
 8005f04:	08005e31 	.word	0x08005e31

08005f08 <__sfp>:
 8005f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0a:	4607      	mov	r7, r0
 8005f0c:	f7ff ffac 	bl	8005e68 <__sfp_lock_acquire>
 8005f10:	4b1e      	ldr	r3, [pc, #120]	; (8005f8c <__sfp+0x84>)
 8005f12:	681e      	ldr	r6, [r3, #0]
 8005f14:	69b3      	ldr	r3, [r6, #24]
 8005f16:	b913      	cbnz	r3, 8005f1e <__sfp+0x16>
 8005f18:	4630      	mov	r0, r6
 8005f1a:	f7ff ffbd 	bl	8005e98 <__sinit>
 8005f1e:	3648      	adds	r6, #72	; 0x48
 8005f20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f24:	3b01      	subs	r3, #1
 8005f26:	d503      	bpl.n	8005f30 <__sfp+0x28>
 8005f28:	6833      	ldr	r3, [r6, #0]
 8005f2a:	b30b      	cbz	r3, 8005f70 <__sfp+0x68>
 8005f2c:	6836      	ldr	r6, [r6, #0]
 8005f2e:	e7f7      	b.n	8005f20 <__sfp+0x18>
 8005f30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f34:	b9d5      	cbnz	r5, 8005f6c <__sfp+0x64>
 8005f36:	4b16      	ldr	r3, [pc, #88]	; (8005f90 <__sfp+0x88>)
 8005f38:	60e3      	str	r3, [r4, #12]
 8005f3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f3e:	6665      	str	r5, [r4, #100]	; 0x64
 8005f40:	f000 f847 	bl	8005fd2 <__retarget_lock_init_recursive>
 8005f44:	f7ff ff96 	bl	8005e74 <__sfp_lock_release>
 8005f48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f50:	6025      	str	r5, [r4, #0]
 8005f52:	61a5      	str	r5, [r4, #24]
 8005f54:	2208      	movs	r2, #8
 8005f56:	4629      	mov	r1, r5
 8005f58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f5c:	f7ff fc1c 	bl	8005798 <memset>
 8005f60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f68:	4620      	mov	r0, r4
 8005f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f6c:	3468      	adds	r4, #104	; 0x68
 8005f6e:	e7d9      	b.n	8005f24 <__sfp+0x1c>
 8005f70:	2104      	movs	r1, #4
 8005f72:	4638      	mov	r0, r7
 8005f74:	f7ff ff62 	bl	8005e3c <__sfmoreglue>
 8005f78:	4604      	mov	r4, r0
 8005f7a:	6030      	str	r0, [r6, #0]
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	d1d5      	bne.n	8005f2c <__sfp+0x24>
 8005f80:	f7ff ff78 	bl	8005e74 <__sfp_lock_release>
 8005f84:	230c      	movs	r3, #12
 8005f86:	603b      	str	r3, [r7, #0]
 8005f88:	e7ee      	b.n	8005f68 <__sfp+0x60>
 8005f8a:	bf00      	nop
 8005f8c:	080089a0 	.word	0x080089a0
 8005f90:	ffff0001 	.word	0xffff0001

08005f94 <_fwalk_reent>:
 8005f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f98:	4606      	mov	r6, r0
 8005f9a:	4688      	mov	r8, r1
 8005f9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fa0:	2700      	movs	r7, #0
 8005fa2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fa6:	f1b9 0901 	subs.w	r9, r9, #1
 8005faa:	d505      	bpl.n	8005fb8 <_fwalk_reent+0x24>
 8005fac:	6824      	ldr	r4, [r4, #0]
 8005fae:	2c00      	cmp	r4, #0
 8005fb0:	d1f7      	bne.n	8005fa2 <_fwalk_reent+0xe>
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fb8:	89ab      	ldrh	r3, [r5, #12]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d907      	bls.n	8005fce <_fwalk_reent+0x3a>
 8005fbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	d003      	beq.n	8005fce <_fwalk_reent+0x3a>
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	4630      	mov	r0, r6
 8005fca:	47c0      	blx	r8
 8005fcc:	4307      	orrs	r7, r0
 8005fce:	3568      	adds	r5, #104	; 0x68
 8005fd0:	e7e9      	b.n	8005fa6 <_fwalk_reent+0x12>

08005fd2 <__retarget_lock_init_recursive>:
 8005fd2:	4770      	bx	lr

08005fd4 <__retarget_lock_acquire_recursive>:
 8005fd4:	4770      	bx	lr

08005fd6 <__retarget_lock_release_recursive>:
 8005fd6:	4770      	bx	lr

08005fd8 <__swhatbuf_r>:
 8005fd8:	b570      	push	{r4, r5, r6, lr}
 8005fda:	460e      	mov	r6, r1
 8005fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe0:	2900      	cmp	r1, #0
 8005fe2:	b096      	sub	sp, #88	; 0x58
 8005fe4:	4614      	mov	r4, r2
 8005fe6:	461d      	mov	r5, r3
 8005fe8:	da08      	bge.n	8005ffc <__swhatbuf_r+0x24>
 8005fea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	602a      	str	r2, [r5, #0]
 8005ff2:	061a      	lsls	r2, r3, #24
 8005ff4:	d410      	bmi.n	8006018 <__swhatbuf_r+0x40>
 8005ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ffa:	e00e      	b.n	800601a <__swhatbuf_r+0x42>
 8005ffc:	466a      	mov	r2, sp
 8005ffe:	f000 fd0d 	bl	8006a1c <_fstat_r>
 8006002:	2800      	cmp	r0, #0
 8006004:	dbf1      	blt.n	8005fea <__swhatbuf_r+0x12>
 8006006:	9a01      	ldr	r2, [sp, #4]
 8006008:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800600c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006010:	425a      	negs	r2, r3
 8006012:	415a      	adcs	r2, r3
 8006014:	602a      	str	r2, [r5, #0]
 8006016:	e7ee      	b.n	8005ff6 <__swhatbuf_r+0x1e>
 8006018:	2340      	movs	r3, #64	; 0x40
 800601a:	2000      	movs	r0, #0
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	b016      	add	sp, #88	; 0x58
 8006020:	bd70      	pop	{r4, r5, r6, pc}
	...

08006024 <__smakebuf_r>:
 8006024:	898b      	ldrh	r3, [r1, #12]
 8006026:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006028:	079d      	lsls	r5, r3, #30
 800602a:	4606      	mov	r6, r0
 800602c:	460c      	mov	r4, r1
 800602e:	d507      	bpl.n	8006040 <__smakebuf_r+0x1c>
 8006030:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006034:	6023      	str	r3, [r4, #0]
 8006036:	6123      	str	r3, [r4, #16]
 8006038:	2301      	movs	r3, #1
 800603a:	6163      	str	r3, [r4, #20]
 800603c:	b002      	add	sp, #8
 800603e:	bd70      	pop	{r4, r5, r6, pc}
 8006040:	ab01      	add	r3, sp, #4
 8006042:	466a      	mov	r2, sp
 8006044:	f7ff ffc8 	bl	8005fd8 <__swhatbuf_r>
 8006048:	9900      	ldr	r1, [sp, #0]
 800604a:	4605      	mov	r5, r0
 800604c:	4630      	mov	r0, r6
 800604e:	f7ff fc17 	bl	8005880 <_malloc_r>
 8006052:	b948      	cbnz	r0, 8006068 <__smakebuf_r+0x44>
 8006054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006058:	059a      	lsls	r2, r3, #22
 800605a:	d4ef      	bmi.n	800603c <__smakebuf_r+0x18>
 800605c:	f023 0303 	bic.w	r3, r3, #3
 8006060:	f043 0302 	orr.w	r3, r3, #2
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	e7e3      	b.n	8006030 <__smakebuf_r+0xc>
 8006068:	4b0d      	ldr	r3, [pc, #52]	; (80060a0 <__smakebuf_r+0x7c>)
 800606a:	62b3      	str	r3, [r6, #40]	; 0x28
 800606c:	89a3      	ldrh	r3, [r4, #12]
 800606e:	6020      	str	r0, [r4, #0]
 8006070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006074:	81a3      	strh	r3, [r4, #12]
 8006076:	9b00      	ldr	r3, [sp, #0]
 8006078:	6163      	str	r3, [r4, #20]
 800607a:	9b01      	ldr	r3, [sp, #4]
 800607c:	6120      	str	r0, [r4, #16]
 800607e:	b15b      	cbz	r3, 8006098 <__smakebuf_r+0x74>
 8006080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006084:	4630      	mov	r0, r6
 8006086:	f000 fcdb 	bl	8006a40 <_isatty_r>
 800608a:	b128      	cbz	r0, 8006098 <__smakebuf_r+0x74>
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	f023 0303 	bic.w	r3, r3, #3
 8006092:	f043 0301 	orr.w	r3, r3, #1
 8006096:	81a3      	strh	r3, [r4, #12]
 8006098:	89a0      	ldrh	r0, [r4, #12]
 800609a:	4305      	orrs	r5, r0
 800609c:	81a5      	strh	r5, [r4, #12]
 800609e:	e7cd      	b.n	800603c <__smakebuf_r+0x18>
 80060a0:	08005e31 	.word	0x08005e31

080060a4 <__malloc_lock>:
 80060a4:	4801      	ldr	r0, [pc, #4]	; (80060ac <__malloc_lock+0x8>)
 80060a6:	f7ff bf95 	b.w	8005fd4 <__retarget_lock_acquire_recursive>
 80060aa:	bf00      	nop
 80060ac:	200001e4 	.word	0x200001e4

080060b0 <__malloc_unlock>:
 80060b0:	4801      	ldr	r0, [pc, #4]	; (80060b8 <__malloc_unlock+0x8>)
 80060b2:	f7ff bf90 	b.w	8005fd6 <__retarget_lock_release_recursive>
 80060b6:	bf00      	nop
 80060b8:	200001e4 	.word	0x200001e4

080060bc <__ssputs_r>:
 80060bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060c0:	688e      	ldr	r6, [r1, #8]
 80060c2:	429e      	cmp	r6, r3
 80060c4:	4682      	mov	sl, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	4690      	mov	r8, r2
 80060ca:	461f      	mov	r7, r3
 80060cc:	d838      	bhi.n	8006140 <__ssputs_r+0x84>
 80060ce:	898a      	ldrh	r2, [r1, #12]
 80060d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060d4:	d032      	beq.n	800613c <__ssputs_r+0x80>
 80060d6:	6825      	ldr	r5, [r4, #0]
 80060d8:	6909      	ldr	r1, [r1, #16]
 80060da:	eba5 0901 	sub.w	r9, r5, r1
 80060de:	6965      	ldr	r5, [r4, #20]
 80060e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80060e8:	3301      	adds	r3, #1
 80060ea:	444b      	add	r3, r9
 80060ec:	106d      	asrs	r5, r5, #1
 80060ee:	429d      	cmp	r5, r3
 80060f0:	bf38      	it	cc
 80060f2:	461d      	movcc	r5, r3
 80060f4:	0553      	lsls	r3, r2, #21
 80060f6:	d531      	bpl.n	800615c <__ssputs_r+0xa0>
 80060f8:	4629      	mov	r1, r5
 80060fa:	f7ff fbc1 	bl	8005880 <_malloc_r>
 80060fe:	4606      	mov	r6, r0
 8006100:	b950      	cbnz	r0, 8006118 <__ssputs_r+0x5c>
 8006102:	230c      	movs	r3, #12
 8006104:	f8ca 3000 	str.w	r3, [sl]
 8006108:	89a3      	ldrh	r3, [r4, #12]
 800610a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800610e:	81a3      	strh	r3, [r4, #12]
 8006110:	f04f 30ff 	mov.w	r0, #4294967295
 8006114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006118:	6921      	ldr	r1, [r4, #16]
 800611a:	464a      	mov	r2, r9
 800611c:	f7ff fb2e 	bl	800577c <memcpy>
 8006120:	89a3      	ldrh	r3, [r4, #12]
 8006122:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800612a:	81a3      	strh	r3, [r4, #12]
 800612c:	6126      	str	r6, [r4, #16]
 800612e:	6165      	str	r5, [r4, #20]
 8006130:	444e      	add	r6, r9
 8006132:	eba5 0509 	sub.w	r5, r5, r9
 8006136:	6026      	str	r6, [r4, #0]
 8006138:	60a5      	str	r5, [r4, #8]
 800613a:	463e      	mov	r6, r7
 800613c:	42be      	cmp	r6, r7
 800613e:	d900      	bls.n	8006142 <__ssputs_r+0x86>
 8006140:	463e      	mov	r6, r7
 8006142:	6820      	ldr	r0, [r4, #0]
 8006144:	4632      	mov	r2, r6
 8006146:	4641      	mov	r1, r8
 8006148:	f000 fc9c 	bl	8006a84 <memmove>
 800614c:	68a3      	ldr	r3, [r4, #8]
 800614e:	1b9b      	subs	r3, r3, r6
 8006150:	60a3      	str	r3, [r4, #8]
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	4433      	add	r3, r6
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	2000      	movs	r0, #0
 800615a:	e7db      	b.n	8006114 <__ssputs_r+0x58>
 800615c:	462a      	mov	r2, r5
 800615e:	f000 fcab 	bl	8006ab8 <_realloc_r>
 8006162:	4606      	mov	r6, r0
 8006164:	2800      	cmp	r0, #0
 8006166:	d1e1      	bne.n	800612c <__ssputs_r+0x70>
 8006168:	6921      	ldr	r1, [r4, #16]
 800616a:	4650      	mov	r0, sl
 800616c:	f7ff fb1c 	bl	80057a8 <_free_r>
 8006170:	e7c7      	b.n	8006102 <__ssputs_r+0x46>
	...

08006174 <_svfiprintf_r>:
 8006174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006178:	4698      	mov	r8, r3
 800617a:	898b      	ldrh	r3, [r1, #12]
 800617c:	061b      	lsls	r3, r3, #24
 800617e:	b09d      	sub	sp, #116	; 0x74
 8006180:	4607      	mov	r7, r0
 8006182:	460d      	mov	r5, r1
 8006184:	4614      	mov	r4, r2
 8006186:	d50e      	bpl.n	80061a6 <_svfiprintf_r+0x32>
 8006188:	690b      	ldr	r3, [r1, #16]
 800618a:	b963      	cbnz	r3, 80061a6 <_svfiprintf_r+0x32>
 800618c:	2140      	movs	r1, #64	; 0x40
 800618e:	f7ff fb77 	bl	8005880 <_malloc_r>
 8006192:	6028      	str	r0, [r5, #0]
 8006194:	6128      	str	r0, [r5, #16]
 8006196:	b920      	cbnz	r0, 80061a2 <_svfiprintf_r+0x2e>
 8006198:	230c      	movs	r3, #12
 800619a:	603b      	str	r3, [r7, #0]
 800619c:	f04f 30ff 	mov.w	r0, #4294967295
 80061a0:	e0d1      	b.n	8006346 <_svfiprintf_r+0x1d2>
 80061a2:	2340      	movs	r3, #64	; 0x40
 80061a4:	616b      	str	r3, [r5, #20]
 80061a6:	2300      	movs	r3, #0
 80061a8:	9309      	str	r3, [sp, #36]	; 0x24
 80061aa:	2320      	movs	r3, #32
 80061ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061b4:	2330      	movs	r3, #48	; 0x30
 80061b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006360 <_svfiprintf_r+0x1ec>
 80061ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061be:	f04f 0901 	mov.w	r9, #1
 80061c2:	4623      	mov	r3, r4
 80061c4:	469a      	mov	sl, r3
 80061c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ca:	b10a      	cbz	r2, 80061d0 <_svfiprintf_r+0x5c>
 80061cc:	2a25      	cmp	r2, #37	; 0x25
 80061ce:	d1f9      	bne.n	80061c4 <_svfiprintf_r+0x50>
 80061d0:	ebba 0b04 	subs.w	fp, sl, r4
 80061d4:	d00b      	beq.n	80061ee <_svfiprintf_r+0x7a>
 80061d6:	465b      	mov	r3, fp
 80061d8:	4622      	mov	r2, r4
 80061da:	4629      	mov	r1, r5
 80061dc:	4638      	mov	r0, r7
 80061de:	f7ff ff6d 	bl	80060bc <__ssputs_r>
 80061e2:	3001      	adds	r0, #1
 80061e4:	f000 80aa 	beq.w	800633c <_svfiprintf_r+0x1c8>
 80061e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061ea:	445a      	add	r2, fp
 80061ec:	9209      	str	r2, [sp, #36]	; 0x24
 80061ee:	f89a 3000 	ldrb.w	r3, [sl]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f000 80a2 	beq.w	800633c <_svfiprintf_r+0x1c8>
 80061f8:	2300      	movs	r3, #0
 80061fa:	f04f 32ff 	mov.w	r2, #4294967295
 80061fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006202:	f10a 0a01 	add.w	sl, sl, #1
 8006206:	9304      	str	r3, [sp, #16]
 8006208:	9307      	str	r3, [sp, #28]
 800620a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800620e:	931a      	str	r3, [sp, #104]	; 0x68
 8006210:	4654      	mov	r4, sl
 8006212:	2205      	movs	r2, #5
 8006214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006218:	4851      	ldr	r0, [pc, #324]	; (8006360 <_svfiprintf_r+0x1ec>)
 800621a:	f7f9 fff9 	bl	8000210 <memchr>
 800621e:	9a04      	ldr	r2, [sp, #16]
 8006220:	b9d8      	cbnz	r0, 800625a <_svfiprintf_r+0xe6>
 8006222:	06d0      	lsls	r0, r2, #27
 8006224:	bf44      	itt	mi
 8006226:	2320      	movmi	r3, #32
 8006228:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800622c:	0711      	lsls	r1, r2, #28
 800622e:	bf44      	itt	mi
 8006230:	232b      	movmi	r3, #43	; 0x2b
 8006232:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006236:	f89a 3000 	ldrb.w	r3, [sl]
 800623a:	2b2a      	cmp	r3, #42	; 0x2a
 800623c:	d015      	beq.n	800626a <_svfiprintf_r+0xf6>
 800623e:	9a07      	ldr	r2, [sp, #28]
 8006240:	4654      	mov	r4, sl
 8006242:	2000      	movs	r0, #0
 8006244:	f04f 0c0a 	mov.w	ip, #10
 8006248:	4621      	mov	r1, r4
 800624a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800624e:	3b30      	subs	r3, #48	; 0x30
 8006250:	2b09      	cmp	r3, #9
 8006252:	d94e      	bls.n	80062f2 <_svfiprintf_r+0x17e>
 8006254:	b1b0      	cbz	r0, 8006284 <_svfiprintf_r+0x110>
 8006256:	9207      	str	r2, [sp, #28]
 8006258:	e014      	b.n	8006284 <_svfiprintf_r+0x110>
 800625a:	eba0 0308 	sub.w	r3, r0, r8
 800625e:	fa09 f303 	lsl.w	r3, r9, r3
 8006262:	4313      	orrs	r3, r2
 8006264:	9304      	str	r3, [sp, #16]
 8006266:	46a2      	mov	sl, r4
 8006268:	e7d2      	b.n	8006210 <_svfiprintf_r+0x9c>
 800626a:	9b03      	ldr	r3, [sp, #12]
 800626c:	1d19      	adds	r1, r3, #4
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	9103      	str	r1, [sp, #12]
 8006272:	2b00      	cmp	r3, #0
 8006274:	bfbb      	ittet	lt
 8006276:	425b      	neglt	r3, r3
 8006278:	f042 0202 	orrlt.w	r2, r2, #2
 800627c:	9307      	strge	r3, [sp, #28]
 800627e:	9307      	strlt	r3, [sp, #28]
 8006280:	bfb8      	it	lt
 8006282:	9204      	strlt	r2, [sp, #16]
 8006284:	7823      	ldrb	r3, [r4, #0]
 8006286:	2b2e      	cmp	r3, #46	; 0x2e
 8006288:	d10c      	bne.n	80062a4 <_svfiprintf_r+0x130>
 800628a:	7863      	ldrb	r3, [r4, #1]
 800628c:	2b2a      	cmp	r3, #42	; 0x2a
 800628e:	d135      	bne.n	80062fc <_svfiprintf_r+0x188>
 8006290:	9b03      	ldr	r3, [sp, #12]
 8006292:	1d1a      	adds	r2, r3, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	9203      	str	r2, [sp, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	bfb8      	it	lt
 800629c:	f04f 33ff 	movlt.w	r3, #4294967295
 80062a0:	3402      	adds	r4, #2
 80062a2:	9305      	str	r3, [sp, #20]
 80062a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006370 <_svfiprintf_r+0x1fc>
 80062a8:	7821      	ldrb	r1, [r4, #0]
 80062aa:	2203      	movs	r2, #3
 80062ac:	4650      	mov	r0, sl
 80062ae:	f7f9 ffaf 	bl	8000210 <memchr>
 80062b2:	b140      	cbz	r0, 80062c6 <_svfiprintf_r+0x152>
 80062b4:	2340      	movs	r3, #64	; 0x40
 80062b6:	eba0 000a 	sub.w	r0, r0, sl
 80062ba:	fa03 f000 	lsl.w	r0, r3, r0
 80062be:	9b04      	ldr	r3, [sp, #16]
 80062c0:	4303      	orrs	r3, r0
 80062c2:	3401      	adds	r4, #1
 80062c4:	9304      	str	r3, [sp, #16]
 80062c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ca:	4826      	ldr	r0, [pc, #152]	; (8006364 <_svfiprintf_r+0x1f0>)
 80062cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062d0:	2206      	movs	r2, #6
 80062d2:	f7f9 ff9d 	bl	8000210 <memchr>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d038      	beq.n	800634c <_svfiprintf_r+0x1d8>
 80062da:	4b23      	ldr	r3, [pc, #140]	; (8006368 <_svfiprintf_r+0x1f4>)
 80062dc:	bb1b      	cbnz	r3, 8006326 <_svfiprintf_r+0x1b2>
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	3307      	adds	r3, #7
 80062e2:	f023 0307 	bic.w	r3, r3, #7
 80062e6:	3308      	adds	r3, #8
 80062e8:	9303      	str	r3, [sp, #12]
 80062ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ec:	4433      	add	r3, r6
 80062ee:	9309      	str	r3, [sp, #36]	; 0x24
 80062f0:	e767      	b.n	80061c2 <_svfiprintf_r+0x4e>
 80062f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062f6:	460c      	mov	r4, r1
 80062f8:	2001      	movs	r0, #1
 80062fa:	e7a5      	b.n	8006248 <_svfiprintf_r+0xd4>
 80062fc:	2300      	movs	r3, #0
 80062fe:	3401      	adds	r4, #1
 8006300:	9305      	str	r3, [sp, #20]
 8006302:	4619      	mov	r1, r3
 8006304:	f04f 0c0a 	mov.w	ip, #10
 8006308:	4620      	mov	r0, r4
 800630a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800630e:	3a30      	subs	r2, #48	; 0x30
 8006310:	2a09      	cmp	r2, #9
 8006312:	d903      	bls.n	800631c <_svfiprintf_r+0x1a8>
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0c5      	beq.n	80062a4 <_svfiprintf_r+0x130>
 8006318:	9105      	str	r1, [sp, #20]
 800631a:	e7c3      	b.n	80062a4 <_svfiprintf_r+0x130>
 800631c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006320:	4604      	mov	r4, r0
 8006322:	2301      	movs	r3, #1
 8006324:	e7f0      	b.n	8006308 <_svfiprintf_r+0x194>
 8006326:	ab03      	add	r3, sp, #12
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	462a      	mov	r2, r5
 800632c:	4b0f      	ldr	r3, [pc, #60]	; (800636c <_svfiprintf_r+0x1f8>)
 800632e:	a904      	add	r1, sp, #16
 8006330:	4638      	mov	r0, r7
 8006332:	f3af 8000 	nop.w
 8006336:	1c42      	adds	r2, r0, #1
 8006338:	4606      	mov	r6, r0
 800633a:	d1d6      	bne.n	80062ea <_svfiprintf_r+0x176>
 800633c:	89ab      	ldrh	r3, [r5, #12]
 800633e:	065b      	lsls	r3, r3, #25
 8006340:	f53f af2c 	bmi.w	800619c <_svfiprintf_r+0x28>
 8006344:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006346:	b01d      	add	sp, #116	; 0x74
 8006348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634c:	ab03      	add	r3, sp, #12
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	462a      	mov	r2, r5
 8006352:	4b06      	ldr	r3, [pc, #24]	; (800636c <_svfiprintf_r+0x1f8>)
 8006354:	a904      	add	r1, sp, #16
 8006356:	4638      	mov	r0, r7
 8006358:	f000 f9d4 	bl	8006704 <_printf_i>
 800635c:	e7eb      	b.n	8006336 <_svfiprintf_r+0x1c2>
 800635e:	bf00      	nop
 8006360:	08008a04 	.word	0x08008a04
 8006364:	08008a0e 	.word	0x08008a0e
 8006368:	00000000 	.word	0x00000000
 800636c:	080060bd 	.word	0x080060bd
 8006370:	08008a0a 	.word	0x08008a0a

08006374 <__sfputc_r>:
 8006374:	6893      	ldr	r3, [r2, #8]
 8006376:	3b01      	subs	r3, #1
 8006378:	2b00      	cmp	r3, #0
 800637a:	b410      	push	{r4}
 800637c:	6093      	str	r3, [r2, #8]
 800637e:	da08      	bge.n	8006392 <__sfputc_r+0x1e>
 8006380:	6994      	ldr	r4, [r2, #24]
 8006382:	42a3      	cmp	r3, r4
 8006384:	db01      	blt.n	800638a <__sfputc_r+0x16>
 8006386:	290a      	cmp	r1, #10
 8006388:	d103      	bne.n	8006392 <__sfputc_r+0x1e>
 800638a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800638e:	f7ff bba9 	b.w	8005ae4 <__swbuf_r>
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	1c58      	adds	r0, r3, #1
 8006396:	6010      	str	r0, [r2, #0]
 8006398:	7019      	strb	r1, [r3, #0]
 800639a:	4608      	mov	r0, r1
 800639c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <__sfputs_r>:
 80063a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063a4:	4606      	mov	r6, r0
 80063a6:	460f      	mov	r7, r1
 80063a8:	4614      	mov	r4, r2
 80063aa:	18d5      	adds	r5, r2, r3
 80063ac:	42ac      	cmp	r4, r5
 80063ae:	d101      	bne.n	80063b4 <__sfputs_r+0x12>
 80063b0:	2000      	movs	r0, #0
 80063b2:	e007      	b.n	80063c4 <__sfputs_r+0x22>
 80063b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063b8:	463a      	mov	r2, r7
 80063ba:	4630      	mov	r0, r6
 80063bc:	f7ff ffda 	bl	8006374 <__sfputc_r>
 80063c0:	1c43      	adds	r3, r0, #1
 80063c2:	d1f3      	bne.n	80063ac <__sfputs_r+0xa>
 80063c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080063c8 <_vfiprintf_r>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	460d      	mov	r5, r1
 80063ce:	b09d      	sub	sp, #116	; 0x74
 80063d0:	4614      	mov	r4, r2
 80063d2:	4698      	mov	r8, r3
 80063d4:	4606      	mov	r6, r0
 80063d6:	b118      	cbz	r0, 80063e0 <_vfiprintf_r+0x18>
 80063d8:	6983      	ldr	r3, [r0, #24]
 80063da:	b90b      	cbnz	r3, 80063e0 <_vfiprintf_r+0x18>
 80063dc:	f7ff fd5c 	bl	8005e98 <__sinit>
 80063e0:	4b89      	ldr	r3, [pc, #548]	; (8006608 <_vfiprintf_r+0x240>)
 80063e2:	429d      	cmp	r5, r3
 80063e4:	d11b      	bne.n	800641e <_vfiprintf_r+0x56>
 80063e6:	6875      	ldr	r5, [r6, #4]
 80063e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063ea:	07d9      	lsls	r1, r3, #31
 80063ec:	d405      	bmi.n	80063fa <_vfiprintf_r+0x32>
 80063ee:	89ab      	ldrh	r3, [r5, #12]
 80063f0:	059a      	lsls	r2, r3, #22
 80063f2:	d402      	bmi.n	80063fa <_vfiprintf_r+0x32>
 80063f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063f6:	f7ff fded 	bl	8005fd4 <__retarget_lock_acquire_recursive>
 80063fa:	89ab      	ldrh	r3, [r5, #12]
 80063fc:	071b      	lsls	r3, r3, #28
 80063fe:	d501      	bpl.n	8006404 <_vfiprintf_r+0x3c>
 8006400:	692b      	ldr	r3, [r5, #16]
 8006402:	b9eb      	cbnz	r3, 8006440 <_vfiprintf_r+0x78>
 8006404:	4629      	mov	r1, r5
 8006406:	4630      	mov	r0, r6
 8006408:	f7ff fbbe 	bl	8005b88 <__swsetup_r>
 800640c:	b1c0      	cbz	r0, 8006440 <_vfiprintf_r+0x78>
 800640e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006410:	07dc      	lsls	r4, r3, #31
 8006412:	d50e      	bpl.n	8006432 <_vfiprintf_r+0x6a>
 8006414:	f04f 30ff 	mov.w	r0, #4294967295
 8006418:	b01d      	add	sp, #116	; 0x74
 800641a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800641e:	4b7b      	ldr	r3, [pc, #492]	; (800660c <_vfiprintf_r+0x244>)
 8006420:	429d      	cmp	r5, r3
 8006422:	d101      	bne.n	8006428 <_vfiprintf_r+0x60>
 8006424:	68b5      	ldr	r5, [r6, #8]
 8006426:	e7df      	b.n	80063e8 <_vfiprintf_r+0x20>
 8006428:	4b79      	ldr	r3, [pc, #484]	; (8006610 <_vfiprintf_r+0x248>)
 800642a:	429d      	cmp	r5, r3
 800642c:	bf08      	it	eq
 800642e:	68f5      	ldreq	r5, [r6, #12]
 8006430:	e7da      	b.n	80063e8 <_vfiprintf_r+0x20>
 8006432:	89ab      	ldrh	r3, [r5, #12]
 8006434:	0598      	lsls	r0, r3, #22
 8006436:	d4ed      	bmi.n	8006414 <_vfiprintf_r+0x4c>
 8006438:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800643a:	f7ff fdcc 	bl	8005fd6 <__retarget_lock_release_recursive>
 800643e:	e7e9      	b.n	8006414 <_vfiprintf_r+0x4c>
 8006440:	2300      	movs	r3, #0
 8006442:	9309      	str	r3, [sp, #36]	; 0x24
 8006444:	2320      	movs	r3, #32
 8006446:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800644a:	f8cd 800c 	str.w	r8, [sp, #12]
 800644e:	2330      	movs	r3, #48	; 0x30
 8006450:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006614 <_vfiprintf_r+0x24c>
 8006454:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006458:	f04f 0901 	mov.w	r9, #1
 800645c:	4623      	mov	r3, r4
 800645e:	469a      	mov	sl, r3
 8006460:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006464:	b10a      	cbz	r2, 800646a <_vfiprintf_r+0xa2>
 8006466:	2a25      	cmp	r2, #37	; 0x25
 8006468:	d1f9      	bne.n	800645e <_vfiprintf_r+0x96>
 800646a:	ebba 0b04 	subs.w	fp, sl, r4
 800646e:	d00b      	beq.n	8006488 <_vfiprintf_r+0xc0>
 8006470:	465b      	mov	r3, fp
 8006472:	4622      	mov	r2, r4
 8006474:	4629      	mov	r1, r5
 8006476:	4630      	mov	r0, r6
 8006478:	f7ff ff93 	bl	80063a2 <__sfputs_r>
 800647c:	3001      	adds	r0, #1
 800647e:	f000 80aa 	beq.w	80065d6 <_vfiprintf_r+0x20e>
 8006482:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006484:	445a      	add	r2, fp
 8006486:	9209      	str	r2, [sp, #36]	; 0x24
 8006488:	f89a 3000 	ldrb.w	r3, [sl]
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 80a2 	beq.w	80065d6 <_vfiprintf_r+0x20e>
 8006492:	2300      	movs	r3, #0
 8006494:	f04f 32ff 	mov.w	r2, #4294967295
 8006498:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800649c:	f10a 0a01 	add.w	sl, sl, #1
 80064a0:	9304      	str	r3, [sp, #16]
 80064a2:	9307      	str	r3, [sp, #28]
 80064a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064a8:	931a      	str	r3, [sp, #104]	; 0x68
 80064aa:	4654      	mov	r4, sl
 80064ac:	2205      	movs	r2, #5
 80064ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064b2:	4858      	ldr	r0, [pc, #352]	; (8006614 <_vfiprintf_r+0x24c>)
 80064b4:	f7f9 feac 	bl	8000210 <memchr>
 80064b8:	9a04      	ldr	r2, [sp, #16]
 80064ba:	b9d8      	cbnz	r0, 80064f4 <_vfiprintf_r+0x12c>
 80064bc:	06d1      	lsls	r1, r2, #27
 80064be:	bf44      	itt	mi
 80064c0:	2320      	movmi	r3, #32
 80064c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064c6:	0713      	lsls	r3, r2, #28
 80064c8:	bf44      	itt	mi
 80064ca:	232b      	movmi	r3, #43	; 0x2b
 80064cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80064d0:	f89a 3000 	ldrb.w	r3, [sl]
 80064d4:	2b2a      	cmp	r3, #42	; 0x2a
 80064d6:	d015      	beq.n	8006504 <_vfiprintf_r+0x13c>
 80064d8:	9a07      	ldr	r2, [sp, #28]
 80064da:	4654      	mov	r4, sl
 80064dc:	2000      	movs	r0, #0
 80064de:	f04f 0c0a 	mov.w	ip, #10
 80064e2:	4621      	mov	r1, r4
 80064e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064e8:	3b30      	subs	r3, #48	; 0x30
 80064ea:	2b09      	cmp	r3, #9
 80064ec:	d94e      	bls.n	800658c <_vfiprintf_r+0x1c4>
 80064ee:	b1b0      	cbz	r0, 800651e <_vfiprintf_r+0x156>
 80064f0:	9207      	str	r2, [sp, #28]
 80064f2:	e014      	b.n	800651e <_vfiprintf_r+0x156>
 80064f4:	eba0 0308 	sub.w	r3, r0, r8
 80064f8:	fa09 f303 	lsl.w	r3, r9, r3
 80064fc:	4313      	orrs	r3, r2
 80064fe:	9304      	str	r3, [sp, #16]
 8006500:	46a2      	mov	sl, r4
 8006502:	e7d2      	b.n	80064aa <_vfiprintf_r+0xe2>
 8006504:	9b03      	ldr	r3, [sp, #12]
 8006506:	1d19      	adds	r1, r3, #4
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	9103      	str	r1, [sp, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	bfbb      	ittet	lt
 8006510:	425b      	neglt	r3, r3
 8006512:	f042 0202 	orrlt.w	r2, r2, #2
 8006516:	9307      	strge	r3, [sp, #28]
 8006518:	9307      	strlt	r3, [sp, #28]
 800651a:	bfb8      	it	lt
 800651c:	9204      	strlt	r2, [sp, #16]
 800651e:	7823      	ldrb	r3, [r4, #0]
 8006520:	2b2e      	cmp	r3, #46	; 0x2e
 8006522:	d10c      	bne.n	800653e <_vfiprintf_r+0x176>
 8006524:	7863      	ldrb	r3, [r4, #1]
 8006526:	2b2a      	cmp	r3, #42	; 0x2a
 8006528:	d135      	bne.n	8006596 <_vfiprintf_r+0x1ce>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	1d1a      	adds	r2, r3, #4
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	9203      	str	r2, [sp, #12]
 8006532:	2b00      	cmp	r3, #0
 8006534:	bfb8      	it	lt
 8006536:	f04f 33ff 	movlt.w	r3, #4294967295
 800653a:	3402      	adds	r4, #2
 800653c:	9305      	str	r3, [sp, #20]
 800653e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006624 <_vfiprintf_r+0x25c>
 8006542:	7821      	ldrb	r1, [r4, #0]
 8006544:	2203      	movs	r2, #3
 8006546:	4650      	mov	r0, sl
 8006548:	f7f9 fe62 	bl	8000210 <memchr>
 800654c:	b140      	cbz	r0, 8006560 <_vfiprintf_r+0x198>
 800654e:	2340      	movs	r3, #64	; 0x40
 8006550:	eba0 000a 	sub.w	r0, r0, sl
 8006554:	fa03 f000 	lsl.w	r0, r3, r0
 8006558:	9b04      	ldr	r3, [sp, #16]
 800655a:	4303      	orrs	r3, r0
 800655c:	3401      	adds	r4, #1
 800655e:	9304      	str	r3, [sp, #16]
 8006560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006564:	482c      	ldr	r0, [pc, #176]	; (8006618 <_vfiprintf_r+0x250>)
 8006566:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800656a:	2206      	movs	r2, #6
 800656c:	f7f9 fe50 	bl	8000210 <memchr>
 8006570:	2800      	cmp	r0, #0
 8006572:	d03f      	beq.n	80065f4 <_vfiprintf_r+0x22c>
 8006574:	4b29      	ldr	r3, [pc, #164]	; (800661c <_vfiprintf_r+0x254>)
 8006576:	bb1b      	cbnz	r3, 80065c0 <_vfiprintf_r+0x1f8>
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	3307      	adds	r3, #7
 800657c:	f023 0307 	bic.w	r3, r3, #7
 8006580:	3308      	adds	r3, #8
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006586:	443b      	add	r3, r7
 8006588:	9309      	str	r3, [sp, #36]	; 0x24
 800658a:	e767      	b.n	800645c <_vfiprintf_r+0x94>
 800658c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006590:	460c      	mov	r4, r1
 8006592:	2001      	movs	r0, #1
 8006594:	e7a5      	b.n	80064e2 <_vfiprintf_r+0x11a>
 8006596:	2300      	movs	r3, #0
 8006598:	3401      	adds	r4, #1
 800659a:	9305      	str	r3, [sp, #20]
 800659c:	4619      	mov	r1, r3
 800659e:	f04f 0c0a 	mov.w	ip, #10
 80065a2:	4620      	mov	r0, r4
 80065a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065a8:	3a30      	subs	r2, #48	; 0x30
 80065aa:	2a09      	cmp	r2, #9
 80065ac:	d903      	bls.n	80065b6 <_vfiprintf_r+0x1ee>
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d0c5      	beq.n	800653e <_vfiprintf_r+0x176>
 80065b2:	9105      	str	r1, [sp, #20]
 80065b4:	e7c3      	b.n	800653e <_vfiprintf_r+0x176>
 80065b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80065ba:	4604      	mov	r4, r0
 80065bc:	2301      	movs	r3, #1
 80065be:	e7f0      	b.n	80065a2 <_vfiprintf_r+0x1da>
 80065c0:	ab03      	add	r3, sp, #12
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	462a      	mov	r2, r5
 80065c6:	4b16      	ldr	r3, [pc, #88]	; (8006620 <_vfiprintf_r+0x258>)
 80065c8:	a904      	add	r1, sp, #16
 80065ca:	4630      	mov	r0, r6
 80065cc:	f3af 8000 	nop.w
 80065d0:	4607      	mov	r7, r0
 80065d2:	1c78      	adds	r0, r7, #1
 80065d4:	d1d6      	bne.n	8006584 <_vfiprintf_r+0x1bc>
 80065d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065d8:	07d9      	lsls	r1, r3, #31
 80065da:	d405      	bmi.n	80065e8 <_vfiprintf_r+0x220>
 80065dc:	89ab      	ldrh	r3, [r5, #12]
 80065de:	059a      	lsls	r2, r3, #22
 80065e0:	d402      	bmi.n	80065e8 <_vfiprintf_r+0x220>
 80065e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065e4:	f7ff fcf7 	bl	8005fd6 <__retarget_lock_release_recursive>
 80065e8:	89ab      	ldrh	r3, [r5, #12]
 80065ea:	065b      	lsls	r3, r3, #25
 80065ec:	f53f af12 	bmi.w	8006414 <_vfiprintf_r+0x4c>
 80065f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065f2:	e711      	b.n	8006418 <_vfiprintf_r+0x50>
 80065f4:	ab03      	add	r3, sp, #12
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	462a      	mov	r2, r5
 80065fa:	4b09      	ldr	r3, [pc, #36]	; (8006620 <_vfiprintf_r+0x258>)
 80065fc:	a904      	add	r1, sp, #16
 80065fe:	4630      	mov	r0, r6
 8006600:	f000 f880 	bl	8006704 <_printf_i>
 8006604:	e7e4      	b.n	80065d0 <_vfiprintf_r+0x208>
 8006606:	bf00      	nop
 8006608:	080089c4 	.word	0x080089c4
 800660c:	080089e4 	.word	0x080089e4
 8006610:	080089a4 	.word	0x080089a4
 8006614:	08008a04 	.word	0x08008a04
 8006618:	08008a0e 	.word	0x08008a0e
 800661c:	00000000 	.word	0x00000000
 8006620:	080063a3 	.word	0x080063a3
 8006624:	08008a0a 	.word	0x08008a0a

08006628 <_printf_common>:
 8006628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800662c:	4616      	mov	r6, r2
 800662e:	4699      	mov	r9, r3
 8006630:	688a      	ldr	r2, [r1, #8]
 8006632:	690b      	ldr	r3, [r1, #16]
 8006634:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006638:	4293      	cmp	r3, r2
 800663a:	bfb8      	it	lt
 800663c:	4613      	movlt	r3, r2
 800663e:	6033      	str	r3, [r6, #0]
 8006640:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006644:	4607      	mov	r7, r0
 8006646:	460c      	mov	r4, r1
 8006648:	b10a      	cbz	r2, 800664e <_printf_common+0x26>
 800664a:	3301      	adds	r3, #1
 800664c:	6033      	str	r3, [r6, #0]
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	0699      	lsls	r1, r3, #26
 8006652:	bf42      	ittt	mi
 8006654:	6833      	ldrmi	r3, [r6, #0]
 8006656:	3302      	addmi	r3, #2
 8006658:	6033      	strmi	r3, [r6, #0]
 800665a:	6825      	ldr	r5, [r4, #0]
 800665c:	f015 0506 	ands.w	r5, r5, #6
 8006660:	d106      	bne.n	8006670 <_printf_common+0x48>
 8006662:	f104 0a19 	add.w	sl, r4, #25
 8006666:	68e3      	ldr	r3, [r4, #12]
 8006668:	6832      	ldr	r2, [r6, #0]
 800666a:	1a9b      	subs	r3, r3, r2
 800666c:	42ab      	cmp	r3, r5
 800666e:	dc26      	bgt.n	80066be <_printf_common+0x96>
 8006670:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006674:	1e13      	subs	r3, r2, #0
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	bf18      	it	ne
 800667a:	2301      	movne	r3, #1
 800667c:	0692      	lsls	r2, r2, #26
 800667e:	d42b      	bmi.n	80066d8 <_printf_common+0xb0>
 8006680:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006684:	4649      	mov	r1, r9
 8006686:	4638      	mov	r0, r7
 8006688:	47c0      	blx	r8
 800668a:	3001      	adds	r0, #1
 800668c:	d01e      	beq.n	80066cc <_printf_common+0xa4>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	68e5      	ldr	r5, [r4, #12]
 8006692:	6832      	ldr	r2, [r6, #0]
 8006694:	f003 0306 	and.w	r3, r3, #6
 8006698:	2b04      	cmp	r3, #4
 800669a:	bf08      	it	eq
 800669c:	1aad      	subeq	r5, r5, r2
 800669e:	68a3      	ldr	r3, [r4, #8]
 80066a0:	6922      	ldr	r2, [r4, #16]
 80066a2:	bf0c      	ite	eq
 80066a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066a8:	2500      	movne	r5, #0
 80066aa:	4293      	cmp	r3, r2
 80066ac:	bfc4      	itt	gt
 80066ae:	1a9b      	subgt	r3, r3, r2
 80066b0:	18ed      	addgt	r5, r5, r3
 80066b2:	2600      	movs	r6, #0
 80066b4:	341a      	adds	r4, #26
 80066b6:	42b5      	cmp	r5, r6
 80066b8:	d11a      	bne.n	80066f0 <_printf_common+0xc8>
 80066ba:	2000      	movs	r0, #0
 80066bc:	e008      	b.n	80066d0 <_printf_common+0xa8>
 80066be:	2301      	movs	r3, #1
 80066c0:	4652      	mov	r2, sl
 80066c2:	4649      	mov	r1, r9
 80066c4:	4638      	mov	r0, r7
 80066c6:	47c0      	blx	r8
 80066c8:	3001      	adds	r0, #1
 80066ca:	d103      	bne.n	80066d4 <_printf_common+0xac>
 80066cc:	f04f 30ff 	mov.w	r0, #4294967295
 80066d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d4:	3501      	adds	r5, #1
 80066d6:	e7c6      	b.n	8006666 <_printf_common+0x3e>
 80066d8:	18e1      	adds	r1, r4, r3
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	2030      	movs	r0, #48	; 0x30
 80066de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066e2:	4422      	add	r2, r4
 80066e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066ec:	3302      	adds	r3, #2
 80066ee:	e7c7      	b.n	8006680 <_printf_common+0x58>
 80066f0:	2301      	movs	r3, #1
 80066f2:	4622      	mov	r2, r4
 80066f4:	4649      	mov	r1, r9
 80066f6:	4638      	mov	r0, r7
 80066f8:	47c0      	blx	r8
 80066fa:	3001      	adds	r0, #1
 80066fc:	d0e6      	beq.n	80066cc <_printf_common+0xa4>
 80066fe:	3601      	adds	r6, #1
 8006700:	e7d9      	b.n	80066b6 <_printf_common+0x8e>
	...

08006704 <_printf_i>:
 8006704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006708:	7e0f      	ldrb	r7, [r1, #24]
 800670a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800670c:	2f78      	cmp	r7, #120	; 0x78
 800670e:	4691      	mov	r9, r2
 8006710:	4680      	mov	r8, r0
 8006712:	460c      	mov	r4, r1
 8006714:	469a      	mov	sl, r3
 8006716:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800671a:	d807      	bhi.n	800672c <_printf_i+0x28>
 800671c:	2f62      	cmp	r7, #98	; 0x62
 800671e:	d80a      	bhi.n	8006736 <_printf_i+0x32>
 8006720:	2f00      	cmp	r7, #0
 8006722:	f000 80d8 	beq.w	80068d6 <_printf_i+0x1d2>
 8006726:	2f58      	cmp	r7, #88	; 0x58
 8006728:	f000 80a3 	beq.w	8006872 <_printf_i+0x16e>
 800672c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006730:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006734:	e03a      	b.n	80067ac <_printf_i+0xa8>
 8006736:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800673a:	2b15      	cmp	r3, #21
 800673c:	d8f6      	bhi.n	800672c <_printf_i+0x28>
 800673e:	a101      	add	r1, pc, #4	; (adr r1, 8006744 <_printf_i+0x40>)
 8006740:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006744:	0800679d 	.word	0x0800679d
 8006748:	080067b1 	.word	0x080067b1
 800674c:	0800672d 	.word	0x0800672d
 8006750:	0800672d 	.word	0x0800672d
 8006754:	0800672d 	.word	0x0800672d
 8006758:	0800672d 	.word	0x0800672d
 800675c:	080067b1 	.word	0x080067b1
 8006760:	0800672d 	.word	0x0800672d
 8006764:	0800672d 	.word	0x0800672d
 8006768:	0800672d 	.word	0x0800672d
 800676c:	0800672d 	.word	0x0800672d
 8006770:	080068bd 	.word	0x080068bd
 8006774:	080067e1 	.word	0x080067e1
 8006778:	0800689f 	.word	0x0800689f
 800677c:	0800672d 	.word	0x0800672d
 8006780:	0800672d 	.word	0x0800672d
 8006784:	080068df 	.word	0x080068df
 8006788:	0800672d 	.word	0x0800672d
 800678c:	080067e1 	.word	0x080067e1
 8006790:	0800672d 	.word	0x0800672d
 8006794:	0800672d 	.word	0x0800672d
 8006798:	080068a7 	.word	0x080068a7
 800679c:	682b      	ldr	r3, [r5, #0]
 800679e:	1d1a      	adds	r2, r3, #4
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	602a      	str	r2, [r5, #0]
 80067a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067ac:	2301      	movs	r3, #1
 80067ae:	e0a3      	b.n	80068f8 <_printf_i+0x1f4>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	6829      	ldr	r1, [r5, #0]
 80067b4:	0606      	lsls	r6, r0, #24
 80067b6:	f101 0304 	add.w	r3, r1, #4
 80067ba:	d50a      	bpl.n	80067d2 <_printf_i+0xce>
 80067bc:	680e      	ldr	r6, [r1, #0]
 80067be:	602b      	str	r3, [r5, #0]
 80067c0:	2e00      	cmp	r6, #0
 80067c2:	da03      	bge.n	80067cc <_printf_i+0xc8>
 80067c4:	232d      	movs	r3, #45	; 0x2d
 80067c6:	4276      	negs	r6, r6
 80067c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067cc:	485e      	ldr	r0, [pc, #376]	; (8006948 <_printf_i+0x244>)
 80067ce:	230a      	movs	r3, #10
 80067d0:	e019      	b.n	8006806 <_printf_i+0x102>
 80067d2:	680e      	ldr	r6, [r1, #0]
 80067d4:	602b      	str	r3, [r5, #0]
 80067d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067da:	bf18      	it	ne
 80067dc:	b236      	sxthne	r6, r6
 80067de:	e7ef      	b.n	80067c0 <_printf_i+0xbc>
 80067e0:	682b      	ldr	r3, [r5, #0]
 80067e2:	6820      	ldr	r0, [r4, #0]
 80067e4:	1d19      	adds	r1, r3, #4
 80067e6:	6029      	str	r1, [r5, #0]
 80067e8:	0601      	lsls	r1, r0, #24
 80067ea:	d501      	bpl.n	80067f0 <_printf_i+0xec>
 80067ec:	681e      	ldr	r6, [r3, #0]
 80067ee:	e002      	b.n	80067f6 <_printf_i+0xf2>
 80067f0:	0646      	lsls	r6, r0, #25
 80067f2:	d5fb      	bpl.n	80067ec <_printf_i+0xe8>
 80067f4:	881e      	ldrh	r6, [r3, #0]
 80067f6:	4854      	ldr	r0, [pc, #336]	; (8006948 <_printf_i+0x244>)
 80067f8:	2f6f      	cmp	r7, #111	; 0x6f
 80067fa:	bf0c      	ite	eq
 80067fc:	2308      	moveq	r3, #8
 80067fe:	230a      	movne	r3, #10
 8006800:	2100      	movs	r1, #0
 8006802:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006806:	6865      	ldr	r5, [r4, #4]
 8006808:	60a5      	str	r5, [r4, #8]
 800680a:	2d00      	cmp	r5, #0
 800680c:	bfa2      	ittt	ge
 800680e:	6821      	ldrge	r1, [r4, #0]
 8006810:	f021 0104 	bicge.w	r1, r1, #4
 8006814:	6021      	strge	r1, [r4, #0]
 8006816:	b90e      	cbnz	r6, 800681c <_printf_i+0x118>
 8006818:	2d00      	cmp	r5, #0
 800681a:	d04d      	beq.n	80068b8 <_printf_i+0x1b4>
 800681c:	4615      	mov	r5, r2
 800681e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006822:	fb03 6711 	mls	r7, r3, r1, r6
 8006826:	5dc7      	ldrb	r7, [r0, r7]
 8006828:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800682c:	4637      	mov	r7, r6
 800682e:	42bb      	cmp	r3, r7
 8006830:	460e      	mov	r6, r1
 8006832:	d9f4      	bls.n	800681e <_printf_i+0x11a>
 8006834:	2b08      	cmp	r3, #8
 8006836:	d10b      	bne.n	8006850 <_printf_i+0x14c>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	07de      	lsls	r6, r3, #31
 800683c:	d508      	bpl.n	8006850 <_printf_i+0x14c>
 800683e:	6923      	ldr	r3, [r4, #16]
 8006840:	6861      	ldr	r1, [r4, #4]
 8006842:	4299      	cmp	r1, r3
 8006844:	bfde      	ittt	le
 8006846:	2330      	movle	r3, #48	; 0x30
 8006848:	f805 3c01 	strble.w	r3, [r5, #-1]
 800684c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006850:	1b52      	subs	r2, r2, r5
 8006852:	6122      	str	r2, [r4, #16]
 8006854:	f8cd a000 	str.w	sl, [sp]
 8006858:	464b      	mov	r3, r9
 800685a:	aa03      	add	r2, sp, #12
 800685c:	4621      	mov	r1, r4
 800685e:	4640      	mov	r0, r8
 8006860:	f7ff fee2 	bl	8006628 <_printf_common>
 8006864:	3001      	adds	r0, #1
 8006866:	d14c      	bne.n	8006902 <_printf_i+0x1fe>
 8006868:	f04f 30ff 	mov.w	r0, #4294967295
 800686c:	b004      	add	sp, #16
 800686e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006872:	4835      	ldr	r0, [pc, #212]	; (8006948 <_printf_i+0x244>)
 8006874:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006878:	6829      	ldr	r1, [r5, #0]
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006880:	6029      	str	r1, [r5, #0]
 8006882:	061d      	lsls	r5, r3, #24
 8006884:	d514      	bpl.n	80068b0 <_printf_i+0x1ac>
 8006886:	07df      	lsls	r7, r3, #31
 8006888:	bf44      	itt	mi
 800688a:	f043 0320 	orrmi.w	r3, r3, #32
 800688e:	6023      	strmi	r3, [r4, #0]
 8006890:	b91e      	cbnz	r6, 800689a <_printf_i+0x196>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	f023 0320 	bic.w	r3, r3, #32
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	2310      	movs	r3, #16
 800689c:	e7b0      	b.n	8006800 <_printf_i+0xfc>
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	f043 0320 	orr.w	r3, r3, #32
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	2378      	movs	r3, #120	; 0x78
 80068a8:	4828      	ldr	r0, [pc, #160]	; (800694c <_printf_i+0x248>)
 80068aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068ae:	e7e3      	b.n	8006878 <_printf_i+0x174>
 80068b0:	0659      	lsls	r1, r3, #25
 80068b2:	bf48      	it	mi
 80068b4:	b2b6      	uxthmi	r6, r6
 80068b6:	e7e6      	b.n	8006886 <_printf_i+0x182>
 80068b8:	4615      	mov	r5, r2
 80068ba:	e7bb      	b.n	8006834 <_printf_i+0x130>
 80068bc:	682b      	ldr	r3, [r5, #0]
 80068be:	6826      	ldr	r6, [r4, #0]
 80068c0:	6961      	ldr	r1, [r4, #20]
 80068c2:	1d18      	adds	r0, r3, #4
 80068c4:	6028      	str	r0, [r5, #0]
 80068c6:	0635      	lsls	r5, r6, #24
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	d501      	bpl.n	80068d0 <_printf_i+0x1cc>
 80068cc:	6019      	str	r1, [r3, #0]
 80068ce:	e002      	b.n	80068d6 <_printf_i+0x1d2>
 80068d0:	0670      	lsls	r0, r6, #25
 80068d2:	d5fb      	bpl.n	80068cc <_printf_i+0x1c8>
 80068d4:	8019      	strh	r1, [r3, #0]
 80068d6:	2300      	movs	r3, #0
 80068d8:	6123      	str	r3, [r4, #16]
 80068da:	4615      	mov	r5, r2
 80068dc:	e7ba      	b.n	8006854 <_printf_i+0x150>
 80068de:	682b      	ldr	r3, [r5, #0]
 80068e0:	1d1a      	adds	r2, r3, #4
 80068e2:	602a      	str	r2, [r5, #0]
 80068e4:	681d      	ldr	r5, [r3, #0]
 80068e6:	6862      	ldr	r2, [r4, #4]
 80068e8:	2100      	movs	r1, #0
 80068ea:	4628      	mov	r0, r5
 80068ec:	f7f9 fc90 	bl	8000210 <memchr>
 80068f0:	b108      	cbz	r0, 80068f6 <_printf_i+0x1f2>
 80068f2:	1b40      	subs	r0, r0, r5
 80068f4:	6060      	str	r0, [r4, #4]
 80068f6:	6863      	ldr	r3, [r4, #4]
 80068f8:	6123      	str	r3, [r4, #16]
 80068fa:	2300      	movs	r3, #0
 80068fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006900:	e7a8      	b.n	8006854 <_printf_i+0x150>
 8006902:	6923      	ldr	r3, [r4, #16]
 8006904:	462a      	mov	r2, r5
 8006906:	4649      	mov	r1, r9
 8006908:	4640      	mov	r0, r8
 800690a:	47d0      	blx	sl
 800690c:	3001      	adds	r0, #1
 800690e:	d0ab      	beq.n	8006868 <_printf_i+0x164>
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	079b      	lsls	r3, r3, #30
 8006914:	d413      	bmi.n	800693e <_printf_i+0x23a>
 8006916:	68e0      	ldr	r0, [r4, #12]
 8006918:	9b03      	ldr	r3, [sp, #12]
 800691a:	4298      	cmp	r0, r3
 800691c:	bfb8      	it	lt
 800691e:	4618      	movlt	r0, r3
 8006920:	e7a4      	b.n	800686c <_printf_i+0x168>
 8006922:	2301      	movs	r3, #1
 8006924:	4632      	mov	r2, r6
 8006926:	4649      	mov	r1, r9
 8006928:	4640      	mov	r0, r8
 800692a:	47d0      	blx	sl
 800692c:	3001      	adds	r0, #1
 800692e:	d09b      	beq.n	8006868 <_printf_i+0x164>
 8006930:	3501      	adds	r5, #1
 8006932:	68e3      	ldr	r3, [r4, #12]
 8006934:	9903      	ldr	r1, [sp, #12]
 8006936:	1a5b      	subs	r3, r3, r1
 8006938:	42ab      	cmp	r3, r5
 800693a:	dcf2      	bgt.n	8006922 <_printf_i+0x21e>
 800693c:	e7eb      	b.n	8006916 <_printf_i+0x212>
 800693e:	2500      	movs	r5, #0
 8006940:	f104 0619 	add.w	r6, r4, #25
 8006944:	e7f5      	b.n	8006932 <_printf_i+0x22e>
 8006946:	bf00      	nop
 8006948:	08008a15 	.word	0x08008a15
 800694c:	08008a26 	.word	0x08008a26

08006950 <__sread>:
 8006950:	b510      	push	{r4, lr}
 8006952:	460c      	mov	r4, r1
 8006954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006958:	f000 f8de 	bl	8006b18 <_read_r>
 800695c:	2800      	cmp	r0, #0
 800695e:	bfab      	itete	ge
 8006960:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006962:	89a3      	ldrhlt	r3, [r4, #12]
 8006964:	181b      	addge	r3, r3, r0
 8006966:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800696a:	bfac      	ite	ge
 800696c:	6563      	strge	r3, [r4, #84]	; 0x54
 800696e:	81a3      	strhlt	r3, [r4, #12]
 8006970:	bd10      	pop	{r4, pc}

08006972 <__swrite>:
 8006972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006976:	461f      	mov	r7, r3
 8006978:	898b      	ldrh	r3, [r1, #12]
 800697a:	05db      	lsls	r3, r3, #23
 800697c:	4605      	mov	r5, r0
 800697e:	460c      	mov	r4, r1
 8006980:	4616      	mov	r6, r2
 8006982:	d505      	bpl.n	8006990 <__swrite+0x1e>
 8006984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006988:	2302      	movs	r3, #2
 800698a:	2200      	movs	r2, #0
 800698c:	f000 f868 	bl	8006a60 <_lseek_r>
 8006990:	89a3      	ldrh	r3, [r4, #12]
 8006992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006996:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	4632      	mov	r2, r6
 800699e:	463b      	mov	r3, r7
 80069a0:	4628      	mov	r0, r5
 80069a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069a6:	f000 b817 	b.w	80069d8 <_write_r>

080069aa <__sseek>:
 80069aa:	b510      	push	{r4, lr}
 80069ac:	460c      	mov	r4, r1
 80069ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b2:	f000 f855 	bl	8006a60 <_lseek_r>
 80069b6:	1c43      	adds	r3, r0, #1
 80069b8:	89a3      	ldrh	r3, [r4, #12]
 80069ba:	bf15      	itete	ne
 80069bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80069be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069c6:	81a3      	strheq	r3, [r4, #12]
 80069c8:	bf18      	it	ne
 80069ca:	81a3      	strhne	r3, [r4, #12]
 80069cc:	bd10      	pop	{r4, pc}

080069ce <__sclose>:
 80069ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d2:	f000 b813 	b.w	80069fc <_close_r>
	...

080069d8 <_write_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4d07      	ldr	r5, [pc, #28]	; (80069f8 <_write_r+0x20>)
 80069dc:	4604      	mov	r4, r0
 80069de:	4608      	mov	r0, r1
 80069e0:	4611      	mov	r1, r2
 80069e2:	2200      	movs	r2, #0
 80069e4:	602a      	str	r2, [r5, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	f7fa f98b 	bl	8000d02 <_write>
 80069ec:	1c43      	adds	r3, r0, #1
 80069ee:	d102      	bne.n	80069f6 <_write_r+0x1e>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	b103      	cbz	r3, 80069f6 <_write_r+0x1e>
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	bd38      	pop	{r3, r4, r5, pc}
 80069f8:	200001e8 	.word	0x200001e8

080069fc <_close_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4d06      	ldr	r5, [pc, #24]	; (8006a18 <_close_r+0x1c>)
 8006a00:	2300      	movs	r3, #0
 8006a02:	4604      	mov	r4, r0
 8006a04:	4608      	mov	r0, r1
 8006a06:	602b      	str	r3, [r5, #0]
 8006a08:	f7fa f997 	bl	8000d3a <_close>
 8006a0c:	1c43      	adds	r3, r0, #1
 8006a0e:	d102      	bne.n	8006a16 <_close_r+0x1a>
 8006a10:	682b      	ldr	r3, [r5, #0]
 8006a12:	b103      	cbz	r3, 8006a16 <_close_r+0x1a>
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	bd38      	pop	{r3, r4, r5, pc}
 8006a18:	200001e8 	.word	0x200001e8

08006a1c <_fstat_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	4d07      	ldr	r5, [pc, #28]	; (8006a3c <_fstat_r+0x20>)
 8006a20:	2300      	movs	r3, #0
 8006a22:	4604      	mov	r4, r0
 8006a24:	4608      	mov	r0, r1
 8006a26:	4611      	mov	r1, r2
 8006a28:	602b      	str	r3, [r5, #0]
 8006a2a:	f7fa f992 	bl	8000d52 <_fstat>
 8006a2e:	1c43      	adds	r3, r0, #1
 8006a30:	d102      	bne.n	8006a38 <_fstat_r+0x1c>
 8006a32:	682b      	ldr	r3, [r5, #0]
 8006a34:	b103      	cbz	r3, 8006a38 <_fstat_r+0x1c>
 8006a36:	6023      	str	r3, [r4, #0]
 8006a38:	bd38      	pop	{r3, r4, r5, pc}
 8006a3a:	bf00      	nop
 8006a3c:	200001e8 	.word	0x200001e8

08006a40 <_isatty_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4d06      	ldr	r5, [pc, #24]	; (8006a5c <_isatty_r+0x1c>)
 8006a44:	2300      	movs	r3, #0
 8006a46:	4604      	mov	r4, r0
 8006a48:	4608      	mov	r0, r1
 8006a4a:	602b      	str	r3, [r5, #0]
 8006a4c:	f7fa f991 	bl	8000d72 <_isatty>
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	d102      	bne.n	8006a5a <_isatty_r+0x1a>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	b103      	cbz	r3, 8006a5a <_isatty_r+0x1a>
 8006a58:	6023      	str	r3, [r4, #0]
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	200001e8 	.word	0x200001e8

08006a60 <_lseek_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	4d07      	ldr	r5, [pc, #28]	; (8006a80 <_lseek_r+0x20>)
 8006a64:	4604      	mov	r4, r0
 8006a66:	4608      	mov	r0, r1
 8006a68:	4611      	mov	r1, r2
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	602a      	str	r2, [r5, #0]
 8006a6e:	461a      	mov	r2, r3
 8006a70:	f7fa f98a 	bl	8000d88 <_lseek>
 8006a74:	1c43      	adds	r3, r0, #1
 8006a76:	d102      	bne.n	8006a7e <_lseek_r+0x1e>
 8006a78:	682b      	ldr	r3, [r5, #0]
 8006a7a:	b103      	cbz	r3, 8006a7e <_lseek_r+0x1e>
 8006a7c:	6023      	str	r3, [r4, #0]
 8006a7e:	bd38      	pop	{r3, r4, r5, pc}
 8006a80:	200001e8 	.word	0x200001e8

08006a84 <memmove>:
 8006a84:	4288      	cmp	r0, r1
 8006a86:	b510      	push	{r4, lr}
 8006a88:	eb01 0402 	add.w	r4, r1, r2
 8006a8c:	d902      	bls.n	8006a94 <memmove+0x10>
 8006a8e:	4284      	cmp	r4, r0
 8006a90:	4623      	mov	r3, r4
 8006a92:	d807      	bhi.n	8006aa4 <memmove+0x20>
 8006a94:	1e43      	subs	r3, r0, #1
 8006a96:	42a1      	cmp	r1, r4
 8006a98:	d008      	beq.n	8006aac <memmove+0x28>
 8006a9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006aa2:	e7f8      	b.n	8006a96 <memmove+0x12>
 8006aa4:	4402      	add	r2, r0
 8006aa6:	4601      	mov	r1, r0
 8006aa8:	428a      	cmp	r2, r1
 8006aaa:	d100      	bne.n	8006aae <memmove+0x2a>
 8006aac:	bd10      	pop	{r4, pc}
 8006aae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ab6:	e7f7      	b.n	8006aa8 <memmove+0x24>

08006ab8 <_realloc_r>:
 8006ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006abc:	4680      	mov	r8, r0
 8006abe:	4614      	mov	r4, r2
 8006ac0:	460e      	mov	r6, r1
 8006ac2:	b921      	cbnz	r1, 8006ace <_realloc_r+0x16>
 8006ac4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac8:	4611      	mov	r1, r2
 8006aca:	f7fe bed9 	b.w	8005880 <_malloc_r>
 8006ace:	b92a      	cbnz	r2, 8006adc <_realloc_r+0x24>
 8006ad0:	f7fe fe6a 	bl	80057a8 <_free_r>
 8006ad4:	4625      	mov	r5, r4
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006adc:	f000 f82e 	bl	8006b3c <_malloc_usable_size_r>
 8006ae0:	4284      	cmp	r4, r0
 8006ae2:	4607      	mov	r7, r0
 8006ae4:	d802      	bhi.n	8006aec <_realloc_r+0x34>
 8006ae6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006aea:	d812      	bhi.n	8006b12 <_realloc_r+0x5a>
 8006aec:	4621      	mov	r1, r4
 8006aee:	4640      	mov	r0, r8
 8006af0:	f7fe fec6 	bl	8005880 <_malloc_r>
 8006af4:	4605      	mov	r5, r0
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d0ed      	beq.n	8006ad6 <_realloc_r+0x1e>
 8006afa:	42bc      	cmp	r4, r7
 8006afc:	4622      	mov	r2, r4
 8006afe:	4631      	mov	r1, r6
 8006b00:	bf28      	it	cs
 8006b02:	463a      	movcs	r2, r7
 8006b04:	f7fe fe3a 	bl	800577c <memcpy>
 8006b08:	4631      	mov	r1, r6
 8006b0a:	4640      	mov	r0, r8
 8006b0c:	f7fe fe4c 	bl	80057a8 <_free_r>
 8006b10:	e7e1      	b.n	8006ad6 <_realloc_r+0x1e>
 8006b12:	4635      	mov	r5, r6
 8006b14:	e7df      	b.n	8006ad6 <_realloc_r+0x1e>
	...

08006b18 <_read_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4d07      	ldr	r5, [pc, #28]	; (8006b38 <_read_r+0x20>)
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	4608      	mov	r0, r1
 8006b20:	4611      	mov	r1, r2
 8006b22:	2200      	movs	r2, #0
 8006b24:	602a      	str	r2, [r5, #0]
 8006b26:	461a      	mov	r2, r3
 8006b28:	f7fa f8ce 	bl	8000cc8 <_read>
 8006b2c:	1c43      	adds	r3, r0, #1
 8006b2e:	d102      	bne.n	8006b36 <_read_r+0x1e>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	b103      	cbz	r3, 8006b36 <_read_r+0x1e>
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	bd38      	pop	{r3, r4, r5, pc}
 8006b38:	200001e8 	.word	0x200001e8

08006b3c <_malloc_usable_size_r>:
 8006b3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b40:	1f18      	subs	r0, r3, #4
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	bfbc      	itt	lt
 8006b46:	580b      	ldrlt	r3, [r1, r0]
 8006b48:	18c0      	addlt	r0, r0, r3
 8006b4a:	4770      	bx	lr

08006b4c <_init>:
 8006b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4e:	bf00      	nop
 8006b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b52:	bc08      	pop	{r3}
 8006b54:	469e      	mov	lr, r3
 8006b56:	4770      	bx	lr

08006b58 <_fini>:
 8006b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5a:	bf00      	nop
 8006b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5e:	bc08      	pop	{r3}
 8006b60:	469e      	mov	lr, r3
 8006b62:	4770      	bx	lr
