 
                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

#!/bin/tcsh -f
# =============================================================================
# Blackbox Design RTL Analysis and Synthesis Script for 45nm CMOS
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the Blackbox design using 45nm CMOS technology
# Author: Neuromorphic Accelerator Team
# Technology: 45nm CMOS Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251018_114020
Configuration loaded successfully
  Design: blackbox
  Technology: 45nm CMOS
  Cores: 8
  Results directory: temp_results_20251018_114020
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: 45nm CMOS"
Technology: 45nm CMOS
puts "Design: Blackbox Neuromorphic Accelerator"
Design: Blackbox Neuromorphic Accelerator
# Configure mismatch handling
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for parallel processing"
Using 8 cores for parallel processing
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up 45nm CMOS Libraries =========="
========== Setting up 45nm CMOS Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ /tech/45nm/libs/NangateOpenCellLibrary.ndm
# Create design library with 45nm CMOS reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
puts "45nm CMOS libraries loaded successfully"
45nm CMOS libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f
Compiling source file ../../../../rtl/blackbox/blackbox.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/utils/encording.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/decay/potential_decay.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/accumulator/accumulator.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/controller.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/neuron.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/neuron_layer/neuron_layer.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/incoming_forwarder/incoming_forwarder.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/cluster_controller/cluster_controller.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v
Opening include file ../../../../rtl/blackbox/../FIFO/fifo.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/neuron_cluster.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v
Warning:  ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v:89: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v:178: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_4.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_8.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_4.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_8.v
Opening include file ../../../../rtl/blackbox/../initialization_router/init_router.v
Opening include file ../../../../rtl/blackbox/../initialization_router/self_data_mng.v
Opening include file ../../../../rtl/blackbox/../weight_resolver/weight_resolver.v
Opening include file ../../../../rtl/blackbox/../weight_resolver/weight_memory.v
Opening include file ../../../../rtl/blackbox/../neuron_accelerator/neuron_accelerator.v
Opening include file ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v
Warning:  ../../../../rtl/blackbox/blackbox.v:216: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Elapsed = 00:00:00.07, CPU = 00:00:00.07
1
# Elaborate the design
elaborate $DESIGN_NAME
Presto compilation completed successfully. (blackbox)
Information: Elaborating HDL template WORK:accelerator_controller instantiated from 'blackbox' with the parameters {DATA_WIDTH=64,FLIT_SIZE=8,SPIKE_SIZE=11,FUNCT=7'h01}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v:517: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v:567: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 130 in file
        '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |    auto/auto     |
|           149            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 171 in file
        '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           180            |    auto/auto     |
|           212            |    auto/auto     |
|           238            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 351 in file
        '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           360            |     no/auto      |
|           390            |     no/auto      |
|           415            |    auto/auto     |
|           440            |    auto/auto     |
|           468            |    auto/auto     |
|           534            |     no/auto      |
|           555            |     no/auto      |
===============================================

Statistics for case statements in always block at line 589 in file
        '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           594            |     no/auto      |
===============================================
  state register: state

Inferred memory devices in process
        in routine accelerator_controller_64_8_11_01 line 130 in file
                '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
===============================================================================
|      Register Name      | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| selected_init_data_reg  | Latch |   8   |  Y  | Y  | N  | N  | -  | -  | -  |
| selected_spike_data_reg | Latch |  11   |  Y  | Y  | N  | N  | -  | -  | -  |
===============================================================================

Inferred memory devices in process
        in routine accelerator_controller_64_8_11_01 line 171 in file
                '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
================================================================================
|      Register Name       | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| init_packet_done_reg_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        ready_reg         | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      next_state_reg      | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    next_sub_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
================================================================================

Inferred memory devices in process
        in routine accelerator_controller_64_8_11_01 line 351 in file
                '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|      wait_for_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          state_reg          | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        sub_state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      network_mode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       data_buffer_reg       | Flip-flop |  120  |  Y  | Y  | N  | N  | N  | N  | N  |
|    valid_flit_count_reg     | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|    init_spike_select_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        send_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        data_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   init_load_data_send_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| init_ready_data_receive_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      data_out_reg_reg       | Flip-flop |  64   |  Y  | Y  | N  | N  | N  | N  | N  |
|   data_out_spike_reg_reg    | Flip-flop |  63   |  Y  | Y  | N  | N  | N  | N  | N  |
|       flit_count_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|  actual_data_out_count_reg  | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|     init_data_send_reg      | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|   main_fifo_rd_en_out_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    write_read_select_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      recieve_done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        read_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        time_step_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rst_potential_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    spike_output_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
        in routine accelerator_controller_64_8_11_01 line 589 in file
                '../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|   main_fifo_wr_en_in_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      end_of_spikes_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      end_of_input_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    spike_input_count_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| spike_input_packet_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    main_fifo_din_in_reg     | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (accelerator_controller_64_8_11_01)
Information: Elaborating HDL template WORK:neuron_accelerator instantiated from 'blackbox' with the parameters {packet_width=11,main_fifo_depth=32,forwarder_8_fifo_depth=16,forwarder_4_fifo_depth=8,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048,cluster_group_count=2,flit_size=8}. (ELAB-193)
Presto compilation completed successfully. (neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2)
Information: Elaborating HDL template WORK:fifo instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {WIDTH=11,DEPTH=32}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:52: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 32 in file
        '../../../../rtl/blackbox/../FIFO/fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fifo_WIDTH11_DEPTH32 line 32 in file
                '../../../../rtl/blackbox/../FIFO/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  352  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   6   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  11   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_WIDTH11_DEPTH32)
Information: Elaborating HDL template WORK:spike_forwarder_8 instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {data_width=11,fifo_depth=16,main_fifo_depth=32}. (ELAB-193)
Presto compilation completed successfully. (spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=8,FLIT_SIZE=8,ROUTER_ID=8'ha0,ROUTER_TYPE=1,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:200: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
        in routine init_router_8_8_a0_1_4 line 70 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_8_8_a0_1_4 line 79 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_8_8_a0_1_4 line 155 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  64   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_8_8_a0_1_4)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=4,FLIT_SIZE=8,ROUTER_ID=@28206b3a32373220743a20693a2028206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a20292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a34202920292028206b3a31383220743a32383a226172726179283025372530256c6f6769632925677430396e2a692220693a20683a383a3830202920292000@,ROUTER_TYPE=0,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:4: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:202: Statement unreachable (Prior branch conditions are always met). (VER-61)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:271: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
        in routine init_router_4_8_00000080_0_4 line 70 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   2   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_4_8_00000080_0_4 line 79 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_4_8_00000080_0_4 line 155 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_4_8_00000080_0_4)
Information: Elaborating HDL template WORK:spike_forwarder_4 instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {data_width=11,fifo_depth=8,main_fifo_depth=16}. (ELAB-193)
Presto compilation completed successfully. (spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16)
Information: Elaborating HDL template WORK:self_data_mng instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2'. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/self_data_mng.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/self_data_mng.v:42: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 17 in file
        '../../../../rtl/blackbox/../initialization_router/self_data_mng.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine self_data_mng line 17 in file
                '../../../../rtl/blackbox/../initialization_router/self_data_mng.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| load_data_out_resolver_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          state_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|          count_reg          | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|         counter_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|      port_selected_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_out_forwarder_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_resolver_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_out_forwarder_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (self_data_mng)
Information: Elaborating HDL template WORK:weight_resolver instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {max_weight_rows=2048,buffer_depth=8,neurons_per_cluster=32}. (ELAB-193)

Statistics for case statements in always block at line 112 in file
        '../../../../rtl/blackbox/../weight_resolver/weight_resolver.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32 line 112 in file
                '../../../../rtl/blackbox/../weight_resolver/weight_resolver.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   weight_addr_init_reg    | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|     weight_in_mem_reg     | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_buffer_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|         state_reg         | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|    load_weight_mem_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  weight_flit_counter_reg  | Flip-flop |  20   |  Y  | Y  | N  | N  | N  | N  | N  |
|   weight_flit_count_reg   | Flip-flop |  20   |  Y  | Y  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h00,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_00_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h01,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_01_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h02,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_02_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h03,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_03_64_32_1024_2048)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=4,FLIT_SIZE=8,ROUTER_ID=@28206b3a32373220743a20693a2028206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3120292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a34202920292028206b3a31383220743a32383a226172726179283025372530256c6f6769632925677430396e2a692220693a20683a383a3830202920292000@,ROUTER_TYPE=0,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:4: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:202: Statement unreachable (Prior branch conditions are always met). (VER-61)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:271: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
        '../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
        in routine init_router_4_8_00000084_0_4 line 70 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   2   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_4_8_00000084_0_4 line 79 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine init_router_4_8_00000084_0_4 line 155 in file
                '../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_4_8_00000084_0_4)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h04,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_04_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h05,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_05_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h06,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_06_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h07,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_07_64_32_1024_2048)
Information: Elaborating HDL template WORK:spike_forwarder instantiated from 'spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32' with the parameters {num_ports=8,data_width=11,fifo_depth=16,main_fifo_depth=32}. (ELAB-193)

Inferred memory devices in process
        in routine spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32 line 197 in file
                '../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| main_fifo_wr_en_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   main_in_data_in_reg   | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|  fifo_in_data_out_reg   | Flip-flop |  88   |  Y  | Y  | N  | N  | N  | N  | N  |
|   fifo_wr_en_out_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_port_reg | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarded_port_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
| inflight_count_reg_reg  | Flip-flop |  18   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarding_map_reg    | Flip-flop |  81   |  Y  | Y  | N  | N  | N  | N  | N  |
|   inflight_count_reg    | Flip-flop |  18   |  Y  | Y  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32)
Information: Elaborating HDL template WORK:spike_forwarder_controller_8 instantiated from 'spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32'. (ELAB-193)

Inferred memory devices in process
        in routine spike_forwarder_controller_8 line 12 in file
                '../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| forwarding_row_reg  | Flip-flop |   9   |  Y  | Y  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    load_row_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    row_index_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spike_forwarder_controller_8)
Information: Elaborating HDL template WORK:spike_forwarder instantiated from 'spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16' with the parameters {num_ports=4,data_width=11,fifo_depth=8,main_fifo_depth=16}. (ELAB-193)

Inferred memory devices in process
        in routine spike_forwarder_num_ports4_data_width11_fifo_depth8_main_fifo_depth16 line 197 in file
                '../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| main_fifo_wr_en_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   main_in_data_in_reg   | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|  fifo_in_data_out_reg   | Flip-flop |  44   |  Y  | Y  | N  | N  | N  | N  | N  |
|   fifo_wr_en_out_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_port_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarded_port_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| inflight_count_reg_reg  | Flip-flop |  10   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarding_map_reg    | Flip-flop |  25   |  Y  | Y  | N  | N  | N  | N  | N  |
|   inflight_count_reg    | Flip-flop |  10   |  Y  | Y  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (spike_forwarder_num_ports4_data_width11_fifo_depth8_main_fifo_depth16)
Information: Elaborating HDL template WORK:spike_forwarder_controller_4 instantiated from 'spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16'. (ELAB-193)

Inferred memory devices in process
        in routine spike_forwarder_controller_4 line 11 in file
                '../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| forwarding_row_reg  | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    load_row_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    row_index_reg    | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spike_forwarder_controller_4)
Information: Elaborating HDL template WORK:weight_memory instantiated from 'weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32' with the parameters {max_weight_rows=2048}. (ELAB-193)

Inferred memory devices in process
        in routine weight_memory_max_weight_rows2048 line 23 in file
                '../../../../rtl/blackbox/../weight_resolver/weight_memory.v'.
=================================================================================
|    Register Name    |   Type    |  Width  | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   weight_mem_reg    | Flip-flop | 2097152 |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (weight_memory_max_weight_rows2048)
Module: weight_memory_max_weight_rows2048, Elapsed Time: 00:08:14, CPU Time: 00:08:00, Total Mem: 26.88 GB, Mem: 26.43 GB, Time: Sat Oct 18 11:48:52 2025
Information: Elaborating HDL template WORK:fifo instantiated from 'weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32' with the parameters {WIDTH=11,DEPTH=8}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:52: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 32 in file
        '../../../../rtl/blackbox/../FIFO/fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fifo_WIDTH11_DEPTH8 line 32 in file
                '../../../../rtl/blackbox/../FIFO/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  88   |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  11   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_WIDTH11_DEPTH8)
Information: Elaborating HDL template WORK:cluster_controller instantiated from 'neuron_cluster_11_00_64_32_1024_2048' with the parameters {number_of_clusters=64,neurons_per_cluster=32,max_weight_table_rows=2048}. (ELAB-193)

Statistics for case statements in always block at line 42 in file
        '../../../../rtl/blackbox/../neuron_cluster/cluster_controller/cluster_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
|            60            |    auto/auto     |
|            88            |    auto/auto     |
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cluster_controller_number_of_clusters64_neurons_per_cluster32_max_weight_table_rows2048 line 42 in file
                '../../../../rtl/blackbox/../neuron_cluster/cluster_controller/cluster_controller.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|        neuron_id_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|        cluster_en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       neuron_data_reg        | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     neuron_load_data_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      if_cluster_id_reg       | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|  if_load_cluster_index_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| if_base_weight_addr_init_reg | Flip-flop |  16   |  Y  | Y  | N  | N  | N  | N  | N  |
|     if_load_addr_in_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        flit_count_reg        | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|       flit_counter_reg       | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|        work_mode_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|          state_reg           | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully. (cluster_controller_number_of_clusters64_neurons_per_cluster32_max_weight_table_rows2048)
Information: Elaborating HDL template WORK:neuron_layer instantiated from 'neuron_cluster_11_00_64_32_1024_2048' with the parameters {neuron_bank_size=32}. (ELAB-193)

Inferred memory devices in process
        in routine neuron_layer_neuron_bank_size32 line 90 in file
                '../../../../rtl/blackbox/../neuron_cluster/neuron_layer/neuron_layer.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   prev_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|  prev_time_step_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| prev_neuron_done_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| neuron_done_reg_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    spikes_out_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|  enable_neuron_reg   | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (neuron_layer_neuron_bank_size32)
Information: Elaborating HDL template WORK:incoming_forwarder instantiated from 'neuron_cluster_11_00_64_32_1024_2048' with the parameters {incoming_weight_table_rows=1024,max_weight_table_rows=2048,weight_address_buffer_depth=8}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/incoming_forwarder/incoming_forwarder.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine incoming_forwarder_incoming_weight_table_rows1024_max_weight_table_rows2048_weight_address_buffer_depth8 line 58 in file
                '../../../../rtl/blackbox/../neuron_cluster/incoming_forwarder/incoming_forwarder.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|   cluster_id_table_reg   | Flip-flop |  224  |  Y  | Y  | N  | N  | N  | N  | N  |
|   weight_addr_out_reg    | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
| address_buffer_wr_en_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    wait_for_data_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      row_index_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
| base_weight_addr_reg_reg | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (incoming_forwarder_incoming_weight_table_rows1024_max_weight_table_rows2048_weight_address_buffer_depth8)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_00_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h00}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_00 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_00)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_01_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h01}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_01 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_01)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_02_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h02}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_02 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_02)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_03_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h03}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_03 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_03)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_04_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h04}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_04 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_04)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_05_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h05}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_05 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_05)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_06_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h06}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_06 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_06)
Information: Elaborating HDL template WORK:outgoing_enc instantiated from 'neuron_cluster_11_07_64_32_1024_2048' with the parameters {neurons_can_handle=32,packet_width=11,cluster_id=8'h07}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v:46: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine outgoing_enc_32_11_07 line 50 in file
                '../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| prev_spikes_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| sent_spikes_prev_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      packet_reg      | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|    enc_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      wr_en_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sent_spikes_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (outgoing_enc_32_11_07)
Information: Elaborating HDL template WORK:fifo instantiated from 'spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32' with the parameters {WIDTH=11,DEPTH=16}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:52: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 32 in file
        '../../../../rtl/blackbox/../FIFO/fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine fifo_WIDTH11_DEPTH16 line 32 in file
                '../../../../rtl/blackbox/../FIFO/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  176  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  11   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_WIDTH11_DEPTH16)
Information: Elaborating HDL template WORK:neuron instantiated from 'neuron_layer_neuron_bank_size32'. (ELAB-193)
Presto compilation completed successfully. (neuron)
Information: Elaborating HDL template WORK:controller per configuration 'neuron'. (ELAB-193)

Statistics for case statements in always block at line 34 in file
        '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
|            82            |    auto/auto     |
===============================================
  state register: controller_status

Inferred memory devices in process
        in routine controller line 34 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/controller.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   buffer_status_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|       load_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       value_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|    decay_mode_reg     | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
| controller_status_reg | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|    reset_mode_reg     | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|      buffer_reg       | Flip-flop |  24   |  Y  | Y  | N  | N  | N  | N  | N  |
|    adder_load_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (controller)
Information: Elaborating HDL template WORK:accumulator per configuration 'neuron'. (ELAB-193)

Inferred memory devices in process
        in routine accumulator line 15 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/accumulator/accumulator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accumulated_reg_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine accumulator line 28 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/accumulator/accumulator.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| prev_time_step_val_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  accumulated_out_reg   | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (accumulator)
Information: Elaborating HDL template WORK:potential_decay per configuration 'neuron'. (ELAB-193)

Inferred memory devices in process
        in routine potential_decay line 17 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/decay/potential_decay.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     prev_time_step_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| output_potential_decay_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
        in routine potential_decay line 38 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/decay/potential_decay.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| membrane_potential_reg | Flip-flop |  31   |  Y  | Y  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (potential_decay)
Information: Elaborating HDL template WORK:potential_adder per configuration 'neuron'. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v:29: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v:33: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v:53: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine potential_adder line 25 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   v_threshold_reg   | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine potential_adder line 41 in file
                '../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| prev_time_step_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   adder_state_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| final_potential_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      spike_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (potential_adder)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 42
Top level ports:        1275
Total in all modules
  Ports:                19897
  Nets:                 2175031
  Instances:            2118162
Design summary end. (FLW-8551)
Elapsed = 00:10:08.23, CPU = 00:09:54.37
1
set_top_module $TOP_MODULE
Information: User units loaded from library 'NangateOpenCellLibrary' (LNK-040)
Information: Added key list 'DesignWare' to design 'blackbox'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:LIB:blackbox.design 
Elapsed = 00:05:08.61, CPU = 00:05:08.17
1
puts "Design elaboration completed"
Design elaboration completed
# -----------------------------------------------------------------------------
# Technology Setup and Constraints
# -----------------------------------------------------------------------------
puts "========== Loading Technology Setup =========="
========== Loading Technology Setup ==========
source tz_setup.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251018_114020
Configuration loaded successfully
  Design: blackbox
  Technology: 45nm CMOS
  Cores: 8
  Results directory: temp_results_20251018_114020
========== 45nm CMOS Technology Setup ==========
Configuring synthesis flow options...
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 1
Maximum fanout: Unlimited
Loading 45nm CMOS parasitic technology files...
45nm CMOS parasitic models loaded
Setting up clock gating options for 45nm CMOS...
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 8
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Clock gating configured for 45nm CMOS
Setting optimization controls...
Creating operating scenarios...
Information: The command 'create_mode' cleared the undo history. (UNDO-016)
Created scenario func@Cmax for mode func and corner Cmax
All analysis types are activated.
Created scenario func@Cmin for mode func and corner Cmin
All analysis types are activated.
Scenario func@Cmax (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func@Cmin (mode func corner Cmin) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Operating scenarios created and set
Loading design constraints...
Clock constraints loaded from ./sdc/clocks.sdc
========== Setup Status Report ==========
****************************************
Report : scenario
Design : blackbox
Version: V-2023.12-SP5-3
Date   : Sat Oct 18 11:55:54 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@Cmax *     func            Cmax            true    true   false true     true     true      true     true     false false
func@Cmin *     func            Cmin            true    true   false true     true     true      true     true     false false

========== 45nm CMOS Technology Setup Complete ==========
# -----------------------------------------------------------------------------
# RTL Optimization
# -----------------------------------------------------------------------------
puts "========== Starting RTL Optimization =========="
========== Starting RTL Optimization ==========
rtl_opt -initial_map_only
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt -from conditioning -to conditioning' (FLW-8000)
Information: Time: 2025-10-18 11:56:53 / Session:  00:16:25 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 25637 MB (FLW-8100)
Information: Timer using 8 threads
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Sat Oct 18 11:57:49 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Corner Cmax: no PVT mismatches. (PVT-032)
Information: Corner Cmin: no PVT mismatches. (PVT-032)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-10-18 12:09:34 / Session:  00:29:07 / Command:  00:12:41 / CPU:  00:16:10 / Memory: 37309 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-10-18 12:09:50 / Session:  00:29:22 / Command:  00:12:57 / CPU:  00:16:25 / Memory: 37309 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-10-18 12:11:15 / Session:  00:30:47 / Command:  00:14:22 / CPU:  00:17:51 / Memory: 37956 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-10-18 12:11:15 / Session:  00:30:47 / Command:  00:14:22 / CPU:  00:17:51 / Memory: 37956 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-10-18 12:11:15 / Session:  00:30:47 / Command:  00:14:22 / CPU:  00:17:51 / Memory: 37956 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-10-18 12:11:16 / Session:  00:30:48 / Command:  00:14:23 / CPU:  00:17:51 / Memory: 37956 MB (FLW-8100)
Information: The register accc/next_sub_state_reg[2] is removed as constant '0'. (SQM-4100)
Information: The register accc/sub_state_reg[2] is removed as constant '0'. (SQM-4100)
Information: The register accc/data_out_spike_reg_reg[8] is removed as constant '0'. (SQM-4100)
Information: The register accc/data_out_spike_reg_reg[7] is removed as constant '0'. (SQM-4100)
Information: The register accc/data_out_spike_reg_reg[6] is removed as constant '0'. (SQM-4100)
Information: The register accc/data_out_spike_reg_reg[5] is removed as constant '0'. (SQM-4100)
Information: The register accc/data_out_spike_reg_reg[4] is removed as constant '0'. (SQM-4100)
Information: The register uut/gen_spike_forwarder_4[0].weight_resolver_inst/weight_flit_count_reg[19] is removed as constant '0'. (SQM-4100)
Information: The register uut/gen_spike_forwarder_4[1].weight_resolver_inst/weight_flit_count_reg[19] is removed as constant '0'. (SQM-4100)
Information: The register uut/gen_spike_forwarder_4[0].weight_resolver_inst/weight_flit_count_reg[18] is removed as constant '0'. (SQM-4100)
Information: The register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[6] is removed because it is merged to register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[7]. (SQM-4102)
Information: The register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[5] is removed because it is merged to register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[7]. (SQM-4102)
Information: The register uut/spike_forwarder/spike_forwarder_inst/forwarded_port_reg[3] is removed because it is merged to register uut/spike_forwarder/spike_forwarder_inst/forwarded_port_reg[4]. (SQM-4102)
Information: The register uut/gen_spike_forwarder_4[0].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[5] is removed because it is merged to register uut/gen_spike_forwarder_4[0].gen_neuron_cluster[3].neuron_cluster_inst/outgoing_enc/packet_reg[6]. (SQM-4102)
Information: The register uut/gen_spike_forwarder_4[0].spike_forwarder_4_inst/spike_forwarder_inst/forwarded_port_reg[2] is removed because it is merged to register uut/gen_spike_forwarder_4[0].spike_forwarder_4_inst/spike_forwarder_inst/forwarded_port_reg[3]. (SQM-4102)
Information: The register uut/gen_spike_forwarder_4[1].spike_forwarder_4_inst/spike_forwarder_inst/forwarded_port_reg[2] is removed because it is merged to register uut/gen_spike_forwarder_4[1].spike_forwarder_4_inst/spike_forwarder_inst/forwarded_port_reg[3]. (SQM-4102)
Information: The register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[2].neuron_cluster_inst/outgoing_enc/packet_reg[6] is removed because it is merged to register uut/gen_spike_forwarder_4[1].gen_neuron_cluster[2].neuron_cluster_inst/outgoing_enc/packet_reg[7]. (SQM-4102)
Information: The register accc/actual_data_out_count_reg[1] is removed because it is merged to register accc/data_out_spike_reg_reg[2]. (SQM-4102)
Information: The register accc/actual_data_out_count_reg[2] is removed because it is merged to register accc/data_out_spike_reg_reg[3]. (SQM-4102)
Information: The register uut/spike_forwarder/spike_forwarder_inst/store_selected_port_reg[3] is removed because it is merged to register uut/spike_forwarder/spike_forwarder_inst/store_selected_port_reg[4]. (SQM-4102)
Information: 339 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 1686 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 4276008, After Sharing = 4275994, Savings = 14 (SQM-2000)
Information: 14 registers were merged. Use report_transformed_registers for a list. (SQM-4106)
Information: 329 out of 339 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:71) (MSG-3913)
Information: 4 out of 14 SQM-4102 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:71) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-10-18 12:23:56 / Session:  00:43:28 / Command:  00:27:02 / CPU:  00:51:50 / Memory: 45417 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-10-18 12:23:56 / Session:  00:43:28 / Command:  00:27:02 / CPU:  00:51:50 / Memory: 45417 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-10-18 12:23:56 / Session:  00:43:28 / Command:  00:27:03 / CPU:  00:51:50 / Memory: 45417 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-10-18 12:23:56 / Session:  00:43:28 / Command:  00:27:03 / CPU:  00:51:50 / Memory: 45417 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-10-18 12:25:49 / Session:  00:45:21 / Command:  00:28:56 / CPU:  00:58:55 / Memory: 45417 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-10-18 12:30:28 / Session:  00:50:00 / Command:  00:33:35 / CPU:  01:03:34 / Memory: 45417 MB (FLW-8100)
Still running [1] (Session: 1.01 hr / Command: 0.73 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [2] (Session: 1.17 hr / Command: 0.90 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [3] (Session: 1.34 hr / Command: 1.07 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [4] (Session: 1.51 hr / Command: 1.23 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [5] (Session: 1.67 hr / Command: 1.40 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [6] (Session: 1.84 hr / Command: 1.57 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [7] (Session: 2.01 hr / Command: 1.73 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [8] (Session: 2.17 hr / Command: 1.90 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [9] (Session: 2.34 hr / Command: 2.07 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [10] (Session: 2.51 hr / Command: 2.23 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 15%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [11] (Session: 2.67 hr / Command: 2.40 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [12] (Session: 2.84 hr / Command: 2.57 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [13] (Session: 3.01 hr / Command: 2.73 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [14] (Session: 3.17 hr / Command: 2.90 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [15] (Session: 3.34 hr / Command: 3.07 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [16] (Session: 3.51 hr / Command: 3.23 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [17] (Session: 3.67 hr / Command: 3.40 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Information: For the module "weight_memory_max_weight_rows2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 2098176 mux gate(s) with total area 3680898.25. (MUX-1021)
Information: For the module "weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 4832 mux gate(s) with total area 8567.88. (MUX-1021)
Information: For the module "spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 2618 mux gate(s) with total area 4621.88. (MUX-1021)
Information: For the module "accelerator_controller_64_8_11_01", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1075 mux gate(s) with total area 1729.47. (MUX-1021)
Information: For the module "fifo_WIDTH11_DEPTH32", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 410 mux gate(s) with total area 726.85. (MUX-1021)
Information: For the module "incoming_forwarder_incoming_weight_table_rows1024_max_weight_table_rows2048_weight_address_buffer_depth8", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 893 mux gate(s) with total area 1400.60. (MUX-1021)
Information: For the module "init_router_8_8_a0_1_4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 835 mux gate(s) with total area 1411.78. (MUX-1021)
Information: For the module "neuron_layer_neuron_bank_size32", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 825 mux gate(s) with total area 1355.86. (MUX-1021)
Information: For the module "spike_forwarder_num_ports4_data_width11_fifo_depth8_main_fifo_depth16", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 945 mux gate(s) with total area 1657.03. (MUX-1021)
Information: For the module "init_router_4_8_00000084_0_4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 560 mux gate(s) with total area 923.81. (MUX-1021)
Information: For the module "init_router_4_8_00000080_0_4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 560 mux gate(s) with total area 923.81. (MUX-1021)
Information: For the module "fifo_WIDTH11_DEPTH16", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 213 mux gate(s) with total area 376.39. (MUX-1021)
Information: For the module "outgoing_enc_32_11_07", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_06", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_05", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_04", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_03", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_02", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_01", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "outgoing_enc_32_11_00", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 276 mux gate(s) with total area 445.26. (MUX-1021)
Information: For the module "fifo_WIDTH11_DEPTH8", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 112 mux gate(s) with total area 196.71. (MUX-1021)
Information: For the module "cluster_controller_number_of_clusters64_neurons_per_cluster32_max_weight_table_rows2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 357 mux gate(s) with total area 563.95. (MUX-1021)
Information: For the module "potential_adder", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 221 mux gate(s) with total area 379.18. (MUX-1021)
Information: For the module "controller", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 197 mux gate(s) with total area 316.16. (MUX-1021)
Information: For the module "potential_decay", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 224 mux gate(s) with total area 393.42. (MUX-1021)
Information: For the module "accumulator", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 105 mux gate(s) with total area 181.71. (MUX-1021)
Information: For the module "self_data_mng", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 93 mux gate(s) with total area 147.66. (MUX-1021)
Information: For the module "neuron_cluster_11_07_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_06_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_05_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_04_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_03_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_02_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_01_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron_cluster_11_00_64_32_1024_2048", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 1 mux gate(s) with total area 1.78. (MUX-1021)
Information: For the module "neuron", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 170 mux gate(s) with total area 298.62. (MUX-1021)
Information: For the module "spike_forwarder_controller_8", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 27 mux gate(s) with total area 41.68. (MUX-1021)
Information: For the module "spike_forwarder_controller_4", SELECT_OPs marked with infer_mux_override pragma or map_to_mux attribute have been synthesized to 13 mux gate(s) with total area 19.31. (MUX-1021)
Still running [18] (Session: 3.88 hr / Command: 3.61 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [19] (Session: 4.05 hr / Command: 3.77 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [20] (Session: 4.22 hr / Command: 3.94 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-10-18 16:04:29 / Session:  04:24:01 / Command:  04:07:36 / CPU:  04:38:18 / Memory: 62010 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-10-18 16:04:29 / Session:  04:24:01 / Command:  04:07:36 / CPU:  04:38:19 / Memory: 62010 MB (FLW-8100)
Still running [21] (Session: 4.57 hr / Command: 4.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [22] (Session: 4.74 hr / Command: 4.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [23] (Session: 4.91 hr / Command: 4.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [24] (Session: 5.07 hr / Command: 4.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [25] (Session: 5.24 hr / Command: 4.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [26] (Session: 5.41 hr / Command: 5.13 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [27] (Session: 5.57 hr / Command: 5.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [28] (Session: 5.74 hr / Command: 5.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [29] (Session: 5.91 hr / Command: 5.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [30] (Session: 6.07 hr / Command: 5.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [31] (Session: 6.24 hr / Command: 5.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [32] (Session: 6.41 hr / Command: 6.13 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [33] (Session: 6.57 hr / Command: 6.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [34] (Session: 6.74 hr / Command: 6.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 272 GB, Work Disk Free: 1049 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [35] (Session: 6.91 hr / Command: 6.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 271 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [36] (Session: 7.07 hr / Command: 6.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 271 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [37] (Session: 7.24 hr / Command: 6.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 16%, Ram Free: 0 GB, Swap Free: 271 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [38] (Session: 7.41 hr / Command: 7.13 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 271 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [39] (Session: 7.57 hr / Command: 7.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 0 GB, Swap Free: 271 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [40] (Session: 7.74 hr / Command: 7.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 55%, Ram Free: 0 GB, Swap Free: 269 GB, Work Disk Free: 1013 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [41] (Session: 7.91 hr / Command: 7.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 1 GB, Swap Free: 268 GB, Work Disk Free: 992 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [42] (Session: 8.07 hr / Command: 7.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 268 GB, Work Disk Free: 992 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [43] (Session: 8.24 hr / Command: 7.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 53%, Ram Free: 2 GB, Swap Free: 265 GB, Work Disk Free: 1043 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [44] (Session: 8.41 hr / Command: 8.13 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 55%, Ram Free: 0 GB, Swap Free: 265 GB, Work Disk Free: 969 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [45] (Session: 8.57 hr / Command: 8.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 52%, Ram Free: 0 GB, Swap Free: 265 GB, Work Disk Free: 900 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [46] (Session: 8.74 hr / Command: 8.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 48%, Ram Free: 0 GB, Swap Free: 264 GB, Work Disk Free: 867 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [47] (Session: 8.91 hr / Command: 8.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 48%, Ram Free: 0 GB, Swap Free: 264 GB, Work Disk Free: 840 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [48] (Session: 9.07 hr / Command: 8.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 47%, Ram Free: 0 GB, Swap Free: 264 GB, Work Disk Free: 818 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [49] (Session: 9.24 hr / Command: 8.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 26%, Ram Free: 0 GB, Swap Free: 264 GB, Work Disk Free: 816 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [50] (Session: 9.41 hr / Command: 9.13 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 0 GB, Swap Free: 264 GB, Work Disk Free: 816 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [51] (Session: 9.57 hr / Command: 9.30 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [52] (Session: 9.74 hr / Command: 9.47 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [53] (Session: 9.91 hr / Command: 9.63 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [54] (Session: 10.07 hr / Command: 9.80 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [55] (Session: 10.24 hr / Command: 9.97 hr / Memory: 62009.66 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [56] (Session: 10.41 hr / Command: 10.13 hr / Memory: 62025.66 MB) (MSG-3999)
Information: CPU Load: 17%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [57] (Session: 10.57 hr / Command: 10.30 hr / Memory: 62041.67 MB) (MSG-3999)
Information: CPU Load: 30%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [58] (Session: 10.74 hr / Command: 10.47 hr / Memory: 62073.69 MB) (MSG-3999)
Information: CPU Load: 31%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [59] (Session: 10.91 hr / Command: 10.63 hr / Memory: 62089.70 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1048 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [60] (Session: 11.07 hr / Command: 10.80 hr / Memory: 62105.70 MB) (MSG-3999)
Information: CPU Load: 12%, Ram Free: 7 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [61] (Session: 11.24 hr / Command: 10.97 hr / Memory: 62137.72 MB) (MSG-3999)
Information: CPU Load: 21%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [62] (Session: 11.41 hr / Command: 11.13 hr / Memory: 62153.73 MB) (MSG-3999)
Information: CPU Load: 16%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [63] (Session: 11.57 hr / Command: 11.30 hr / Memory: 62169.73 MB) (MSG-3999)
Information: CPU Load: 13%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [64] (Session: 11.74 hr / Command: 11.47 hr / Memory: 62201.75 MB) (MSG-3999)
Information: CPU Load: 24%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [65] (Session: 11.91 hr / Command: 11.63 hr / Memory: 62217.76 MB) (MSG-3999)
Information: CPU Load: 27%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [66] (Session: 12.07 hr / Command: 11.80 hr / Memory: 62249.77 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [67] (Session: 12.24 hr / Command: 11.97 hr / Memory: 62441.78 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 6 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [68] (Session: 12.41 hr / Command: 12.13 hr / Memory: 62441.78 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 4 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [69] (Session: 12.57 hr / Command: 12.30 hr / Memory: 62441.78 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 4 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [70] (Session: 12.74 hr / Command: 12.47 hr / Memory: 62441.78 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 4 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [71] (Session: 12.91 hr / Command: 12.63 hr / Memory: 62441.78 MB) (MSG-3999)
Information: CPU Load: 26%, Ram Free: 4 GB, Swap Free: 264 GB, Work Disk Free: 1047 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [72] (Session: 13.07 hr / Command: 12.80 hr / Memory: 63762.84 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 2 GB, Swap Free: 264 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Information: Added key list 'DesignWare' to design 'blackbox'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 2 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Still running [73] (Session: 13.40 hr / Command: 13.13 hr / Memory: 64308.38 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 1 GB, Swap Free: 265 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Still running [74] (Session: 13.57 hr / Command: 13.29 hr / Memory: 64308.38 MB) (MSG-3999)
Information: CPU Load: 25%, Ram Free: 0 GB, Swap Free: 266 GB, Work Disk Free: 1046 GB, Tmp Disk Free: 3 GB (MSG-3995)
Information: 2372 out of 2373 SQM-1040 messages were not printed due to limit 1 (after 'rtl_opt' at rtla.tcl:71) (MSG-3913)
Information: 2372 out of 2373 SQM-1074 messages were not printed due to limit 1 (after 'rtl_opt' at rtla.tcl:71) (MSG-3913)
Information: 5 out of 6 SQM-2014 messages were not printed due to limit 1 (after 'rtl_opt' at rtla.tcl:71) (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-10-19 01:16:26 / Session:  13:35:58 / Command:  13:19:33 / CPU:  13:54:29 / Memory: 64308 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
        Total candidates in design:4275994
        Total candidates ignored:  4273804
        Total candidates banked:   0
        Banking Ratio of this pass:0.00%
        Banking ratio             :0.00% (Before banking 0.00%)
        Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-10-19 01:16:36 / Session:  13:36:08 / Command:  13:19:43 / CPU:  13:54:39 / Memory: 64308 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-10-19 01:16:36 / Session:  13:36:08 / Command:  13:19:43 / CPU:  13:54:39 / Memory: 64308 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-10-19 01:19:32 / Session:  13:39:04 / Command:  13:22:39 / CPU:  13:57:35 / Memory: 64308 MB (FLW-8100)
Information: 1446 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 4275994, After Sharing = 4275994, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-10-19 01:22:08 / Session:  13:41:40 / Command:  13:25:15 / CPU:  14:00:10 / Memory: 64308 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-10-19 01:24:25 / Session:  13:43:57 / Command:  13:27:32 / CPU:  14:07:12 / Memory: 64308 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-10-19 01:24:25 / Session:  13:43:57 / Command:  13:27:32 / CPU:  14:07:12 / Memory: 64308 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 4
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |        8538 |          4273089 |      4273089 |    99.93%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |  1775 |     1775
 Minimum Bitwidth Not Met.                                 |  1085 |     1085
 Not Processed.                                            |    45 |       45
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -   32051826.00           -     8985951             13.81     64308
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-10-19 01:29:01 / Session:  13:48:33 / Command:  13:32:08 / CPU:  14:11:53 / Memory: 64308 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 8 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 9 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 2 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:    30    30  0 NEX-001   WARNING   Warning: Technology layer 'MRDL' setting 'routing-direction'... (MSG-3032)
Information:    31    31  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 31 error&warning MSGs observed during fast (MSG-3103)
Info: FAST compile completed.
Information: Ending   'rtl_opt -from conditioning -to conditioning' (FLW-8001)
Information: Time: 2025-10-19 01:30:09 / Session:  13:49:41 / Command:  13:33:16 / CPU:  14:13:00 / Memory: 64308 MB (FLW-8100)
1
puts "RTL optimization completed"
RTL optimization completed
# Save the optimized design
save_block
Information: Saving block 'LIB:blackbox.design'
1
save_lib
Saving library 'LIB'
1
puts "Design saved successfully"
Design saved successfully
# -----------------------------------------------------------------------------
# Power Analysis Setup
# -----------------------------------------------------------------------------
puts "========== Setting up Power Analysis =========="
========== Setting up Power Analysis ==========
# Create temp results directory if it doesn't exist
file mkdir $TEMP_RESULTS_DIR
# Configure RTL power analysis
set_rtl_power_analysis_options \
    -scenario $SCENARIO_NAME \
    -design $DESIGN_NAME \
    -strip_path $STRIP_PATH \
    -fsdb $FSDB_FILE \
    -output_dir $OUTPUT_DIR
Error: Cannot find scenario 'func@cworst'. Please specify valid scenario name.
0
export_power_data
Information: exporting data
Information: Created output directory RTLA_WORKSPACE
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-10-19 01:37:46 / Session:  13:57:18 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 64308 MB (FLW-8100)
Information: Corner Cmin: no PVT mismatches. (PVT-032)
Information: Corner Cmax: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'LIB:blackbox.design'. (TIM-125)
Warning: No physical information exists for design 'blackbox'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'blackbox'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "blackbox"
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 8992129, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   estimated
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-10-19 01:51:09 / Session:  14:10:41 / Command:  00:13:22 / CPU:  00:52:34 / Memory: 64308 MB (FLW-8100)
Information: Exporting non-essential name map file
NEX:ERROR write_parasitics command failed, core area is not valid
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
Information: RTL Architect run completed
Information: Gathering logical hierarchical data
1
puts "Power analysis data exported"
Power analysis data exported
# -----------------------------------------------------------------------------
# Generate Reports
# -----------------------------------------------------------------------------
puts "========== Generating Reports =========="
========== Generating Reports ==========
report_power > "$TEMP_RESULTS_DIR/report_power.txt"
report_area > "$TEMP_RESULTS_DIR/report_area.txt" 
report_timing > "$TEMP_RESULTS_DIR/report_timing.txt"
report_qor > "$TEMP_RESULTS_DIR/report_qor.txt"
# Additional useful reports for 45nm CMOS
report_reference > "$TEMP_RESULTS_DIR/report_reference.txt"
report_hierarchy > "$TEMP_RESULTS_DIR/report_hierarchy.txt"
# Detailed timing reports
report_timing -max_paths 10 > "$TEMP_RESULTS_DIR/report_timing_detailed.txt"
puts "========== RTL Analysis and Synthesis Complete =========="
========== RTL Analysis and Synthesis Complete ==========
exit
Maximum memory usage for this session: 64308.38 MB
CPU usage for this session:  58819 seconds ( 16.34 hours)
Elapsed time for this session:  54058 seconds ( 15.02 hours)
Thank you for using RTL Architect.

