Reading OpenROAD database at '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_2op_e2471.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_2op_e2471
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     967
Number of terminals:      34
Number of snets:          2
Number of nets:           384

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 149.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14023.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2228.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 416.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 408.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 513 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 143 unique inst patterns.
[INFO DRT-0084]   Complete 254 groups.
#scanned instances     = 967
#unique  instances     = 149
#stdCellGenAp          = 3810
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 2982
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1199
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:08, memory = 140.05 (MB), peak = 140.05 (MB)

[INFO DRT-0157] Number of guides:     2537

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 949.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 731.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 386.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1335 vertical wires in 1 frboxes and 743 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 68 vertical wires in 1 frboxes and 168 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 144.42 (MB), peak = 144.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 144.42 (MB), peak = 144.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 163.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 151.98 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 151.98 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:01, memory = 179.23 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:01, memory = 170.22 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:01, memory = 186.84 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:02, memory = 189.59 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:02, memory = 203.97 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:02, memory = 203.97 (MB).
    Completing 100% with 57 violations.
    elapsed time = 00:00:03, memory = 190.93 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1   met2   met3
Metal Spacing       19      1      6
Recheck             13      3      0
Short               31      0      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 540.81 (MB), peak = 540.81 (MB)
Total wire length = 9356 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4567 um.
Total wire length on LAYER met2 = 4751 um.
Total wire length on LAYER met3 = 37 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2268.
Up-via summary (total 2268):

-----------------------
 FR_MASTERSLICE       0
            li1    1193
           met1    1063
           met2      12
           met3       0
           met4       0
-----------------------
                   2268


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 540.81 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 543.81 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:00, memory = 544.68 (MB).
    Completing 40% with 55 violations.
    elapsed time = 00:00:01, memory = 548.31 (MB).
    Completing 50% with 55 violations.
    elapsed time = 00:00:01, memory = 565.31 (MB).
    Completing 60% with 55 violations.
    elapsed time = 00:00:03, memory = 566.43 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:03, memory = 566.43 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:03, memory = 566.43 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:03, memory = 566.43 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:04, memory = 293.72 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1
Metal Spacing        6
Short               30
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 566.47 (MB), peak = 566.47 (MB)
Total wire length = 9334 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4556 um.
Total wire length on LAYER met2 = 4736 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2283.
Up-via summary (total 2283):

-----------------------
 FR_MASTERSLICE       0
            li1    1193
           met1    1078
           met2      12
           met3       0
           met4       0
-----------------------
                   2283


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 566.47 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 566.47 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 566.47 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 566.50 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 566.50 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:01, memory = 566.50 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:01, memory = 566.50 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:01, memory = 566.50 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:02, memory = 566.87 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:00:03, memory = 291.22 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer        met1
Metal Spacing       17
Short               23
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 566.84 (MB), peak = 581.10 (MB)
Total wire length = 9316 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4558 um.
Total wire length on LAYER met2 = 4715 um.
Total wire length on LAYER met3 = 41 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2287.
Up-via summary (total 2287):

-----------------------
 FR_MASTERSLICE       0
            li1    1193
           met1    1082
           met2      12
           met3       0
           met4       0
-----------------------
                   2287


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 566.84 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 566.84 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 566.84 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 577.47 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 577.47 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 577.47 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:00, memory = 577.47 (MB).
    Completing 80% with 29 violations.
    elapsed time = 00:00:00, memory = 227.00 (MB).
    Completing 90% with 29 violations.
    elapsed time = 00:00:00, memory = 239.75 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 239.75 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 577.50 (MB), peak = 581.10 (MB)
Total wire length = 9317 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4529 um.
Total wire length on LAYER met2 = 4720 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2297.
Up-via summary (total 2297):

-----------------------
 FR_MASTERSLICE       0
            li1    1193
           met1    1088
           met2      16
           met3       0
           met4       0
-----------------------
                   2297


[INFO DRT-0198] Complete detail routing.
Total wire length = 9317 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4529 um.
Total wire length on LAYER met2 = 4720 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2297.
Up-via summary (total 2297):

-----------------------
 FR_MASTERSLICE       0
            li1    1193
           met1    1088
           met2      16
           met3       0
           met4       0
-----------------------
                   2297


[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:14, memory = 577.50 (MB), peak = 581.10 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Timing Repair Buffer                     82     685.66
  Inverter                                  5      18.77
  Multi-Input combinational cell          281    2182.09
  Total                                   967    3961.30
Writing OpenROAD database to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/66-openroad-detailedrouting/mult8_2bits_2op_e2471.odb'…
Writing netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/66-openroad-detailedrouting/mult8_2bits_2op_e2471.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/66-openroad-detailedrouting/mult8_2bits_2op_e2471.pnl.v'…
Writing layout to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/66-openroad-detailedrouting/mult8_2bits_2op_e2471.def'…
Writing timing constraints to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2471/66-openroad-detailedrouting/mult8_2bits_2op_e2471.sdc'…
